
MOUSE_DUAL.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000b4d4  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000d600  8000d600  0000da00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000790  8000d800  8000d800  0000dc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000008c0  00000008  8000df90  0000e408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003a8  000008c8  000008c8  00000000  2**2
                  ALLOC
  8 .heap         0000e390  00000c70  00000c70  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000ecc8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000013c0  00000000  00000000  0000ecf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002908  00000000  00000000  000100b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0003eb57  00000000  00000000  000129c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006e97  00000000  00000000  00051517  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015fc7  00000000  00000000  000583ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000321c  00000000  00000000  0006e378  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000a322  00000000  00000000  00071594  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000d17e  00000000  00000000  0007b8b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 01390dc3  00000000  00000000  00088a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .debug_ranges 000016d0  00000000  00000000  014197f8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf a2 48 	sub	pc,pc,-23992

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf c2 4c 	sub	pc,pc,-15796

Disassembly of section .text:

80002008 <dip204_select>:
80002008:	d4 01       	pushm	lr
8000200a:	30 2b       	mov	r11,2
/*! \brief function to select the LCD
 *
 */
static void dip204_select(void)
{
  spi_selectChip(DIP204_SPI, DIP204_SPI_NPCS);
8000200c:	fe 7c 28 00 	mov	r12,-55296
80002010:	f0 1f 00 02 	mcall	80002018 <dip204_select+0x10>
}
80002014:	d8 02       	popm	pc
80002016:	00 00       	add	r0,r0
80002018:	80 00       	ld.sh	r0,r0[0x0]
8000201a:	26 0a       	sub	r10,96

8000201c <dip204_write_byte>:
 *
 *  \param  byte  Input. byte to write to the LCD (D7 .. D0)
 *
 */
static void dip204_write_byte(unsigned char byte)
{
8000201c:	eb cd 40 80 	pushm	r7,lr
  unsigned char reverse;

  switch (byte)
80002020:	f8 c8 ff f8 	sub	r8,r12,-8
80002024:	30 69       	mov	r9,6
80002026:	f2 08 18 00 	cp.b	r8,r9
8000202a:	e0 8b 00 0f 	brhi	80002048 <dip204_write_byte+0x2c>
8000202e:	30 19       	mov	r9,1
80002030:	f2 08 09 48 	lsl	r8,r9,r8
80002034:	e2 18 00 55 	andl	r8,0x55,COH
80002038:	c0 80       	breq	80002048 <dip204_write_byte+0x2c>
    {
      /* send D7 to D0 */
#ifdef _ASSERT_ENABLE_
      spi_status =
#endif
      spi_write(DIP204_SPI, byte);
8000203a:	18 9b       	mov	r11,r12
8000203c:	fe 7c 28 00 	mov	r12,-55296
80002040:	f0 1f 00 0c 	mcall	80002070 <dip204_write_byte+0x54>
      Assert( SPI_OK==spi_status );
      break;
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc
    }
    /* LSB first for all other data */
    default:
    {
      /* reverse byte */
      reverse = bit_reverse8(byte);
80002048:	5c 9c       	brev	r12
      /* send D0 to D3 */
#ifdef _ASSERT_ENABLE_
      spi_status =
#endif
      spi_write(DIP204_SPI, (reverse & 0xF0));
8000204a:	f8 07 16 18 	lsr	r7,r12,0x18
8000204e:	0e 9b       	mov	r11,r7
80002050:	e2 1b 00 f0 	andl	r11,0xf0,COH
80002054:	fe 7c 28 00 	mov	r12,-55296
80002058:	f0 1f 00 06 	mcall	80002070 <dip204_write_byte+0x54>
      Assert( SPI_OK==spi_status );
      /* send D4 to D7 */
#ifdef _ASSERT_ENABLE_
      spi_status =
#endif
      spi_write(DIP204_SPI, ((reverse << 4) & 0xF0));
8000205c:	ee 0b 15 04 	lsl	r11,r7,0x4
80002060:	e2 1b 00 f0 	andl	r11,0xf0,COH
80002064:	fe 7c 28 00 	mov	r12,-55296
80002068:	f0 1f 00 02 	mcall	80002070 <dip204_write_byte+0x54>
8000206c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002070:	80 00       	ld.sh	r0,r0[0x0]
80002072:	27 40       	sub	r0,116

80002074 <dip204_read_byte>:
 *
 *  \param  byte  Input. byte read from the LCD (D7 .. D0)
 *
 */
static void dip204_read_byte(unsigned char *byte)
{
80002074:	eb cd 40 c0 	pushm	r6-r7,lr
80002078:	20 1d       	sub	sp,4
8000207a:	18 96       	mov	r6,r12
  unsigned short reverse = 0x00;
8000207c:	fa c7 ff fc 	sub	r7,sp,-4
80002080:	30 08       	mov	r8,0
80002082:	0e e8       	st.h	--r7,r8

  /* dummy write */
#ifdef _ASSERT_ENABLE_
  spi_status =
#endif
  spi_write(DIP204_SPI, 0x00);
80002084:	30 0b       	mov	r11,0
80002086:	fe 7c 28 00 	mov	r12,-55296
8000208a:	f0 1f 00 08 	mcall	800020a8 <dip204_read_byte+0x34>
  Assert( SPI_OK==spi_status );
  /* read RSR register */
#ifdef _ASSERT_ENABLE_
  spi_status =
#endif
  spi_read(DIP204_SPI, &reverse);
8000208e:	0e 9b       	mov	r11,r7
80002090:	fe 7c 28 00 	mov	r12,-55296
80002094:	f0 1f 00 06 	mcall	800020ac <dip204_read_byte+0x38>
  Assert( SPI_OK==spi_status );
  /* Revert received byte (issued LSB first by the LCD) */
  *byte = bit_reverse8(reverse);
80002098:	1b b8       	ld.ub	r8,sp[0x3]
8000209a:	5c 98       	brev	r8
8000209c:	b9 88       	lsr	r8,0x18
8000209e:	ac 88       	st.b	r6[0x0],r8
}
800020a0:	2f fd       	sub	sp,-4
800020a2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800020a6:	00 00       	add	r0,r0
800020a8:	80 00       	ld.sh	r0,r0[0x0]
800020aa:	27 40       	sub	r0,116
800020ac:	80 00       	ld.sh	r0,r0[0x0]
800020ae:	27 5c       	sub	r12,117

800020b0 <dip204_wait_busy>:

/*! \brief function to wait for LCD becomes not busy
 *
 */
static void dip204_wait_busy(void)
{
800020b0:	eb cd 40 c0 	pushm	r6-r7,lr
800020b4:	20 1d       	sub	sp,4
  unsigned char status = 0x00;
800020b6:	fa c7 ff fc 	sub	r7,sp,-4
800020ba:	30 08       	mov	r8,0
800020bc:	0e f8       	st.b	--r7,r8

  /* send read command to LCD */
  dip204_write_byte(DIP204_READ_COMMAND);
800020be:	e0 6c 00 fc 	mov	r12,252
800020c2:	f0 1f 00 07 	mcall	800020dc <dip204_wait_busy+0x2c>
  /* read next byte */
  do {
  dip204_read_byte(&status);
  /* keep D7 to know status */
  }while (status & 0x80);
800020c6:	30 06       	mov	r6,0

  /* send read command to LCD */
  dip204_write_byte(DIP204_READ_COMMAND);
  /* read next byte */
  do {
  dip204_read_byte(&status);
800020c8:	0e 9c       	mov	r12,r7
800020ca:	f0 1f 00 06 	mcall	800020e0 <dip204_wait_busy+0x30>
  /* keep D7 to know status */
  }while (status & 0x80);
800020ce:	1b b8       	ld.ub	r8,sp[0x3]
800020d0:	ec 08 18 00 	cp.b	r8,r6
800020d4:	cf a5       	brlt	800020c8 <dip204_wait_busy+0x18>
}
800020d6:	2f fd       	sub	sp,-4
800020d8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800020dc:	80 00       	ld.sh	r0,r0[0x0]
800020de:	20 1c       	sub	r12,1
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	20 74       	sub	r4,7

800020e4 <dip204_unselect>:

/*! \brief function to unselect the LCD
 *
 */
static void dip204_unselect(void)
{
800020e4:	d4 01       	pushm	lr
#ifdef _ASSERT_ENABLE_
  spi_status =
#endif
  spi_unselectChip(DIP204_SPI, DIP204_SPI_NPCS);
800020e6:	30 2b       	mov	r11,2
800020e8:	fe 7c 28 00 	mov	r12,-55296
800020ec:	f0 1f 00 02 	mcall	800020f4 <dip204_unselect+0x10>
  Assert( SPI_OK==spi_status );
}
800020f0:	d8 02       	popm	pc
800020f2:	00 00       	add	r0,r0
800020f4:	80 00       	ld.sh	r0,r0[0x0]
800020f6:	26 56       	sub	r6,101

800020f8 <dip204_printf_string>:
  dip204_unselect();
}


void dip204_printf_string(const char *format, ...)
{
800020f8:	d4 21       	pushm	r4-r7,lr
800020fa:	20 6d       	sub	sp,24
  va_list arg;
  char string[21];
  unsigned char i=0;

  va_start(arg, format);
  i = vsprintf(string, format, arg);
800020fc:	fa ca ff d4 	sub	r10,sp,-44
80002100:	18 9b       	mov	r11,r12
80002102:	1a 9c       	mov	r12,sp
80002104:	f0 1f 00 1e 	mcall	8000217c <dip204_printf_string+0x84>
80002108:	5c 5c       	castu.b	r12
  while (i < sizeof(string) - 1) string[i++] = '\0';
8000210a:	31 38       	mov	r8,19
8000210c:	f0 0c 18 00 	cp.b	r12,r8
80002110:	e0 8b 00 0e 	brhi	8000212c <dip204_printf_string+0x34>
80002114:	30 0a       	mov	r10,0
80002116:	31 49       	mov	r9,20
80002118:	fa c8 ff e8 	sub	r8,sp,-24
8000211c:	18 08       	add	r8,r12
8000211e:	f1 6a ff e8 	st.b	r8[-24],r10
80002122:	2f fc       	sub	r12,-1
80002124:	5c 5c       	castu.b	r12
80002126:	f2 0c 18 00 	cp.b	r12,r9
8000212a:	cf 71       	brne	80002118 <dip204_printf_string+0x20>
  va_end(arg);
  dip204_select();
8000212c:	f0 1f 00 15 	mcall	80002180 <dip204_printf_string+0x88>
  /* for all chars in string */
  i = 0;
  while(string[i]!='\0')
80002130:	30 08       	mov	r8,0
80002132:	1b 89       	ld.ub	r9,sp[0x0]
80002134:	f0 09 18 00 	cp.b	r9,r8
80002138:	c1 e0       	breq	80002174 <dip204_printf_string+0x7c>
8000213a:	30 06       	mov	r6,0
8000213c:	0c 97       	mov	r7,r6
  {
    /* Send Write Data Start Byte */
    dip204_write_byte(DIP204_WRITE_DATA);
8000213e:	e0 64 00 fa 	mov	r4,250
  while (i < sizeof(string) - 1) string[i++] = '\0';
  va_end(arg);
  dip204_select();
  /* for all chars in string */
  i = 0;
  while(string[i]!='\0')
80002142:	10 95       	mov	r5,r8
  {
    /* Send Write Data Start Byte */
    dip204_write_byte(DIP204_WRITE_DATA);
80002144:	08 9c       	mov	r12,r4
80002146:	f0 1f 00 10 	mcall	80002184 <dip204_printf_string+0x8c>
    /* Send byte */
    dip204_write_byte(string[i]);
8000214a:	fa c8 ff e8 	sub	r8,sp,-24
8000214e:	f0 06 00 06 	add	r6,r8,r6
80002152:	ed 3c ff e8 	ld.ub	r12,r6[-24]
80002156:	f0 1f 00 0c 	mcall	80002184 <dip204_printf_string+0x8c>
    /* go to next char */
    i++;
8000215a:	2f f7       	sub	r7,-1
8000215c:	5c 57       	castu.b	r7
    dip204_wait_busy();
8000215e:	f0 1f 00 0b 	mcall	80002188 <dip204_printf_string+0x90>
  while (i < sizeof(string) - 1) string[i++] = '\0';
  va_end(arg);
  dip204_select();
  /* for all chars in string */
  i = 0;
  while(string[i]!='\0')
80002162:	0e 96       	mov	r6,r7
80002164:	fa c8 ff e8 	sub	r8,sp,-24
80002168:	0e 08       	add	r8,r7
8000216a:	f1 38 ff e8 	ld.ub	r8,r8[-24]
8000216e:	ea 08 18 00 	cp.b	r8,r5
80002172:	ce 91       	brne	80002144 <dip204_printf_string+0x4c>
    dip204_write_byte(string[i]);
    /* go to next char */
    i++;
    dip204_wait_busy();
  }
  dip204_unselect();
80002174:	f0 1f 00 06 	mcall	8000218c <dip204_printf_string+0x94>
}
80002178:	2f ad       	sub	sp,-24
8000217a:	d8 22       	popm	r4-r7,pc
8000217c:	80 00       	ld.sh	r0,r0[0x0]
8000217e:	82 ec       	ld.uh	r12,r1[0xc]
80002180:	80 00       	ld.sh	r0,r0[0x0]
80002182:	20 08       	sub	r8,0
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	20 1c       	sub	r12,1
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 b0       	sub	r0,11
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 e4       	sub	r4,14

80002190 <dip204_write_string>:
  dip204_unselect();
}


void dip204_write_string(const char *string)
{
80002190:	eb cd 40 f8 	pushm	r3-r7,lr
80002194:	18 94       	mov	r4,r12
  unsigned char i=0;

  dip204_select();
80002196:	f0 1f 00 11 	mcall	800021d8 <dip204_write_string+0x48>
  /* for all chars in string */
  while(string[i]!=0)
8000219a:	09 89       	ld.ub	r9,r4[0x0]
8000219c:	30 08       	mov	r8,0
8000219e:	f0 09 18 00 	cp.b	r9,r8
800021a2:	c1 60       	breq	800021ce <dip204_write_string+0x3e>
800021a4:	08 96       	mov	r6,r4
800021a6:	30 07       	mov	r7,0
  {
    /* Send Write Data Start Byte */
    dip204_write_byte(DIP204_WRITE_DATA);
800021a8:	e0 63 00 fa 	mov	r3,250
{
  unsigned char i=0;

  dip204_select();
  /* for all chars in string */
  while(string[i]!=0)
800021ac:	10 95       	mov	r5,r8
  {
    /* Send Write Data Start Byte */
    dip204_write_byte(DIP204_WRITE_DATA);
800021ae:	06 9c       	mov	r12,r3
800021b0:	f0 1f 00 0b 	mcall	800021dc <dip204_write_string+0x4c>
    /* Send byte */
    dip204_write_byte(string[i]);
800021b4:	0d 8c       	ld.ub	r12,r6[0x0]
800021b6:	f0 1f 00 0a 	mcall	800021dc <dip204_write_string+0x4c>
    /* go to next char */
    i++;
800021ba:	2f f7       	sub	r7,-1
800021bc:	5c 57       	castu.b	r7
    dip204_wait_busy();
800021be:	f0 1f 00 09 	mcall	800021e0 <dip204_write_string+0x50>
{
  unsigned char i=0;

  dip204_select();
  /* for all chars in string */
  while(string[i]!=0)
800021c2:	e8 07 00 06 	add	r6,r4,r7
800021c6:	0d 88       	ld.ub	r8,r6[0x0]
800021c8:	ea 08 18 00 	cp.b	r8,r5
800021cc:	cf 11       	brne	800021ae <dip204_write_string+0x1e>
    dip204_write_byte(string[i]);
    /* go to next char */
    i++;
    dip204_wait_busy();
  }
  dip204_unselect();
800021ce:	f0 1f 00 06 	mcall	800021e4 <dip204_write_string+0x54>
}
800021d2:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800021d6:	00 00       	add	r0,r0
800021d8:	80 00       	ld.sh	r0,r0[0x0]
800021da:	20 08       	sub	r8,0
800021dc:	80 00       	ld.sh	r0,r0[0x0]
800021de:	20 1c       	sub	r12,1
800021e0:	80 00       	ld.sh	r0,r0[0x0]
800021e2:	20 b0       	sub	r0,11
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	20 e4       	sub	r4,14

800021e8 <dip204_set_cursor_position>:
  dip204_set_cursor_position(column, line);
}


void dip204_set_cursor_position(unsigned char column, unsigned char line)
{
800021e8:	eb cd 40 c0 	pushm	r6-r7,lr
800021ec:	18 96       	mov	r6,r12
800021ee:	16 97       	mov	r7,r11
  unsigned char address = 0;

  dip204_select();
800021f0:	f0 1f 00 11 	mcall	80002234 <dip204_set_cursor_position+0x4c>
  if ((column <= 20) && (line <= 4))
800021f4:	31 48       	mov	r8,20
800021f6:	f0 06 18 00 	cp.b	r6,r8
800021fa:	5f 89       	srls	r9
800021fc:	30 48       	mov	r8,4
800021fe:	f0 07 18 00 	cp.b	r7,r8
80002202:	5f 88       	srls	r8
80002204:	f3 e8 00 08 	and	r8,r9,r8
80002208:	c0 31       	brne	8000220e <dip204_set_cursor_position+0x26>
8000220a:	30 06       	mov	r6,0
8000220c:	c0 68       	rjmp	80002218 <dip204_set_cursor_position+0x30>
  {
    /* Calculate DDRAM address from line and row values */
    address = ( (line-1) * 32 ) + ( column-1 ) + 128;
8000220e:	28 16       	sub	r6,-127
80002210:	20 17       	sub	r7,1
80002212:	a5 77       	lsl	r7,0x5
80002214:	0e 06       	add	r6,r7
80002216:	5c 56       	castu.b	r6
  }
  /* Send Command Start Byte */
  dip204_write_byte(DIP204_WRITE_COMMAND);
80002218:	e0 6c 00 f8 	mov	r12,248
8000221c:	f0 1f 00 07 	mcall	80002238 <dip204_set_cursor_position+0x50>
  /* Send Address lower Nibble */
  dip204_write_byte(address);
80002220:	0c 9c       	mov	r12,r6
80002222:	f0 1f 00 06 	mcall	80002238 <dip204_set_cursor_position+0x50>
  dip204_wait_busy();
80002226:	f0 1f 00 06 	mcall	8000223c <dip204_set_cursor_position+0x54>
  dip204_unselect();
8000222a:	f0 1f 00 06 	mcall	80002240 <dip204_set_cursor_position+0x58>
}
8000222e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002232:	00 00       	add	r0,r0
80002234:	80 00       	ld.sh	r0,r0[0x0]
80002236:	20 08       	sub	r8,0
80002238:	80 00       	ld.sh	r0,r0[0x0]
8000223a:	20 1c       	sub	r12,1
8000223c:	80 00       	ld.sh	r0,r0[0x0]
8000223e:	20 b0       	sub	r0,11
80002240:	80 00       	ld.sh	r0,r0[0x0]
80002242:	20 e4       	sub	r4,14

80002244 <dip204_hide_cursor>:
  dip204_unselect();
}


void dip204_hide_cursor(void)
{
80002244:	d4 01       	pushm	lr
  /* select the LCD chip */
  dip204_select();
80002246:	f0 1f 00 08 	mcall	80002264 <dip204_hide_cursor+0x20>
  /* Send Command Start Byte */
  dip204_write_byte(DIP204_WRITE_COMMAND);
8000224a:	e0 6c 00 f8 	mov	r12,248
8000224e:	f0 1f 00 07 	mcall	80002268 <dip204_hide_cursor+0x24>
  /* Send "Display On Command: Display On, Cursor On, Blink On" */
  dip204_write_byte(0x0C);
80002252:	30 cc       	mov	r12,12
80002254:	f0 1f 00 05 	mcall	80002268 <dip204_hide_cursor+0x24>
  dip204_wait_busy();
80002258:	f0 1f 00 05 	mcall	8000226c <dip204_hide_cursor+0x28>
  /* unselect chip */
  dip204_unselect();
8000225c:	f0 1f 00 05 	mcall	80002270 <dip204_hide_cursor+0x2c>
}
80002260:	d8 02       	popm	pc
80002262:	00 00       	add	r0,r0
80002264:	80 00       	ld.sh	r0,r0[0x0]
80002266:	20 08       	sub	r8,0
80002268:	80 00       	ld.sh	r0,r0[0x0]
8000226a:	20 1c       	sub	r12,1
8000226c:	80 00       	ld.sh	r0,r0[0x0]
8000226e:	20 b0       	sub	r0,11
80002270:	80 00       	ld.sh	r0,r0[0x0]
80002272:	20 e4       	sub	r4,14

80002274 <dip204_clear_display>:
  dip204_unselect();
}


void dip204_clear_display(void)
{
80002274:	d4 01       	pushm	lr
  dip204_select();
80002276:	f0 1f 00 13 	mcall	800022c0 <dip204_clear_display+0x4c>
  /* Send Command Start Byte */
  dip204_write_byte(DIP204_WRITE_COMMAND);
8000227a:	e0 6c 00 f8 	mov	r12,248
8000227e:	f0 1f 00 12 	mcall	800022c4 <dip204_clear_display+0x50>
  /* Send Display Clear Command */
  dip204_write_byte(0x01);
80002282:	30 1c       	mov	r12,1
80002284:	f0 1f 00 10 	mcall	800022c4 <dip204_clear_display+0x50>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002288:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000228c:	e0 69 bb 80 	mov	r9,48000
80002290:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002294:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002298:	14 38       	cp.w	r8,r10
8000229a:	e0 88 00 08 	brls	800022aa <dip204_clear_display+0x36>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000229e:	12 38       	cp.w	r8,r9
800022a0:	fe 98 ff fa 	brls	80002294 <dip204_clear_display+0x20>
800022a4:	12 3a       	cp.w	r10,r9
800022a6:	c0 73       	brcs	800022b4 <dip204_clear_display+0x40>
800022a8:	cf 6b       	rjmp	80002294 <dip204_clear_display+0x20>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800022aa:	12 38       	cp.w	r8,r9
800022ac:	e0 8b 00 04 	brhi	800022b4 <dip204_clear_display+0x40>
800022b0:	12 3a       	cp.w	r10,r9
800022b2:	cf 12       	brcc	80002294 <dip204_clear_display+0x20>
  /* Wait for command execution */
  delay_ms(4);
  dip204_wait_busy();
800022b4:	f0 1f 00 05 	mcall	800022c8 <dip204_clear_display+0x54>
  dip204_unselect();
800022b8:	f0 1f 00 05 	mcall	800022cc <dip204_clear_display+0x58>
}
800022bc:	d8 02       	popm	pc
800022be:	00 00       	add	r0,r0
800022c0:	80 00       	ld.sh	r0,r0[0x0]
800022c2:	20 08       	sub	r8,0
800022c4:	80 00       	ld.sh	r0,r0[0x0]
800022c6:	20 1c       	sub	r12,1
800022c8:	80 00       	ld.sh	r0,r0[0x0]
800022ca:	20 b0       	sub	r0,11
800022cc:	80 00       	ld.sh	r0,r0[0x0]
800022ce:	20 e4       	sub	r4,14

800022d0 <dip204_init>:


/****************************** global functions *****************************/

void dip204_init(backlight_options option, bool backlight_on)
{
800022d0:	eb cd 40 80 	pushm	r7,lr
800022d4:	20 4d       	sub	sp,16
800022d6:	16 97       	mov	r7,r11
  pwm_opt_t pwm_opt;  // pwm option config

  if (option == backlight_PWM)
800022d8:	58 1c       	cp.w	r12,1
800022da:	c3 01       	brne	8000233a <dip204_init+0x6a>
  {
    channel_id = DIP204_PWM_CHANNEL;
800022dc:	30 69       	mov	r9,6
800022de:	4f a8       	lddpc	r8,800024c4 <dip204_init+0x1f4>
800022e0:	91 09       	st.w	r8[0x0],r9
    gpio_enable_module_pin(DIP204_PWM_PIN, DIP204_PWM_FUNCTION);
800022e2:	30 2b       	mov	r11,2
800022e4:	33 2c       	mov	r12,50
800022e6:	f0 1f 00 79 	mcall	800024c8 <dip204_init+0x1f8>

    // PWM controller configuration
    pwm_opt.diva=0;
800022ea:	30 08       	mov	r8,0
800022ec:	50 18       	stdsp	sp[0x4],r8
    pwm_opt.divb=0;
800022ee:	50 08       	stdsp	sp[0x0],r8
    pwm_opt.prea=0;
800022f0:	50 38       	stdsp	sp[0xc],r8
    pwm_opt.preb=0;
800022f2:	50 28       	stdsp	sp[0x8],r8

    pwm_init(&pwm_opt);
800022f4:	1a 9c       	mov	r12,sp
800022f6:	f0 1f 00 76 	mcall	800024cc <dip204_init+0x1fc>
    pwm_duty = (backlight_on) ? DIP204_PERIOD_MAX - 1 : 1;
800022fa:	58 07       	cp.w	r7,0
800022fc:	f9 b7 01 31 	movne	r7,49
80002300:	f9 b7 00 01 	moveq	r7,1
80002304:	4f 38       	lddpc	r8,800024d0 <dip204_init+0x200>
80002306:	b0 07       	st.h	r8[0x0],r7
    pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED;   // channel mode
80002308:	4f 3b       	lddpc	r11,800024d4 <dip204_init+0x204>
8000230a:	76 08       	ld.w	r8,r11[0x0]
    pwm_channel.CMR.cpol = PWM_POLARITY_LOW;   // channel polarity
    pwm_channel.CMR.cpd = PWM_UPDATE_PERIOD;   // not used the first time
8000230c:	e0 18 fc ff 	andl	r8,0xfcff
    pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_256;   // channel prescaler
80002310:	ab a8       	sbr	r8,0xa
80002312:	30 89       	mov	r9,8
80002314:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
80002318:	97 08       	st.w	r11[0x0],r8
    pwm_channel.cdty = pwm_duty;  // channel duty cycle, should be < CPRD
8000231a:	97 17       	st.w	r11[0x4],r7
    pwm_channel.cprd = DIP204_PERIOD_MAX;  // channel period
8000231c:	33 28       	mov	r8,50
8000231e:	97 28       	st.w	r11[0x8],r8
    pwm_channel.cupd = 0;  // channel update is not used here.
80002320:	30 08       	mov	r8,0
80002322:	97 48       	st.w	r11[0x10],r8

    pwm_channel_init(channel_id, &pwm_channel);
80002324:	4e 87       	lddpc	r7,800024c4 <dip204_init+0x1f4>
80002326:	6e 0c       	ld.w	r12,r7[0x0]
80002328:	f0 1f 00 6c 	mcall	800024d8 <dip204_init+0x208>
    // start PWM
    pwm_start_channels(1 << channel_id);
8000232c:	6e 08       	ld.w	r8,r7[0x0]
8000232e:	30 1c       	mov	r12,1
80002330:	f8 08 09 4c 	lsl	r12,r12,r8
80002334:	f0 1f 00 6a 	mcall	800024dc <dip204_init+0x20c>
80002338:	c0 a8       	rjmp	8000234c <dip204_init+0x7c>
  }
  else
  {
    if (backlight_on)
8000233a:	58 0b       	cp.w	r11,0
8000233c:	c0 50       	breq	80002346 <dip204_init+0x76>
    {
      gpio_clr_gpio_pin(DIP204_BACKLIGHT_PIN);
8000233e:	33 2c       	mov	r12,50
80002340:	f0 1f 00 68 	mcall	800024e0 <dip204_init+0x210>
80002344:	c0 48       	rjmp	8000234c <dip204_init+0x7c>
    }
    else
    {
      gpio_set_gpio_pin(DIP204_BACKLIGHT_PIN);
80002346:	33 2c       	mov	r12,50
80002348:	f0 1f 00 67 	mcall	800024e4 <dip204_init+0x214>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000234c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002350:	e2 79 a9 80 	mov	r9,240000
80002354:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002358:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000235c:	14 38       	cp.w	r8,r10
8000235e:	e0 88 00 08 	brls	8000236e <dip204_init+0x9e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002362:	12 38       	cp.w	r8,r9
80002364:	fe 98 ff fa 	brls	80002358 <dip204_init+0x88>
80002368:	12 3a       	cp.w	r10,r9
8000236a:	c6 e3       	brcs	80002446 <dip204_init+0x176>
8000236c:	cf 6b       	rjmp	80002358 <dip204_init+0x88>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000236e:	12 38       	cp.w	r8,r9
80002370:	e0 8b 00 6b 	brhi	80002446 <dip204_init+0x176>
80002374:	12 3a       	cp.w	r10,r9
80002376:	c6 83       	brcs	80002446 <dip204_init+0x176>
80002378:	cf 0b       	rjmp	80002358 <dip204_init+0x88>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000237a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000237e:	14 38       	cp.w	r8,r10
80002380:	e0 88 00 08 	brls	80002390 <dip204_init+0xc0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002384:	12 38       	cp.w	r8,r9
80002386:	fe 98 ff fa 	brls	8000237a <dip204_init+0xaa>
8000238a:	12 3a       	cp.w	r10,r9
8000238c:	c6 b3       	brcs	80002462 <dip204_init+0x192>
8000238e:	cf 6b       	rjmp	8000237a <dip204_init+0xaa>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002390:	12 38       	cp.w	r8,r9
80002392:	e0 8b 00 68 	brhi	80002462 <dip204_init+0x192>
80002396:	12 3a       	cp.w	r10,r9
80002398:	c6 53       	brcs	80002462 <dip204_init+0x192>
8000239a:	cf 0b       	rjmp	8000237a <dip204_init+0xaa>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000239c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800023a0:	14 38       	cp.w	r8,r10
800023a2:	e0 88 00 08 	brls	800023b2 <dip204_init+0xe2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800023a6:	12 38       	cp.w	r8,r9
800023a8:	fe 98 ff fa 	brls	8000239c <dip204_init+0xcc>
800023ac:	12 3a       	cp.w	r10,r9
800023ae:	c6 23       	brcs	80002472 <dip204_init+0x1a2>
800023b0:	cf 6b       	rjmp	8000239c <dip204_init+0xcc>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800023b2:	12 38       	cp.w	r8,r9
800023b4:	e0 8b 00 5f 	brhi	80002472 <dip204_init+0x1a2>
800023b8:	12 3a       	cp.w	r10,r9
800023ba:	c5 c3       	brcs	80002472 <dip204_init+0x1a2>
800023bc:	cf 0b       	rjmp	8000239c <dip204_init+0xcc>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800023be:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800023c2:	14 38       	cp.w	r8,r10
800023c4:	e0 88 00 08 	brls	800023d4 <dip204_init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800023c8:	12 38       	cp.w	r8,r9
800023ca:	fe 98 ff fa 	brls	800023be <dip204_init+0xee>
800023ce:	12 3a       	cp.w	r10,r9
800023d0:	c5 93       	brcs	80002482 <dip204_init+0x1b2>
800023d2:	cf 6b       	rjmp	800023be <dip204_init+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800023d4:	12 38       	cp.w	r8,r9
800023d6:	e0 8b 00 56 	brhi	80002482 <dip204_init+0x1b2>
800023da:	12 3a       	cp.w	r10,r9
800023dc:	c5 33       	brcs	80002482 <dip204_init+0x1b2>
800023de:	cf 0b       	rjmp	800023be <dip204_init+0xee>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800023e0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800023e4:	14 38       	cp.w	r8,r10
800023e6:	e0 88 00 08 	brls	800023f6 <dip204_init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800023ea:	12 38       	cp.w	r8,r9
800023ec:	fe 98 ff fa 	brls	800023e0 <dip204_init+0x110>
800023f0:	12 3a       	cp.w	r10,r9
800023f2:	c5 03       	brcs	80002492 <dip204_init+0x1c2>
800023f4:	cf 6b       	rjmp	800023e0 <dip204_init+0x110>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800023f6:	12 38       	cp.w	r8,r9
800023f8:	e0 8b 00 4d 	brhi	80002492 <dip204_init+0x1c2>
800023fc:	12 3a       	cp.w	r10,r9
800023fe:	c4 a3       	brcs	80002492 <dip204_init+0x1c2>
80002400:	cf 0b       	rjmp	800023e0 <dip204_init+0x110>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002402:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002406:	14 38       	cp.w	r8,r10
80002408:	e0 88 00 08 	brls	80002418 <dip204_init+0x148>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000240c:	12 38       	cp.w	r8,r9
8000240e:	fe 98 ff fa 	brls	80002402 <dip204_init+0x132>
80002412:	12 3a       	cp.w	r10,r9
80002414:	c4 93       	brcs	800024a6 <dip204_init+0x1d6>
80002416:	cf 6b       	rjmp	80002402 <dip204_init+0x132>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002418:	12 38       	cp.w	r8,r9
8000241a:	e0 8b 00 46 	brhi	800024a6 <dip204_init+0x1d6>
8000241e:	12 3a       	cp.w	r10,r9
80002420:	c4 33       	brcs	800024a6 <dip204_init+0x1d6>
80002422:	cf 0b       	rjmp	80002402 <dip204_init+0x132>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002424:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002428:	14 38       	cp.w	r8,r10
8000242a:	e0 88 00 08 	brls	8000243a <dip204_init+0x16a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000242e:	12 38       	cp.w	r8,r9
80002430:	fe 98 ff fa 	brls	80002424 <dip204_init+0x154>
80002434:	12 3a       	cp.w	r10,r9
80002436:	c4 03       	brcs	800024b6 <dip204_init+0x1e6>
80002438:	cf 6b       	rjmp	80002424 <dip204_init+0x154>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000243a:	12 38       	cp.w	r8,r9
8000243c:	e0 8b 00 3d 	brhi	800024b6 <dip204_init+0x1e6>
80002440:	12 3a       	cp.w	r10,r9
80002442:	c3 a3       	brcs	800024b6 <dip204_init+0x1e6>
80002444:	cf 0b       	rjmp	80002424 <dip204_init+0x154>
    }
  }
  // delay for power on
  delay_ms(20);
  // select the LCD chip
  dip204_select();
80002446:	f0 1f 00 29 	mcall	800024e8 <dip204_init+0x218>
  // Send Command Start Byte
  dip204_write_byte(DIP204_WRITE_COMMAND);
8000244a:	e0 6c 00 f8 	mov	r12,248
8000244e:	f0 1f 00 28 	mcall	800024ec <dip204_init+0x21c>
  // Send "extended Function Set" Command  (RE=1)
  dip204_write_byte(0x34);
80002452:	33 4c       	mov	r12,52
80002454:	f0 1f 00 26 	mcall	800024ec <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002458:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000245c:	f0 ca d1 20 	sub	r10,r8,-12000
80002460:	c8 db       	rjmp	8000237a <dip204_init+0xaa>
  // Wait for command execution
  delay_ms(1);
  // Send "Enter 4-Line Mode" Command
  dip204_write_byte(0x09);
80002462:	30 9c       	mov	r12,9
80002464:	f0 1f 00 22 	mcall	800024ec <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002468:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000246c:	f0 ca d1 20 	sub	r10,r8,-12000
80002470:	c9 6b       	rjmp	8000239c <dip204_init+0xcc>
  // Wait for command execution
  delay_ms(1);
  // Send "Function Set" Command (RE=0)
  dip204_write_byte(0x30);
80002472:	33 0c       	mov	r12,48
80002474:	f0 1f 00 1e 	mcall	800024ec <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002478:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000247c:	f0 ca d1 20 	sub	r10,r8,-12000
80002480:	c9 fb       	rjmp	800023be <dip204_init+0xee>
  // Wait for command execution
  delay_ms(1);
  // Send "Display On Command: Display On, Cursor On, Blink On"
  dip204_write_byte(0x0F);
80002482:	30 fc       	mov	r12,15
80002484:	f0 1f 00 1a 	mcall	800024ec <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002488:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000248c:	f0 ca d1 20 	sub	r10,r8,-12000
80002490:	ca 8b       	rjmp	800023e0 <dip204_init+0x110>
  // Wait for command execution
  delay_ms(1);
  // Send "Display Clear" Command
  dip204_write_byte(0x01);
80002492:	30 1c       	mov	r12,1
80002494:	f0 1f 00 16 	mcall	800024ec <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002498:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000249c:	e0 69 ea 60 	mov	r9,60000
800024a0:	f0 09 00 0a 	add	r10,r8,r9
800024a4:	ca fb       	rjmp	80002402 <dip204_init+0x132>
  // Wait for command execution
  delay_ms(5);
  // Send "Entry Mode Set Command: Increment Mode, Entire Shift off"
  dip204_write_byte(0x06);
800024a6:	30 6c       	mov	r12,6
800024a8:	f0 1f 00 11 	mcall	800024ec <dip204_init+0x21c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800024ac:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800024b0:	f0 ca d1 20 	sub	r10,r8,-12000
800024b4:	cb 8b       	rjmp	80002424 <dip204_init+0x154>
  // Wait for command execution
  delay_ms(1);
  dip204_wait_busy();
800024b6:	f0 1f 00 0f 	mcall	800024f0 <dip204_init+0x220>
  // unselect chip
  dip204_unselect();
800024ba:	f0 1f 00 0f 	mcall	800024f4 <dip204_init+0x224>
}
800024be:	2f cd       	sub	sp,-16
800024c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800024c4:	00 00       	add	r0,r0
800024c6:	00 08       	add	r8,r0
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	33 c4       	mov	r4,60
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	25 40       	sub	r0,84
800024d0:	00 00       	add	r0,r0
800024d2:	08 e8       	st.h	--r4,r8
800024d4:	00 00       	add	r0,r0
800024d6:	08 c8       	st.b	r4++,r8
800024d8:	80 00       	ld.sh	r0,r0[0x0]
800024da:	24 f8       	sub	r8,79
800024dc:	80 00       	ld.sh	r0,r0[0x0]
800024de:	25 2e       	sub	lr,82
800024e0:	80 00       	ld.sh	r0,r0[0x0]
800024e2:	35 48       	mov	r8,84
800024e4:	80 00       	ld.sh	r0,r0[0x0]
800024e6:	35 2c       	mov	r12,82
800024e8:	80 00       	ld.sh	r0,r0[0x0]
800024ea:	20 08       	sub	r8,0
800024ec:	80 00       	ld.sh	r0,r0[0x0]
800024ee:	20 1c       	sub	r12,1
800024f0:	80 00       	ld.sh	r0,r0[0x0]
800024f2:	20 b0       	sub	r0,11
800024f4:	80 00       	ld.sh	r0,r0[0x0]
800024f6:	20 e4       	sub	r4,14

800024f8 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800024f8:	58 0b       	cp.w	r11,0
800024fa:	c1 90       	breq	8000252c <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800024fc:	58 6c       	cp.w	r12,6
800024fe:	e0 8b 00 17 	brhi	8000252c <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002502:	76 0a       	ld.w	r10,r11[0x0]
80002504:	fe 78 30 00 	mov	r8,-53248
80002508:	f8 c9 ff f0 	sub	r9,r12,-16
8000250c:	a5 79       	lsl	r9,0x5
8000250e:	f0 09 00 09 	add	r9,r8,r9
80002512:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002514:	76 19       	ld.w	r9,r11[0x4]
80002516:	a5 7c       	lsl	r12,0x5
80002518:	f0 0c 00 0c 	add	r12,r8,r12
8000251c:	f8 c8 fd fc 	sub	r8,r12,-516
80002520:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002522:	76 28       	ld.w	r8,r11[0x8]
80002524:	f8 cc fd f8 	sub	r12,r12,-520
80002528:	99 08       	st.w	r12[0x0],r8
8000252a:	5e fd       	retal	0

  return PWM_SUCCESS;
8000252c:	5e ff       	retal	1

8000252e <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
8000252e:	18 98       	mov	r8,r12
80002530:	e0 18 ff 80 	andl	r8,0xff80
80002534:	c0 20       	breq	80002538 <pwm_start_channels+0xa>
80002536:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002538:	fe 78 30 00 	mov	r8,-53248
8000253c:	91 1c       	st.w	r8[0x4],r12
8000253e:	5e fd       	retal	0

80002540 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002540:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002544:	58 0c       	cp.w	r12,0
80002546:	c0 21       	brne	8000254a <pwm_init+0xa>
80002548:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000254a:	e6 18 00 01 	andh	r8,0x1,COH
8000254e:	c0 91       	brne	80002560 <pwm_init+0x20>
80002550:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002552:	fe 78 30 00 	mov	r8,-53248
80002556:	37 f9       	mov	r9,127
80002558:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
8000255a:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
8000255c:	d5 03       	csrf	0x10
8000255e:	c0 68       	rjmp	8000256a <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002560:	fe 78 30 00 	mov	r8,-53248
80002564:	37 f9       	mov	r9,127
80002566:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002568:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
8000256a:	78 08       	ld.w	r8,r12[0x0]
8000256c:	78 39       	ld.w	r9,r12[0xc]
8000256e:	a9 69       	lsl	r9,0x8
80002570:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002574:	78 18       	ld.w	r8,r12[0x4]
80002576:	10 49       	or	r9,r8
80002578:	78 28       	ld.w	r8,r12[0x8]
8000257a:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
8000257e:	fe 78 30 00 	mov	r8,-53248
80002582:	91 09       	st.w	r8[0x0],r9
80002584:	5e fd       	retal	0

80002586 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002586:	f8 c8 00 01 	sub	r8,r12,1
8000258a:	f0 0b 00 0b 	add	r11,r8,r11
8000258e:	f6 0c 0d 0a 	divu	r10,r11,r12
80002592:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002594:	f4 c8 00 01 	sub	r8,r10,1
80002598:	e0 48 00 fe 	cp.w	r8,254
8000259c:	e0 88 00 03 	brls	800025a2 <getBaudDiv+0x1c>
800025a0:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
800025a2:	5c 8c       	casts.h	r12
}
800025a4:	5e fc       	retal	r12

800025a6 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
800025a6:	f7 39 00 0d 	ld.ub	r9,r11[13]
800025aa:	30 18       	mov	r8,1
800025ac:	f0 09 18 00 	cp.b	r9,r8
800025b0:	e0 88 00 04 	brls	800025b8 <spi_initMaster+0x12>
800025b4:	30 2c       	mov	r12,2
800025b6:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800025b8:	e0 68 00 80 	mov	r8,128
800025bc:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
800025be:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
800025c0:	30 19       	mov	r9,1
800025c2:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
800025c6:	f7 39 00 0d 	ld.ub	r9,r11[13]
800025ca:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
800025ce:	30 09       	mov	r9,0
800025d0:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
800025d4:	30 fa       	mov	r10,15
800025d6:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
800025da:	99 18       	st.w	r12[0x4],r8
800025dc:	5e f9       	retal	r9

800025de <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800025de:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800025e0:	30 18       	mov	r8,1
800025e2:	f0 0b 18 00 	cp.b	r11,r8
800025e6:	5f be       	srhi	lr
800025e8:	f0 0a 18 00 	cp.b	r10,r8
800025ec:	5f b8       	srhi	r8
800025ee:	fd e8 10 08 	or	r8,lr,r8
800025f2:	c0 30       	breq	800025f8 <spi_selectionMode+0x1a>
800025f4:	30 2c       	mov	r12,2
800025f6:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800025f8:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800025fa:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800025fe:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002602:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002606:	99 18       	st.w	r12[0x4],r8
80002608:	d8 0a       	popm	pc,r12=0

8000260a <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
8000260a:	78 18       	ld.w	r8,r12[0x4]
8000260c:	ea 18 00 0f 	orh	r8,0xf
80002610:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002612:	78 18       	ld.w	r8,r12[0x4]
80002614:	e2 18 00 04 	andl	r8,0x4,COH
80002618:	c0 f0       	breq	80002636 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
8000261a:	30 e8       	mov	r8,14
8000261c:	f0 0b 18 00 	cp.b	r11,r8
80002620:	e0 8b 00 19 	brhi	80002652 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002624:	78 18       	ld.w	r8,r12[0x4]
80002626:	b1 6b       	lsl	r11,0x10
80002628:	ea 1b ff f0 	orh	r11,0xfff0
8000262c:	e8 1b ff ff 	orl	r11,0xffff
80002630:	10 6b       	and	r11,r8
80002632:	99 1b       	st.w	r12[0x4],r11
80002634:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002636:	30 38       	mov	r8,3
80002638:	f0 0b 18 00 	cp.b	r11,r8
8000263c:	e0 8b 00 0b 	brhi	80002652 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002640:	78 18       	ld.w	r8,r12[0x4]
80002642:	2f 0b       	sub	r11,-16
80002644:	30 19       	mov	r9,1
80002646:	f2 0b 09 4b 	lsl	r11,r9,r11
8000264a:	5c db       	com	r11
8000264c:	10 6b       	and	r11,r8
8000264e:	99 1b       	st.w	r12[0x4],r11
80002650:	5e fd       	retal	0
80002652:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002654:	5e fc       	retal	r12

80002656 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002656:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000265a:	c0 58       	rjmp	80002664 <spi_unselectChip+0xe>
		if (!timeout--) {
8000265c:	58 08       	cp.w	r8,0
8000265e:	c0 21       	brne	80002662 <spi_unselectChip+0xc>
80002660:	5e ff       	retal	1
80002662:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002664:	78 49       	ld.w	r9,r12[0x10]
80002666:	e2 19 02 00 	andl	r9,0x200,COH
8000266a:	cf 90       	breq	8000265c <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
8000266c:	78 18       	ld.w	r8,r12[0x4]
8000266e:	ea 18 00 0f 	orh	r8,0xf
80002672:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002674:	fc 18 01 00 	movh	r8,0x100
80002678:	99 08       	st.w	r12[0x0],r8
8000267a:	5e fd       	retal	0

8000267c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
8000267c:	eb cd 40 f8 	pushm	r3-r7,lr
80002680:	18 95       	mov	r5,r12
80002682:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002684:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002688:	30 38       	mov	r8,3
8000268a:	f0 06 18 00 	cp.b	r6,r8
8000268e:	e0 8b 00 4d 	brhi	80002728 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002692:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002696:	30 18       	mov	r8,1
80002698:	f0 04 18 00 	cp.b	r4,r8
8000269c:	e0 8b 00 46 	brhi	80002728 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800026a0:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800026a4:	30 78       	mov	r8,7
800026a6:	f0 03 18 00 	cp.b	r3,r8
800026aa:	e0 88 00 3f 	brls	80002728 <spi_setupChipReg+0xac>
800026ae:	31 08       	mov	r8,16
800026b0:	f0 03 18 00 	cp.b	r3,r8
800026b4:	e0 8b 00 3a 	brhi	80002728 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800026b8:	14 9b       	mov	r11,r10
800026ba:	6e 1c       	ld.w	r12,r7[0x4]
800026bc:	f0 1f 00 1d 	mcall	80002730 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800026c0:	c3 45       	brlt	80002728 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800026c2:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800026c4:	ec 09 16 01 	lsr	r9,r6,0x1
800026c8:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800026cc:	ec 16 00 01 	eorl	r6,0x1
800026d0:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800026d4:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800026d8:	20 83       	sub	r3,8
800026da:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800026de:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800026e2:	ef 39 00 09 	ld.ub	r9,r7[9]
800026e6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800026ea:	ef 39 00 0a 	ld.ub	r9,r7[10]
800026ee:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800026f2:	0f 89       	ld.ub	r9,r7[0x0]
800026f4:	30 1a       	mov	r10,1
800026f6:	f4 09 18 00 	cp.b	r9,r10
800026fa:	c0 e0       	breq	80002716 <spi_setupChipReg+0x9a>
800026fc:	c0 a3       	brcs	80002710 <spi_setupChipReg+0x94>
800026fe:	30 2a       	mov	r10,2
80002700:	f4 09 18 00 	cp.b	r9,r10
80002704:	c0 c0       	breq	8000271c <spi_setupChipReg+0xa0>
80002706:	30 3a       	mov	r10,3
80002708:	f4 09 18 00 	cp.b	r9,r10
8000270c:	c0 e1       	brne	80002728 <spi_setupChipReg+0xac>
8000270e:	c0 a8       	rjmp	80002722 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002710:	8b c8       	st.w	r5[0x30],r8
80002712:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002716:	8b d8       	st.w	r5[0x34],r8
80002718:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
8000271c:	8b e8       	st.w	r5[0x38],r8
8000271e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002722:	8b f8       	st.w	r5[0x3c],r8
80002724:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002728:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000272a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000272e:	00 00       	add	r0,r0
80002730:	80 00       	ld.sh	r0,r0[0x0]
80002732:	25 86       	sub	r6,88

80002734 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002734:	30 18       	mov	r8,1
80002736:	99 08       	st.w	r12[0x0],r8
}
80002738:	5e fc       	retal	r12

8000273a <spi_disable>:

void spi_disable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIDIS_MASK;
8000273a:	30 28       	mov	r8,2
8000273c:	99 08       	st.w	r12[0x0],r8
}
8000273e:	5e fc       	retal	r12

80002740 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80002740:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002744:	c0 58       	rjmp	8000274e <spi_write+0xe>
		if (!timeout--) {
80002746:	58 08       	cp.w	r8,0
80002748:	c0 21       	brne	8000274c <spi_write+0xc>
8000274a:	5e ff       	retal	1
8000274c:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
8000274e:	78 49       	ld.w	r9,r12[0x10]
80002750:	e2 19 00 02 	andl	r9,0x2,COH
80002754:	cf 90       	breq	80002746 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002756:	5c 7b       	castu.h	r11
80002758:	99 3b       	st.w	r12[0xc],r11
8000275a:	5e fd       	retal	0

8000275c <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
8000275c:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002760:	c0 58       	rjmp	8000276a <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80002762:	58 08       	cp.w	r8,0
80002764:	c0 21       	brne	80002768 <spi_read+0xc>
80002766:	5e ff       	retal	1
80002768:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000276a:	78 49       	ld.w	r9,r12[0x10]
8000276c:	e2 19 02 01 	andl	r9,0x201,COH
80002770:	e0 49 02 01 	cp.w	r9,513
80002774:	cf 71       	brne	80002762 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80002776:	78 28       	ld.w	r8,r12[0x8]
80002778:	b6 08       	st.h	r11[0x0],r8
8000277a:	5e fd       	retal	0

8000277c <udi_hid_mouse_send_report>:
	return udi_hid_mouse_move(0, 1);
}


static bool udi_hid_mouse_send_report(void)
{
8000277c:	d4 01       	pushm	lr
	if (udi_hid_mouse_report_trans_ongoing)
8000277e:	48 f8       	lddpc	r8,800027b8 <udi_hid_mouse_send_report+0x3c>
80002780:	11 89       	ld.ub	r9,r8[0x0]
80002782:	30 08       	mov	r8,0
80002784:	f0 09 18 00 	cp.b	r9,r8
80002788:	c0 20       	breq	8000278c <udi_hid_mouse_send_report+0x10>
8000278a:	d8 0a       	popm	pc,r12=0
		return false;	// Transfer on going then send this one after transfer complete

	// Copy report on other array used only for transfer
	memcpy(udi_hid_mouse_report_trans, udi_hid_mouse_report,
8000278c:	48 ca       	lddpc	r10,800027bc <udi_hid_mouse_send_report+0x40>
8000278e:	48 d8       	lddpc	r8,800027c0 <udi_hid_mouse_send_report+0x44>
80002790:	70 09       	ld.w	r9,r8[0x0]
80002792:	95 09       	st.w	r10[0x0],r9
			UDI_HID_MOUSE_REPORT_SIZE);
	memset(&udi_hid_mouse_report[1], 0, 3);	// Keep status of btn for next report
80002794:	30 09       	mov	r9,0
80002796:	2f f8       	sub	r8,-1
80002798:	10 c9       	st.b	r8++,r9
8000279a:	10 c9       	st.b	r8++,r9
8000279c:	b0 89       	st.b	r8[0x0],r9
	udi_hid_mouse_b_report_valid = false;
8000279e:	48 a8       	lddpc	r8,800027c4 <udi_hid_mouse_send_report+0x48>
800027a0:	b0 89       	st.b	r8[0x0],r9

	// Send report
	udi_hid_mouse_report_trans_ongoing =
			udd_ep_run(	UDI_MIDI_EP_IN,
800027a2:	48 a8       	lddpc	r8,800027c8 <udi_hid_mouse_send_report+0x4c>
800027a4:	30 49       	mov	r9,4
800027a6:	30 0b       	mov	r11,0
800027a8:	e0 6c 00 82 	mov	r12,130
800027ac:	f0 1f 00 08 	mcall	800027cc <udi_hid_mouse_send_report+0x50>
			UDI_HID_MOUSE_REPORT_SIZE);
	memset(&udi_hid_mouse_report[1], 0, 3);	// Keep status of btn for next report
	udi_hid_mouse_b_report_valid = false;

	// Send report
	udi_hid_mouse_report_trans_ongoing =
800027b0:	48 28       	lddpc	r8,800027b8 <udi_hid_mouse_send_report+0x3c>
800027b2:	b0 8c       	st.b	r8[0x0],r12
							false,
							udi_hid_mouse_report_trans,
							UDI_HID_MOUSE_REPORT_SIZE,
							udi_hid_mouse_report_sent);
	return udi_hid_mouse_report_trans_ongoing;
}
800027b4:	d8 02       	popm	pc
800027b6:	00 00       	add	r0,r0
800027b8:	00 00       	add	r0,r0
800027ba:	08 f0       	st.b	--r4,r0
800027bc:	00 00       	add	r0,r0
800027be:	09 08       	ld.w	r8,r4++
800027c0:	00 00       	add	r0,r0
800027c2:	08 ec       	st.h	--r4,r12
800027c4:	00 00       	add	r0,r0
800027c6:	09 0c       	ld.w	r12,r4++
800027c8:	80 00       	ld.sh	r0,r0[0x0]
800027ca:	27 d0       	sub	r0,125
800027cc:	80 00       	ld.sh	r0,r0[0x0]
800027ce:	3b 54       	mov	r4,-75

800027d0 <udi_hid_mouse_report_sent>:


static void udi_hid_mouse_report_sent(udd_ep_status_t status,
		iram_size_t nb_sent, udd_ep_id_t ep)
{
800027d0:	d4 01       	pushm	lr
	UNUSED(ep);
	UNUSED(status);
	UNUSED(nb_sent);
	// Valid report sending
	udi_hid_mouse_report_trans_ongoing = false;
800027d2:	30 08       	mov	r8,0
800027d4:	48 59       	lddpc	r9,800027e8 <udi_hid_mouse_report_sent+0x18>
800027d6:	b2 88       	st.b	r9[0x0],r8
	if (udi_hid_mouse_b_report_valid) {
800027d8:	48 59       	lddpc	r9,800027ec <udi_hid_mouse_report_sent+0x1c>
800027da:	13 89       	ld.ub	r9,r9[0x0]
800027dc:	f0 09 18 00 	cp.b	r9,r8
800027e0:	c0 30       	breq	800027e6 <udi_hid_mouse_report_sent+0x16>
		// Send new valid report
		udi_hid_mouse_send_report();
800027e2:	f0 1f 00 04 	mcall	800027f0 <udi_hid_mouse_report_sent+0x20>
800027e6:	d8 02       	popm	pc
800027e8:	00 00       	add	r0,r0
800027ea:	08 f0       	st.b	--r4,r0
800027ec:	00 00       	add	r0,r0
800027ee:	09 0c       	ld.w	r12,r4++
800027f0:	80 00       	ld.sh	r0,r0[0x0]
800027f2:	27 7c       	sub	r12,119

800027f4 <udi_hid_mouse_move>:

//--------------------------------------------
//------ Internal routines

static bool udi_hid_mouse_move(int8_t pos, uint8_t index_report)
{
800027f4:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800027f8:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
800027fc:	d3 03       	ssrf	0x10

	irqflags_t flags = cpu_irq_save();

	// Add position in HID mouse report
	s16_newpos = (int8_t) udi_hid_mouse_report[index_report];
	s16_newpos += pos;
800027fe:	49 28       	lddpc	r8,80002844 <udi_hid_mouse_move+0x50>
80002800:	f0 0b 06 08 	ld.sb	r8,r8[r11]
80002804:	5c 6c       	casts.b	r12
80002806:	f0 0c 00 0c 	add	r12,r8,r12
8000280a:	5c 8c       	casts.h	r12
	if ((-127 > s16_newpos) || (127 < s16_newpos)) {
8000280c:	f8 c9 ff 81 	sub	r9,r12,-127
80002810:	e0 68 00 fe 	mov	r8,254
80002814:	f0 09 19 00 	cp.h	r9,r8
80002818:	e0 88 00 08 	brls	80002828 <udi_hid_mouse_move+0x34>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000281c:	e6 17 00 01 	andh	r7,0x1,COH
80002820:	c0 21       	brne	80002824 <udi_hid_mouse_move+0x30>
      cpu_irq_enable();
80002822:	d5 03       	csrf	0x10
   }

	barrier();
80002824:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;	// Overflow of report
	}
	udi_hid_mouse_report[index_report] = (uint8_t) s16_newpos;
80002828:	48 78       	lddpc	r8,80002844 <udi_hid_mouse_move+0x50>
8000282a:	f0 0b 0b 0c 	st.b	r8[r11],r12

	// Valid and send report
	udi_hid_mouse_b_report_valid = true;
8000282e:	30 19       	mov	r9,1
80002830:	48 68       	lddpc	r8,80002848 <udi_hid_mouse_move+0x54>
80002832:	b0 89       	st.b	r8[0x0],r9
	udi_hid_mouse_send_report();
80002834:	f0 1f 00 06 	mcall	8000284c <udi_hid_mouse_move+0x58>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002838:	e6 17 00 01 	andh	r7,0x1,COH
8000283c:	c0 21       	brne	80002840 <udi_hid_mouse_move+0x4c>
      cpu_irq_enable();
8000283e:	d5 03       	csrf	0x10
   }

	barrier();
80002840:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80002844:	00 00       	add	r0,r0
80002846:	08 ec       	st.h	--r4,r12
80002848:	00 00       	add	r0,r0
8000284a:	09 0c       	ld.w	r12,r4++
8000284c:	80 00       	ld.sh	r0,r0[0x0]
8000284e:	27 7c       	sub	r12,119

80002850 <udi_hid_mouse_btn>:
	return true;
}


static bool udi_hid_mouse_btn(bool b_state, uint8_t btn)
{
80002850:	d4 01       	pushm	lr
	// Modify buttons report
	if (HID_MOUSE_BTN_DOWN == b_state)
80002852:	58 0c       	cp.w	r12,0
80002854:	c0 60       	breq	80002860 <udi_hid_mouse_btn+0x10>
		udi_hid_mouse_report[0] |= btn;
80002856:	48 88       	lddpc	r8,80002874 <udi_hid_mouse_btn+0x24>
80002858:	11 89       	ld.ub	r9,r8[0x0]
8000285a:	12 4b       	or	r11,r9
8000285c:	b0 8b       	st.b	r8[0x0],r11
8000285e:	c0 68       	rjmp	8000286a <udi_hid_mouse_btn+0x1a>
	else
		udi_hid_mouse_report[0] &= ~(unsigned)btn;
80002860:	48 58       	lddpc	r8,80002874 <udi_hid_mouse_btn+0x24>
80002862:	5c db       	com	r11
80002864:	11 89       	ld.ub	r9,r8[0x0]
80002866:	12 6b       	and	r11,r9
80002868:	b0 8b       	st.b	r8[0x0],r11
	// Use mouse move routine
	return udi_hid_mouse_move(0, 1);
8000286a:	30 1b       	mov	r11,1
8000286c:	30 0c       	mov	r12,0
8000286e:	f0 1f 00 03 	mcall	80002878 <udi_hid_mouse_btn+0x28>
}
80002872:	d8 02       	popm	pc
80002874:	00 00       	add	r0,r0
80002876:	08 ec       	st.h	--r4,r12
80002878:	80 00       	ld.sh	r0,r0[0x0]
8000287a:	27 f4       	sub	r4,127

8000287c <udi_hid_mouse_btnleft>:
{
	return udi_hid_mouse_btn(b_state, 0x02);
}

bool udi_hid_mouse_btnleft(bool b_state)
{
8000287c:	d4 01       	pushm	lr
	return udi_hid_mouse_btn(b_state, 0x01);
8000287e:	30 1b       	mov	r11,1
80002880:	f0 1f 00 02 	mcall	80002888 <udi_hid_mouse_btnleft+0xc>
}
80002884:	d8 02       	popm	pc
80002886:	00 00       	add	r0,r0
80002888:	80 00       	ld.sh	r0,r0[0x0]
8000288a:	28 50       	sub	r0,-123

8000288c <udi_hid_mouse_btnright>:
{
	return udi_hid_mouse_btn(b_state, 0x04);
}

bool udi_hid_mouse_btnright(bool b_state)
{
8000288c:	d4 01       	pushm	lr
	return udi_hid_mouse_btn(b_state, 0x02);
8000288e:	30 2b       	mov	r11,2
80002890:	f0 1f 00 02 	mcall	80002898 <udi_hid_mouse_btnright+0xc>
}
80002894:	d8 02       	popm	pc
80002896:	00 00       	add	r0,r0
80002898:	80 00       	ld.sh	r0,r0[0x0]
8000289a:	28 50       	sub	r0,-123

8000289c <udi_hid_mouse_btnmiddle>:
{
	return udi_hid_mouse_move(pos_x, 1);
}

bool udi_hid_mouse_btnmiddle(bool b_state)
{
8000289c:	d4 01       	pushm	lr
	return udi_hid_mouse_btn(b_state, 0x04);
8000289e:	30 4b       	mov	r11,4
800028a0:	f0 1f 00 02 	mcall	800028a8 <udi_hid_mouse_btnmiddle+0xc>
}
800028a4:	d8 02       	popm	pc
800028a6:	00 00       	add	r0,r0
800028a8:	80 00       	ld.sh	r0,r0[0x0]
800028aa:	28 50       	sub	r0,-123

800028ac <udi_hid_mouse_moveX>:
{
	return udi_hid_mouse_move(pos_y, 2);
}

bool udi_hid_mouse_moveX(int8_t pos_x)
{
800028ac:	d4 01       	pushm	lr
	return udi_hid_mouse_move(pos_x, 1);
800028ae:	30 1b       	mov	r11,1
800028b0:	5c 6c       	casts.b	r12
800028b2:	f0 1f 00 02 	mcall	800028b8 <udi_hid_mouse_moveX+0xc>
}
800028b6:	d8 02       	popm	pc
800028b8:	80 00       	ld.sh	r0,r0[0x0]
800028ba:	27 f4       	sub	r4,127

800028bc <udi_hid_mouse_moveY>:
{
	return udi_hid_mouse_move(pos, 3);
}

bool udi_hid_mouse_moveY(int8_t pos_y)
{
800028bc:	d4 01       	pushm	lr
	return udi_hid_mouse_move(pos_y, 2);
800028be:	30 2b       	mov	r11,2
800028c0:	5c 6c       	casts.b	r12
800028c2:	f0 1f 00 02 	mcall	800028c8 <udi_hid_mouse_moveY+0xc>
}
800028c6:	d8 02       	popm	pc
800028c8:	80 00       	ld.sh	r0,r0[0x0]
800028ca:	27 f4       	sub	r4,127

800028cc <uhi_midi_rx_update>:
	uhi_midi_rx_update(&uhi_midi_dev.line_rx);
	//uhi_midi_tx_update(&uhi_midi_dev.line_tx);
}

static bool uhi_midi_rx_update(uhi_midi_line_t *line)
{
800028cc:	d4 21       	pushm	r4-r7,lr
800028ce:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800028d0:	e1 b5 00 00 	mfsr	r5,0x0
	cpu_irq_disable();
800028d4:	d3 03       	ssrf	0x10
	uhi_midi_buf_t *buf_nosel;
	uhi_midi_buf_t *buf_sel;

	flags = cpu_irq_save();
	// Check if transfer is already on-going
	if (line->b_trans_ongoing) {
800028d6:	19 99       	ld.ub	r9,r12[0x1]
800028d8:	30 08       	mov	r8,0
800028da:	f0 09 18 00 	cp.b	r9,r8
800028de:	c0 60       	breq	800028ea <uhi_midi_rx_update+0x1e>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800028e0:	e6 15 00 01 	andh	r5,0x1,COH
800028e4:	c0 21       	brne	800028e8 <uhi_midi_rx_update+0x1c>
      cpu_irq_enable();
800028e6:	d5 03       	csrf	0x10
   }

	barrier();
800028e8:	d8 2a       	popm	r4-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;
	}

	// Search a empty buffer to start a transfer
	buf_sel = &line->buffer[line->buf_sel];
800028ea:	19 c9       	ld.ub	r9,r12[0x4]
	buf_nosel = &line->buffer[(line->buf_sel == 0)? 1 : 0];
800028ec:	19 c6       	ld.ub	r6,r12[0x4]
800028ee:	58 06       	cp.w	r6,0
800028f0:	f9 b6 00 08 	moveq	r6,8
800028f4:	f9 b6 01 00 	movne	r6,0
800028f8:	f8 c8 ff f8 	sub	r8,r12,-8
800028fc:	f0 06 00 06 	add	r6,r8,r6
	if (buf_sel->pos >= buf_sel->nb) {
80002900:	f2 c8 ff ff 	sub	r8,r9,-1
80002904:	f8 08 00 3a 	add	r10,r12,r8<<0x3
80002908:	94 1a       	ld.sh	r10,r10[0x2]
		cpu_irq_restore(flags);
		return false;
	}

	// Search a empty buffer to start a transfer
	buf_sel = &line->buffer[line->buf_sel];
8000290a:	f8 08 04 38 	ld.sh	r8,r12[r8<<0x3]
8000290e:	f4 08 19 00 	cp.h	r8,r10
80002912:	c0 a3       	brcs	80002926 <uhi_midi_rx_update+0x5a>
	buf_nosel = &line->buffer[(line->buf_sel == 0)? 1 : 0];
	if (buf_sel->pos >= buf_sel->nb) {
		// The current buffer has been read
		// then reset it
		buf_sel->pos = 0;
80002914:	f2 ca ff ff 	sub	r10,r9,-1
80002918:	30 08       	mov	r8,0
8000291a:	f8 0a 0a 38 	st.h	r12[r10<<0x3],r8
		buf_sel->nb = 0;
8000291e:	f8 0a 00 3a 	add	r10,r12,r10<<0x3
80002922:	b4 18       	st.h	r10[0x2],r8
80002924:	c0 38       	rjmp	8000292a <uhi_midi_rx_update+0x5e>
	}
	if (!buf_sel->nb && buf_nosel->nb) {
80002926:	58 0a       	cp.w	r10,0
80002928:	c0 e1       	brne	80002944 <uhi_midi_rx_update+0x78>
8000292a:	8c 1a       	ld.sh	r10,r6[0x2]
8000292c:	30 08       	mov	r8,0
8000292e:	f0 0a 19 00 	cp.h	r10,r8
80002932:	c1 30       	breq	80002958 <uhi_midi_rx_update+0x8c>
		cpu_irq_restore(flags);
		return false;
	}

	// Search a empty buffer to start a transfer
	buf_sel = &line->buffer[line->buf_sel];
80002934:	f2 c6 ff ff 	sub	r6,r9,-1
		buf_sel->pos = 0;
		buf_sel->nb = 0;
	}
	if (!buf_sel->nb && buf_nosel->nb) {
		// New data available then change current buffer
		line->buf_sel = (line->buf_sel == 0)? 1 : 0;
80002938:	0f c8       	ld.ub	r8,r7[0x4]
8000293a:	58 08       	cp.w	r8,0
8000293c:	5f 08       	sreq	r8
8000293e:	ae c8       	st.b	r7[0x4],r8
80002940:	ee 06 00 36 	add	r6,r7,r6<<0x3
		buf_nosel = buf_sel;
	}

	if (buf_nosel->nb) {
80002944:	8c 19       	ld.sh	r9,r6[0x2]
80002946:	30 08       	mov	r8,0
80002948:	f0 09 19 00 	cp.h	r9,r8
8000294c:	c0 60       	breq	80002958 <uhi_midi_rx_update+0x8c>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000294e:	e6 15 00 01 	andh	r5,0x1,COH
80002952:	c0 21       	brne	80002956 <uhi_midi_rx_update+0x8a>
      cpu_irq_enable();
80002954:	d5 03       	csrf	0x10
   }

	barrier();
80002956:	d8 2a       	popm	r4-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;
	}

	// Check if transfer must be delayed after the next SOF
	if (uhi_midi_dev.dev->speed == UHD_SPEED_HIGH) {
80002958:	49 98       	lddpc	r8,800029bc <uhi_midi_rx_update+0xf0>
8000295a:	70 08       	ld.w	r8,r8[0x0]
8000295c:	70 58       	ld.w	r8,r8[0x14]
8000295e:	58 28       	cp.w	r8,2
80002960:	c0 c1       	brne	80002978 <uhi_midi_rx_update+0xac>
		if (line->sof == uhd_get_microframe_number()) {
80002962:	8e 14       	ld.sh	r4,r7[0x2]
80002964:	f0 1f 00 17 	mcall	800029c0 <uhi_midi_rx_update+0xf4>
80002968:	f8 04 19 00 	cp.h	r4,r12
8000296c:	c1 11       	brne	8000298e <uhi_midi_rx_update+0xc2>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000296e:	e6 15 00 01 	andh	r5,0x1,COH
80002972:	c0 21       	brne	80002976 <uhi_midi_rx_update+0xaa>
      cpu_irq_enable();
80002974:	d5 03       	csrf	0x10
   }

	barrier();
80002976:	d8 2a       	popm	r4-r7,pc,r12=0
			cpu_irq_restore(flags);
			return false;
		}
		} else {
		if (line->sof == uhd_get_frame_number()) {
80002978:	8e 14       	ld.sh	r4,r7[0x2]
8000297a:	f0 1f 00 13 	mcall	800029c4 <uhi_midi_rx_update+0xf8>
8000297e:	f8 04 19 00 	cp.h	r4,r12
80002982:	c0 61       	brne	8000298e <uhi_midi_rx_update+0xc2>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002984:	e6 15 00 01 	andh	r5,0x1,COH
80002988:	c0 21       	brne	8000298c <uhi_midi_rx_update+0xc0>
      cpu_irq_enable();
8000298a:	d5 03       	csrf	0x10
   }

	barrier();
8000298c:	d8 2a       	popm	r4-r7,pc,r12=0
			return false;
		}
	}

	// Start transfer on empty buffer
	line->b_trans_ongoing = true;
8000298e:	30 18       	mov	r8,1
80002990:	ae 98       	st.b	r7[0x1],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002992:	e6 15 00 01 	andh	r5,0x1,COH
80002996:	c0 21       	brne	8000299a <uhi_midi_rx_update+0xce>
      cpu_irq_enable();
80002998:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	return uhd_ep_run(
8000299a:	48 98       	lddpc	r8,800029bc <uhi_midi_rx_update+0xf0>
8000299c:	70 0c       	ld.w	r12,r8[0x0]
8000299e:	48 b8       	lddpc	r8,800029c8 <uhi_midi_rx_update+0xfc>
800029a0:	1a d8       	st.w	--sp,r8
800029a2:	30 a8       	mov	r8,10
800029a4:	1a d8       	st.w	--sp,r8
800029a6:	8e b8       	ld.uh	r8,r7[0x6]
800029a8:	6c 19       	ld.w	r9,r6[0x4]
800029aa:	30 1a       	mov	r10,1
800029ac:	0f 8b       	ld.ub	r11,r7[0x0]
800029ae:	f9 3c 00 12 	ld.ub	r12,r12[18]
800029b2:	f0 1f 00 07 	mcall	800029cc <uhi_midi_rx_update+0x100>
800029b6:	2f ed       	sub	sp,-8
	true,
	buf_nosel->ptr,
	line->buffer_size,
	10,
	uhi_midi_rx_received);
}
800029b8:	d8 22       	popm	r4-r7,pc
800029ba:	00 00       	add	r0,r0
800029bc:	00 00       	add	r0,r0
800029be:	09 10       	ld.sh	r0,r4++
800029c0:	80 00       	ld.sh	r0,r0[0x0]
800029c2:	47 e4       	lddsp	r4,sp[0x1f8]
800029c4:	80 00       	ld.sh	r0,r0[0x0]
800029c6:	47 d8       	lddsp	r8,sp[0x1f4]
800029c8:	80 00       	ld.sh	r0,r0[0x0]
800029ca:	29 f8       	sub	r8,-97
800029cc:	80 00       	ld.sh	r0,r0[0x0]
800029ce:	4d 3c       	lddpc	r12,80002b18 <uhi_midi_free_device+0x28>

800029d0 <uhi_midi_sof>:
	if (uhi_midi_dev.line_tx.buffer[1].ptr)
		free(uhi_midi_dev.line_tx.buffer[1].ptr);
}

void uhi_midi_sof(bool b_micro)
{
800029d0:	d4 01       	pushm	lr
	UNUSED(b_micro);

	if (uhi_midi_dev.dev == NULL) {
800029d2:	48 88       	lddpc	r8,800029f0 <uhi_midi_sof+0x20>
800029d4:	70 08       	ld.w	r8,r8[0x0]
800029d6:	58 08       	cp.w	r8,0
800029d8:	c0 b0       	breq	800029ee <uhi_midi_sof+0x1e>
		return; // No interface to installed
	}
	if (!uhi_midi_dev.b_enabled) {
800029da:	48 68       	lddpc	r8,800029f0 <uhi_midi_sof+0x20>
800029dc:	11 d9       	ld.ub	r9,r8[0x5]
800029de:	30 08       	mov	r8,0
800029e0:	f0 09 18 00 	cp.b	r9,r8
800029e4:	c0 50       	breq	800029ee <uhi_midi_sof+0x1e>
		return; // Interface not enabled
	}

	// Update transfers
	uhi_midi_rx_update(&uhi_midi_dev.line_rx);
800029e6:	48 3c       	lddpc	r12,800029f0 <uhi_midi_sof+0x20>
800029e8:	2f 8c       	sub	r12,-8
800029ea:	f0 1f 00 03 	mcall	800029f4 <uhi_midi_sof+0x24>
800029ee:	d8 02       	popm	pc
800029f0:	00 00       	add	r0,r0
800029f2:	09 10       	ld.sh	r0,r4++
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	28 cc       	sub	r12,-116

800029f8 <uhi_midi_rx_received>:
static void uhi_midi_rx_received(
usb_add_t add,
usb_ep_t ep,
uhd_trans_status_t status,
iram_size_t nb_transferred)
{
800029f8:	d4 21       	pushm	r4-r7,lr
800029fa:	12 95       	mov	r5,r9
	static uint8_t i;
	UNUSED(add);

	// Search port corresponding at endpoint
	line = &(uhi_midi_dev.line_rx);
	buf = &line->buffer[(line->buf_sel == 0) ? 1 : 0];
800029fc:	4a a8       	lddpc	r8,80002aa4 <uhi_midi_rx_received+0xac>
800029fe:	f1 37 00 0c 	ld.ub	r7,r8[12]
80002a02:	58 07       	cp.w	r7,0
80002a04:	f9 b7 00 08 	moveq	r7,8
80002a08:	f9 b7 01 00 	movne	r7,0
  
	if ((UHD_TRANS_TIMEOUT == status) && nb_transferred) {
80002a0c:	58 7a       	cp.w	r10,7
80002a0e:	5f 09       	sreq	r9
80002a10:	58 05       	cp.w	r5,0
80002a12:	5f 18       	srne	r8
80002a14:	f3 e8 00 08 	and	r8,r9,r8
80002a18:	c0 81       	brne	80002a28 <uhi_midi_rx_received+0x30>
		// Save transfered
	}
	else if (UHD_TRANS_NOERROR != status) {
80002a1a:	58 0a       	cp.w	r10,0
80002a1c:	c0 60       	breq	80002a28 <uhi_midi_rx_received+0x30>
		// Abort transfer
		line->b_trans_ongoing  = false;
80002a1e:	30 09       	mov	r9,0
80002a20:	4a 18       	lddpc	r8,80002aa4 <uhi_midi_rx_received+0xac>
80002a22:	f1 69 00 09 	st.b	r8[9],r9
		return;
80002a26:	d8 22       	popm	r4-r7,pc
	}

	// Update SOF tag, if it is a short packet
	if (nb_transferred != line->buffer_size) {
80002a28:	49 f8       	lddpc	r8,80002aa4 <uhi_midi_rx_received+0xac>
80002a2a:	90 f8       	ld.uh	r8,r8[0xe]
80002a2c:	0a 38       	cp.w	r8,r5
80002a2e:	c0 f0       	breq	80002a4c <uhi_midi_rx_received+0x54>
		if (uhi_midi_dev.dev->speed == UHD_SPEED_HIGH) {
80002a30:	49 d8       	lddpc	r8,80002aa4 <uhi_midi_rx_received+0xac>
80002a32:	70 08       	ld.w	r8,r8[0x0]
80002a34:	70 58       	ld.w	r8,r8[0x14]
80002a36:	58 28       	cp.w	r8,2
80002a38:	c0 61       	brne	80002a44 <uhi_midi_rx_received+0x4c>
			line->sof = uhd_get_microframe_number();
80002a3a:	f0 1f 00 1c 	mcall	80002aa8 <uhi_midi_rx_received+0xb0>
80002a3e:	49 a8       	lddpc	r8,80002aa4 <uhi_midi_rx_received+0xac>
80002a40:	b0 5c       	st.h	r8[0xa],r12
80002a42:	c0 58       	rjmp	80002a4c <uhi_midi_rx_received+0x54>
			} else {
			line->sof = uhd_get_frame_number();
80002a44:	f0 1f 00 1a 	mcall	80002aac <uhi_midi_rx_received+0xb4>
80002a48:	49 78       	lddpc	r8,80002aa4 <uhi_midi_rx_received+0xac>
80002a4a:	b0 5c       	st.h	r8[0xa],r12
	static uint8_t i;
	UNUSED(add);

	// Search port corresponding at endpoint
	line = &(uhi_midi_dev.line_rx);
	buf = &line->buffer[(line->buf_sel == 0) ? 1 : 0];
80002a4c:	49 66       	lddpc	r6,80002aa4 <uhi_midi_rx_received+0xac>
80002a4e:	2f 06       	sub	r6,-16
80002a50:	0e 06       	add	r6,r7
		}
	}

	// save information
	//dip204_clear_display();
	dip204_printf_string("%d ",nb_transferred);
80002a52:	1a d5       	st.w	--sp,r5
80002a54:	49 7c       	lddpc	r12,80002ab0 <uhi_midi_rx_received+0xb8>
80002a56:	f0 1f 00 18 	mcall	80002ab4 <uhi_midi_rx_received+0xbc>
	for(i=buf->pos; i<nb_transferred; i++)
80002a5a:	0d 98       	ld.ub	r8,r6[0x1]
80002a5c:	49 79       	lddpc	r9,80002ab8 <uhi_midi_rx_received+0xc0>
80002a5e:	b2 88       	st.b	r9[0x0],r8
80002a60:	10 99       	mov	r9,r8
80002a62:	2f fd       	sub	sp,-4
80002a64:	10 35       	cp.w	r5,r8
80002a66:	e0 88 00 14 	brls	80002a8e <uhi_midi_rx_received+0x96>
	{
		dip204_printf_string("%d ",buf->ptr[i]);
80002a6a:	49 24       	lddpc	r4,80002ab0 <uhi_midi_rx_received+0xb8>
	}

	// save information
	//dip204_clear_display();
	dip204_printf_string("%d ",nb_transferred);
	for(i=buf->pos; i<nb_transferred; i++)
80002a6c:	49 37       	lddpc	r7,80002ab8 <uhi_midi_rx_received+0xc0>
	{
		dip204_printf_string("%d ",buf->ptr[i]);
80002a6e:	6c 18       	ld.w	r8,r6[0x4]
80002a70:	f0 09 07 08 	ld.ub	r8,r8[r9]
80002a74:	1a d8       	st.w	--sp,r8
80002a76:	08 9c       	mov	r12,r4
80002a78:	f0 1f 00 0f 	mcall	80002ab4 <uhi_midi_rx_received+0xbc>
	}

	// save information
	//dip204_clear_display();
	dip204_printf_string("%d ",nb_transferred);
	for(i=buf->pos; i<nb_transferred; i++)
80002a7c:	0f 88       	ld.ub	r8,r7[0x0]
80002a7e:	2f f8       	sub	r8,-1
80002a80:	5c 58       	castu.b	r8
80002a82:	ae 88       	st.b	r7[0x0],r8
80002a84:	10 99       	mov	r9,r8
80002a86:	2f fd       	sub	sp,-4
80002a88:	10 35       	cp.w	r5,r8
80002a8a:	fe 9b ff f2 	brhi	80002a6e <uhi_midi_rx_received+0x76>
	{
		dip204_printf_string("%d ",buf->ptr[i]);
	}

	// Update buffer structure
	buf->pos = i;
80002a8e:	ac 08       	st.h	r6[0x0],r8
	buf->nb = nb_transferred;
80002a90:	ac 15       	st.h	r6[0x2],r5
	line->b_trans_ongoing  = false;
80002a92:	48 5c       	lddpc	r12,80002aa4 <uhi_midi_rx_received+0xac>
80002a94:	30 08       	mov	r8,0
80002a96:	f9 68 00 09 	st.b	r12[9],r8
	
	// Manage new transfer
	uhi_midi_rx_update(line);
80002a9a:	2f 8c       	sub	r12,-8
80002a9c:	f0 1f 00 08 	mcall	80002abc <uhi_midi_rx_received+0xc4>
80002aa0:	d8 22       	popm	r4-r7,pc
80002aa2:	00 00       	add	r0,r0
80002aa4:	00 00       	add	r0,r0
80002aa6:	09 10       	ld.sh	r0,r4++
80002aa8:	80 00       	ld.sh	r0,r0[0x0]
80002aaa:	47 e4       	lddsp	r4,sp[0x1f8]
80002aac:	80 00       	ld.sh	r0,r0[0x0]
80002aae:	47 d8       	lddsp	r8,sp[0x1f4]
80002ab0:	80 00       	ld.sh	r0,r0[0x0]
80002ab2:	d8 00       	acall	0x80
80002ab4:	80 00       	ld.sh	r0,r0[0x0]
80002ab6:	20 f8       	sub	r8,15
80002ab8:	00 00       	add	r0,r0
80002aba:	09 48       	ld.w	r8,--r4
80002abc:	80 00       	ld.sh	r0,r0[0x0]
80002abe:	28 cc       	sub	r12,-116

80002ac0 <uhi_midi_enable>:
	uhi_midi_free_device();
	return UHC_ENUM_UNSUPPORTED; // No interface supported
}

void uhi_midi_enable(uhc_device_t* dev)
{
80002ac0:	eb cd 40 80 	pushm	r7,lr
	if (uhi_midi_dev.dev != dev) {
80002ac4:	48 88       	lddpc	r8,80002ae4 <uhi_midi_enable+0x24>
80002ac6:	70 07       	ld.w	r7,r8[0x0]
80002ac8:	18 37       	cp.w	r7,r12
80002aca:	c0 a1       	brne	80002ade <uhi_midi_enable+0x1e>
		return;  // No interface to enable
	}

	uhi_midi_dev.b_enabled = true;
80002acc:	30 19       	mov	r9,1
80002ace:	b0 d9       	st.b	r8[0x5],r9

	// Init value
	//uhi_midi_start_trans_report();
	uhi_midi_sof(false);
80002ad0:	30 0c       	mov	r12,0
80002ad2:	f0 1f 00 06 	mcall	80002ae8 <uhi_midi_enable+0x28>
	UHI_MIDI_CHANGE(dev, true);
80002ad6:	30 1b       	mov	r11,1
80002ad8:	0e 9c       	mov	r12,r7
80002ada:	f0 1f 00 05 	mcall	80002aec <uhi_midi_enable+0x2c>
80002ade:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ae2:	00 00       	add	r0,r0
80002ae4:	00 00       	add	r0,r0
80002ae6:	09 10       	ld.sh	r0,r4++
80002ae8:	80 00       	ld.sh	r0,r0[0x0]
80002aea:	29 d0       	sub	r0,-99
80002aec:	80 00       	ld.sh	r0,r0[0x0]
80002aee:	2c d8       	sub	r8,-51

80002af0 <uhi_midi_free_device>:
 * \name Internal routines
 */
//@{

static void uhi_midi_free_device(void)
{
80002af0:	d4 01       	pushm	lr
	if(uhi_midi_dev.line_rx.buffer[0].ptr)
80002af2:	48 d8       	lddpc	r8,80002b24 <uhi_midi_free_device+0x34>
80002af4:	70 5c       	ld.w	r12,r8[0x14]
80002af6:	58 0c       	cp.w	r12,0
80002af8:	c0 30       	breq	80002afe <uhi_midi_free_device+0xe>
		free(uhi_midi_dev.line_rx.buffer[0].ptr);
80002afa:	f0 1f 00 0c 	mcall	80002b28 <uhi_midi_free_device+0x38>
	if (uhi_midi_dev.line_rx.buffer[1].ptr)
80002afe:	48 a8       	lddpc	r8,80002b24 <uhi_midi_free_device+0x34>
80002b00:	70 7c       	ld.w	r12,r8[0x1c]
80002b02:	58 0c       	cp.w	r12,0
80002b04:	c0 30       	breq	80002b0a <uhi_midi_free_device+0x1a>
		free(uhi_midi_dev.line_rx.buffer[1].ptr);
80002b06:	f0 1f 00 09 	mcall	80002b28 <uhi_midi_free_device+0x38>
	if (uhi_midi_dev.line_tx.buffer[0].ptr)
80002b0a:	48 78       	lddpc	r8,80002b24 <uhi_midi_free_device+0x34>
80002b0c:	70 bc       	ld.w	r12,r8[0x2c]
80002b0e:	58 0c       	cp.w	r12,0
80002b10:	c0 30       	breq	80002b16 <uhi_midi_free_device+0x26>
		free(uhi_midi_dev.line_tx.buffer[0].ptr);
80002b12:	f0 1f 00 06 	mcall	80002b28 <uhi_midi_free_device+0x38>
	if (uhi_midi_dev.line_tx.buffer[1].ptr)
80002b16:	48 48       	lddpc	r8,80002b24 <uhi_midi_free_device+0x34>
80002b18:	70 dc       	ld.w	r12,r8[0x34]
80002b1a:	58 0c       	cp.w	r12,0
80002b1c:	c0 30       	breq	80002b22 <uhi_midi_free_device+0x32>
		free(uhi_midi_dev.line_tx.buffer[1].ptr);
80002b1e:	f0 1f 00 03 	mcall	80002b28 <uhi_midi_free_device+0x38>
80002b22:	d8 02       	popm	pc
80002b24:	00 00       	add	r0,r0
80002b26:	09 10       	ld.sh	r0,r4++
80002b28:	80 00       	ld.sh	r0,r0[0x0]
80002b2a:	7c 0c       	ld.w	r12,lr[0x0]

80002b2c <uhi_midi_uninstall>:
	uhi_midi_sof(false);
	UHI_MIDI_CHANGE(dev, true);
}

void uhi_midi_uninstall(uhc_device_t* dev)
{
80002b2c:	eb cd 40 c0 	pushm	r6-r7,lr
	if (uhi_midi_dev.dev != dev) {
80002b30:	48 78       	lddpc	r8,80002b4c <uhi_midi_uninstall+0x20>
80002b32:	70 07       	ld.w	r7,r8[0x0]
80002b34:	18 37       	cp.w	r7,r12
80002b36:	c0 91       	brne	80002b48 <uhi_midi_uninstall+0x1c>
		return; // Device not enabled in this interface
	}
	uhi_midi_dev.dev = NULL;
80002b38:	30 06       	mov	r6,0
80002b3a:	91 06       	st.w	r8[0x0],r6
	uhi_midi_free_device();
80002b3c:	f0 1f 00 05 	mcall	80002b50 <uhi_midi_uninstall+0x24>
	UHI_MIDI_CHANGE(dev, false);
80002b40:	0c 9b       	mov	r11,r6
80002b42:	0e 9c       	mov	r12,r7
80002b44:	f0 1f 00 04 	mcall	80002b54 <uhi_midi_uninstall+0x28>
80002b48:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002b4c:	00 00       	add	r0,r0
80002b4e:	09 10       	ld.sh	r0,r4++
80002b50:	80 00       	ld.sh	r0,r0[0x0]
80002b52:	2a f0       	sub	r0,-81
80002b54:	80 00       	ld.sh	r0,r0[0x0]
80002b56:	2c d8       	sub	r8,-51

80002b58 <uhi_midi_install>:
 */

volatile uint8_t     USB_HostState = 0;

uhc_enum_status_t uhi_midi_install(uhc_device_t* dev)
{
80002b58:	d4 31       	pushm	r0-r7,lr
80002b5a:	20 1d       	sub	sp,4
80002b5c:	18 91       	mov	r1,r12
	uint16_t conf_desc_lgt;
	usb_iface_desc_t *ptr_iface;
	uhi_midi_line_t *ptr_line;
	
	
	if (uhi_midi_dev.dev != NULL) {
80002b5e:	4c 98       	lddpc	r8,80002c80 <uhi_midi_install+0x128>
80002b60:	70 08       	ld.w	r8,r8[0x0]
80002b62:	58 08       	cp.w	r8,0
80002b64:	c0 30       	breq	80002b6a <uhi_midi_install+0x12>
80002b66:	30 5c       	mov	r12,5
80002b68:	c8 98       	rjmp	80002c7a <uhi_midi_install+0x122>
		return UHC_ENUM_SOFTWARE_LIMIT; // Device already allocated
	}
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
80002b6a:	78 67       	ld.w	r7,r12[0x18]
80002b6c:	0f a6       	ld.ub	r6,r7[0x2]
80002b6e:	0f b8       	ld.ub	r8,r7[0x3]
80002b70:	f1 e6 10 86 	or	r6,r8,r6<<0x8
80002b74:	5c c6       	swap.bh	r6
80002b76:	5c 86       	casts.h	r6
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	while(conf_desc_lgt) {
80002b78:	c7 10       	breq	80002c5a <uhi_midi_install+0x102>
	
	if (uhi_midi_dev.dev != NULL) {
		return UHC_ENUM_SOFTWARE_LIMIT; // Device already allocated
	}
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
80002b7a:	30 03       	mov	r3,0
	b_iface_supported = false;
	while(conf_desc_lgt) {
		switch (ptr_iface->bDescriptorType) {
80002b7c:	30 45       	mov	r5,4

		case USB_DT_INTERFACE:
			if ((ptr_iface->bInterfaceClass == AUDIO_CLASS)
80002b7e:	30 10       	mov	r0,1
			&& (ptr_iface->bInterfaceProtocol == 0) ) {
				// USB MIDI interface found
				// Start allocation endpoint(s)
				b_iface_supported = true;
				uhi_midi_dev.iface_num = ptr_iface->bInterfaceNumber;
80002b80:	4c 02       	lddpc	r2,80002c80 <uhi_midi_install+0x128>
	}
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	while(conf_desc_lgt) {
		switch (ptr_iface->bDescriptorType) {
80002b82:	30 54       	mov	r4,5
					// Allocate and initialize buffers
					uint16_t buf_size = Max( le16_to_cpu(
							((usb_ep_desc_t*)ptr_iface)->wMaxPacketSize),
							UHI_MIDI_BUFFER_SIZE );
					ptr_line->buffer_size = buf_size;
					ptr_line->buffer[0].pos = 0;
80002b84:	50 0c       	stdsp	sp[0x0],r12
	}
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	while(conf_desc_lgt) {
		switch (ptr_iface->bDescriptorType) {
80002b86:	0f 98       	ld.ub	r8,r7[0x1]
80002b88:	ea 08 18 00 	cp.b	r8,r5
80002b8c:	c0 50       	breq	80002b96 <uhi_midi_install+0x3e>
80002b8e:	e8 08 18 00 	cp.b	r8,r4
80002b92:	c5 d1       	brne	80002c4c <uhi_midi_install+0xf4>
80002b94:	c1 28       	rjmp	80002bb8 <uhi_midi_install+0x60>

		case USB_DT_INTERFACE:
			if ((ptr_iface->bInterfaceClass == AUDIO_CLASS)
80002b96:	0f d8       	ld.ub	r8,r7[0x5]
80002b98:	e0 08 18 00 	cp.b	r8,r0
80002b9c:	c5 71       	brne	80002c4a <uhi_midi_install+0xf2>
			&& (ptr_iface->bInterfaceProtocol == 0) ) {
80002b9e:	0f f8       	ld.ub	r8,r7[0x7]
80002ba0:	30 09       	mov	r9,0
80002ba2:	f2 08 18 00 	cp.b	r8,r9
80002ba6:	c5 21       	brne	80002c4a <uhi_midi_install+0xf2>
				// USB MIDI interface found
				// Start allocation endpoint(s)
				b_iface_supported = true;
				uhi_midi_dev.iface_num = ptr_iface->bInterfaceNumber;
80002ba8:	0f a8       	ld.ub	r8,r7[0x2]
80002baa:	a4 c8       	st.b	r2[0x4],r8
				uhi_midi_dev.line_rx.ep_data = 0;
80002bac:	e5 69 00 08 	st.b	r2[8],r9
				uhi_midi_dev.line_tx.ep_data = 0;
80002bb0:	e5 69 00 20 	st.b	r2[32],r9
80002bb4:	30 13       	mov	r3,1
	b_iface_supported = false;
	while(conf_desc_lgt) {
		switch (ptr_iface->bDescriptorType) {

		case USB_DT_INTERFACE:
			if ((ptr_iface->bInterfaceClass == AUDIO_CLASS)
80002bb6:	c4 b8       	rjmp	80002c4c <uhi_midi_install+0xf4>
			}
			break;

		case USB_DT_ENDPOINT:
			//  Allocation of the endpoint
			if (!b_iface_supported) {
80002bb8:	58 03       	cp.w	r3,0
80002bba:	c4 90       	breq	80002c4c <uhi_midi_install+0xf4>
				break;
			}
			if (!uhd_ep_alloc(dev->address, (usb_ep_desc_t*)ptr_iface)) {
80002bbc:	0e 91       	mov	r1,r7
80002bbe:	0e 9b       	mov	r11,r7
80002bc0:	40 08       	lddsp	r8,sp[0x0]
80002bc2:	f1 3c 00 12 	ld.ub	r12,r8[18]
80002bc6:	f0 1f 00 30 	mcall	80002c84 <uhi_midi_install+0x12c>
80002bca:	c0 31       	brne	80002bd0 <uhi_midi_install+0x78>
80002bcc:	30 4c       	mov	r12,4
80002bce:	c5 68       	rjmp	80002c7a <uhi_midi_install+0x122>
				return UHC_ENUM_HARDWARE_LIMIT; // Endpoint allocation fail
			}
			switch(((usb_ep_desc_t*)ptr_iface)->bmAttributes & USB_EP_TYPE_MASK)
80002bd0:	0f b8       	ld.ub	r8,r7[0x3]
80002bd2:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002bd6:	58 28       	cp.w	r8,2
80002bd8:	c3 a1       	brne	80002c4c <uhi_midi_install+0xf4>
				case USB_EP_TYPE_BULK:
					if(((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_IN)
						ptr_line = &uhi_midi_dev.line_rx;
					else if(((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_OUT)
						ptr_line = &uhi_midi_dev.line_tx;
					ptr_line->ep_data = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
80002bda:	0f a8       	ld.ub	r8,r7[0x2]
80002bdc:	e5 68 00 08 	st.b	r2[8],r8
					ptr_line->b_trans_ongoing = false;
80002be0:	30 09       	mov	r9,0
80002be2:	e5 69 00 09 	st.b	r2[9],r9
					ptr_line->buf_sel = 0;
80002be6:	e5 69 00 0c 	st.b	r2[12],r9
					
					// Allocate and initialize buffers
					uint16_t buf_size = Max( le16_to_cpu(
80002bea:	0f c9       	ld.ub	r9,r7[0x4]
80002bec:	0f d8       	ld.ub	r8,r7[0x5]
80002bee:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80002bf2:	5c c8       	swap.bh	r8
80002bf4:	34 09       	mov	r9,64
80002bf6:	f2 08 19 00 	cp.h	r8,r9
80002bfa:	e0 8b 00 04 	brhi	80002c02 <uhi_midi_install+0xaa>
80002bfe:	34 01       	mov	r1,64
80002c00:	c0 78       	rjmp	80002c0e <uhi_midi_install+0xb6>
80002c02:	0f c9       	ld.ub	r9,r7[0x4]
80002c04:	0f d8       	ld.ub	r8,r7[0x5]
80002c06:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80002c0a:	10 91       	mov	r1,r8
80002c0c:	5c c1       	swap.bh	r1
							((usb_ep_desc_t*)ptr_iface)->wMaxPacketSize),
							UHI_MIDI_BUFFER_SIZE );
					ptr_line->buffer_size = buf_size;
80002c0e:	a4 71       	st.h	r2[0xe],r1
					ptr_line->buffer[0].pos = 0;
80002c10:	30 08       	mov	r8,0
80002c12:	e5 58 00 10 	st.h	r2[16],r8
					ptr_line->buffer[0].nb = 0;
80002c16:	e5 58 00 12 	st.h	r2[18],r8
					ptr_line->buffer[0].ptr = malloc(buf_size);
80002c1a:	5c 71       	castu.h	r1
80002c1c:	02 9c       	mov	r12,r1
80002c1e:	f0 1f 00 1b 	mcall	80002c88 <uhi_midi_install+0x130>
80002c22:	85 5c       	st.w	r2[0x14],r12
					if (ptr_line->buffer[0].ptr == NULL) {
80002c24:	c0 51       	brne	80002c2e <uhi_midi_install+0xd6>
						Assert(false);
						uhi_midi_free_device();
80002c26:	f0 1f 00 1a 	mcall	80002c8c <uhi_midi_install+0x134>
80002c2a:	30 5c       	mov	r12,5
						return UHC_ENUM_SOFTWARE_LIMIT;
80002c2c:	c2 78       	rjmp	80002c7a <uhi_midi_install+0x122>
					}
					ptr_line->buffer[1].pos = 0;
80002c2e:	30 09       	mov	r9,0
80002c30:	e5 59 00 18 	st.h	r2[24],r9
					ptr_line->buffer[1].nb = 0;
80002c34:	e5 59 00 1a 	st.h	r2[26],r9
					ptr_line->buffer[1].ptr = malloc(buf_size);
80002c38:	02 9c       	mov	r12,r1
80002c3a:	f0 1f 00 14 	mcall	80002c88 <uhi_midi_install+0x130>
80002c3e:	85 7c       	st.w	r2[0x1c],r12
					if (ptr_line->buffer[1].ptr == NULL) {
80002c40:	c0 61       	brne	80002c4c <uhi_midi_install+0xf4>
						Assert(false);
						uhi_midi_free_device();
80002c42:	f0 1f 00 13 	mcall	80002c8c <uhi_midi_install+0x134>
80002c46:	30 5c       	mov	r12,5
						return UHC_ENUM_SOFTWARE_LIMIT;
80002c48:	c1 98       	rjmp	80002c7a <uhi_midi_install+0x122>
80002c4a:	30 03       	mov	r3,0
		default:
			// Ignore descriptor
			break;
		}
		Assert(conf_desc_lgt>=ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
80002c4c:	0f 88       	ld.ub	r8,r7[0x0]
80002c4e:	10 16       	sub	r6,r8
80002c50:	5c 86       	casts.h	r6
		return UHC_ENUM_SOFTWARE_LIMIT; // Device already allocated
	}
	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	while(conf_desc_lgt) {
80002c52:	c0 30       	breq	80002c58 <uhi_midi_install+0x100>
			// Ignore descriptor
			break;
		}
		Assert(conf_desc_lgt>=ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
80002c54:	10 07       	add	r7,r8
80002c56:	c9 8b       	rjmp	80002b86 <uhi_midi_install+0x2e>
80002c58:	40 01       	lddsp	r1,sp[0x0]
	}
		
	// All endpoints of all interfaces supported allocated
	if(uhi_midi_dev.line_rx.ep_data)
80002c5a:	48 a8       	lddpc	r8,80002c80 <uhi_midi_install+0x128>
80002c5c:	f1 39 00 08 	ld.ub	r9,r8[8]
80002c60:	30 08       	mov	r8,0
80002c62:	f0 09 18 00 	cp.b	r9,r8
80002c66:	c0 70       	breq	80002c74 <uhi_midi_install+0x11c>
	{
		uhi_midi_dev.b_enabled = false;
80002c68:	48 68       	lddpc	r8,80002c80 <uhi_midi_install+0x128>
80002c6a:	30 09       	mov	r9,0
80002c6c:	b0 d9       	st.b	r8[0x5],r9
		uhi_midi_dev.dev = dev;
80002c6e:	91 01       	st.w	r8[0x0],r1
80002c70:	30 0c       	mov	r12,0
			
		return UHC_ENUM_SUCCESS;
80002c72:	c0 48       	rjmp	80002c7a <uhi_midi_install+0x122>
	}
	
	uhi_midi_free_device();
80002c74:	f0 1f 00 06 	mcall	80002c8c <uhi_midi_install+0x134>
80002c78:	30 1c       	mov	r12,1
	return UHC_ENUM_UNSUPPORTED; // No interface supported
}
80002c7a:	2f fd       	sub	sp,-4
80002c7c:	d8 32       	popm	r0-r7,pc
80002c7e:	00 00       	add	r0,r0
80002c80:	00 00       	add	r0,r0
80002c82:	09 10       	ld.sh	r0,r4++
80002c84:	80 00       	ld.sh	r0,r0[0x0]
80002c86:	51 7c       	stdsp	sp[0x5c],r12
80002c88:	80 00       	ld.sh	r0,r0[0x0]
80002c8a:	7c 1c       	ld.w	r12,lr[0x4]
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	2a f0       	sub	r0,-81

80002c90 <ui_host_vbus_change>:
bool ui_midi_plug = false;

void ui_host_vbus_change(bool b_vbus_present)
{
	UNUSED(b_vbus_present);
}
80002c90:	5e fc       	retal	r12

80002c92 <ui_host_vbus_error>:

void ui_host_vbus_error(void)
{
}
80002c92:	5e fc       	retal	r12

80002c94 <ui_host_enum_event>:
	}
}

void ui_host_enum_event(uhc_device_t * dev, uhc_enum_status_t status)
{
	ui_enum_status = status;
80002c94:	48 c8       	lddpc	r8,80002cc4 <ui_host_enum_event+0x30>
80002c96:	91 0b       	st.w	r8[0x0],r11
	if (ui_enum_status == UHC_ENUM_SUCCESS) {
80002c98:	58 0b       	cp.w	r11,0
80002c9a:	5e 1c       	retne	r12
		switch (dev->speed) {
80002c9c:	78 58       	ld.w	r8,r12[0x14]
80002c9e:	58 18       	cp.w	r8,1
80002ca0:	c0 80       	breq	80002cb0 <ui_host_enum_event+0x1c>
80002ca2:	58 28       	cp.w	r8,2
80002ca4:	c0 b1       	brne	80002cba <ui_host_enum_event+0x26>
		case UHD_SPEED_HIGH:
			ui_device_speed_blink = 250;
80002ca6:	e0 69 00 fa 	mov	r9,250
80002caa:	48 88       	lddpc	r8,80002cc8 <ui_host_enum_event+0x34>
80002cac:	b0 09       	st.h	r8[0x0],r9
			break;
80002cae:	5e fc       	retal	r12
		case UHD_SPEED_FULL:
			ui_device_speed_blink = 500;
80002cb0:	e0 69 01 f4 	mov	r9,500
80002cb4:	48 58       	lddpc	r8,80002cc8 <ui_host_enum_event+0x34>
80002cb6:	b0 09       	st.h	r8[0x0],r9
			break;
80002cb8:	5e fc       	retal	r12
		case UHD_SPEED_LOW:
		default:
			ui_device_speed_blink = 1000;
80002cba:	e0 69 03 e8 	mov	r9,1000
80002cbe:	48 38       	lddpc	r8,80002cc8 <ui_host_enum_event+0x34>
80002cc0:	b0 09       	st.h	r8[0x0],r9
80002cc2:	5e fc       	retal	r12
80002cc4:	00 00       	add	r0,r0
80002cc6:	00 a0       	st.w	r0++,r0
80002cc8:	00 00       	add	r0,r0
80002cca:	09 4a       	ld.w	r10,--r4

80002ccc <ui_uhi_hid_mouse_change>:
	}
}

void ui_uhi_hid_mouse_change(uhc_device_t * dev, bool b_plug)
{
	ui_hid_mouse_plug = b_plug;
80002ccc:	48 28       	lddpc	r8,80002cd4 <ui_uhi_hid_mouse_change+0x8>
80002cce:	b0 8b       	st.b	r8[0x0],r11
}
80002cd0:	5e fc       	retal	r12
80002cd2:	00 00       	add	r0,r0
80002cd4:	00 00       	add	r0,r0
80002cd6:	09 4c       	ld.w	r12,--r4

80002cd8 <ui_uhi_midi_change>:

void ui_uhi_midi_change(uhc_device_t * dev, bool b_plug)
{
	ui_midi_plug = b_plug;
80002cd8:	48 28       	lddpc	r8,80002ce0 <ui_uhi_midi_change+0x8>
80002cda:	b0 8b       	st.b	r8[0x0],r11
}
80002cdc:	5e fc       	retal	r12
80002cde:	00 00       	add	r0,r0
80002ce0:	00 00       	add	r0,r0
80002ce2:	09 49       	ld.w	r9,--r4

80002ce4 <ui_device_resume_action>:
{
	ui_init();
}

void ui_device_resume_action(void)
{
80002ce4:	d4 01       	pushm	lr
	LED_On(LED1);
80002ce6:	30 2c       	mov	r12,2
80002ce8:	f0 1f 00 02 	mcall	80002cf0 <ui_device_resume_action+0xc>
}
80002cec:	d8 02       	popm	pc
80002cee:	00 00       	add	r0,r0
80002cf0:	80 00       	ld.sh	r0,r0[0x0]
80002cf2:	31 f0       	mov	r0,31

80002cf4 <ui_host_hid_mouse_btn_right>:
		LED_Off(LED_BI0_GREEN);
	}
}

void ui_host_hid_mouse_btn_right(bool b_state)
{
80002cf4:	d4 01       	pushm	lr
	if (b_state) {
80002cf6:	58 0c       	cp.w	r12,0
80002cf8:	c0 50       	breq	80002d02 <ui_host_hid_mouse_btn_right+0xe>
		LED_On(LED_BI0_RED);
80002cfa:	31 0c       	mov	r12,16
80002cfc:	f0 1f 00 04 	mcall	80002d0c <ui_host_hid_mouse_btn_right+0x18>
80002d00:	d8 02       	popm	pc
		} else {
		LED_Off(LED_BI0_RED);
80002d02:	31 0c       	mov	r12,16
80002d04:	f0 1f 00 03 	mcall	80002d10 <ui_host_hid_mouse_btn_right+0x1c>
80002d08:	d8 02       	popm	pc
80002d0a:	00 00       	add	r0,r0
80002d0c:	80 00       	ld.sh	r0,r0[0x0]
80002d0e:	31 f0       	mov	r0,31
80002d10:	80 00       	ld.sh	r0,r0[0x0]
80002d12:	32 40       	mov	r0,36

80002d14 <ui_host_hid_mouse_btn_left>:
		}*/
	}
}

void ui_host_hid_mouse_btn_left(bool b_state)
{
80002d14:	d4 01       	pushm	lr
	if (b_state) {
80002d16:	58 0c       	cp.w	r12,0
80002d18:	c0 50       	breq	80002d22 <ui_host_hid_mouse_btn_left+0xe>
		LED_On(LED_BI0_GREEN);
80002d1a:	32 0c       	mov	r12,32
80002d1c:	f0 1f 00 04 	mcall	80002d2c <ui_host_hid_mouse_btn_left+0x18>
80002d20:	d8 02       	popm	pc
		} else {
		LED_Off(LED_BI0_GREEN);
80002d22:	32 0c       	mov	r12,32
80002d24:	f0 1f 00 03 	mcall	80002d30 <ui_host_hid_mouse_btn_left+0x1c>
80002d28:	d8 02       	popm	pc
80002d2a:	00 00       	add	r0,r0
80002d2c:	80 00       	ld.sh	r0,r0[0x0]
80002d2e:	31 f0       	mov	r0,31
80002d30:	80 00       	ld.sh	r0,r0[0x0]
80002d32:	32 40       	mov	r0,36

80002d34 <ui_host_connection_event>:
void ui_host_vbus_error(void)
{
}

void ui_host_connection_event(uhc_device_t *dev, bool b_present)
{
80002d34:	eb cd 40 80 	pushm	r7,lr
80002d38:	16 97       	mov	r7,r11
	LED_Off(LED1);
80002d3a:	30 2c       	mov	r12,2
80002d3c:	f0 1f 00 11 	mcall	80002d80 <ui_host_connection_event+0x4c>
	LED_Off(LED2);
80002d40:	30 4c       	mov	r12,4
80002d42:	f0 1f 00 10 	mcall	80002d80 <ui_host_connection_event+0x4c>
	LED_Off(LED3);
80002d46:	30 8c       	mov	r12,8
80002d48:	f0 1f 00 0e 	mcall	80002d80 <ui_host_connection_event+0x4c>
	LED_Off(LED_BI0_GREEN);
80002d4c:	32 0c       	mov	r12,32
80002d4e:	f0 1f 00 0d 	mcall	80002d80 <ui_host_connection_event+0x4c>
	LED_Off(LED_BI0_RED);
80002d52:	31 0c       	mov	r12,16
80002d54:	f0 1f 00 0b 	mcall	80002d80 <ui_host_connection_event+0x4c>
	LED_Off(LED_BI1_GREEN);
80002d58:	e0 6c 00 80 	mov	r12,128
80002d5c:	f0 1f 00 09 	mcall	80002d80 <ui_host_connection_event+0x4c>
	LED_Off(LED_BI1_RED);
80002d60:	34 0c       	mov	r12,64
80002d62:	f0 1f 00 08 	mcall	80002d80 <ui_host_connection_event+0x4c>
	if (b_present) {
80002d66:	58 07       	cp.w	r7,0
80002d68:	c0 60       	breq	80002d74 <ui_host_connection_event+0x40>
		LED_On(LED1);
80002d6a:	30 2c       	mov	r12,2
80002d6c:	f0 1f 00 06 	mcall	80002d84 <ui_host_connection_event+0x50>
80002d70:	e3 cd 80 80 	ldm	sp++,r7,pc
	} else {
		ui_enum_status = UHC_ENUM_DISCONNECT;
80002d74:	30 79       	mov	r9,7
80002d76:	48 58       	lddpc	r8,80002d88 <ui_host_connection_event+0x54>
80002d78:	91 09       	st.w	r8[0x0],r9
80002d7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d7e:	00 00       	add	r0,r0
80002d80:	80 00       	ld.sh	r0,r0[0x0]
80002d82:	32 40       	mov	r0,36
80002d84:	80 00       	ld.sh	r0,r0[0x0]
80002d86:	31 f0       	mov	r0,31
80002d88:	00 00       	add	r0,r0
80002d8a:	00 a0       	st.w	r0++,r0

80002d8c <ui_init>:
/**
 * \name Main user interface functions
 * @{
 */
void ui_init(void)
{
80002d8c:	d4 01       	pushm	lr
	LED_Off(LED0);
80002d8e:	30 1c       	mov	r12,1
80002d90:	f0 1f 00 0d 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED1);
80002d94:	30 2c       	mov	r12,2
80002d96:	f0 1f 00 0c 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED2);
80002d9a:	30 4c       	mov	r12,4
80002d9c:	f0 1f 00 0a 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED3);
80002da0:	30 8c       	mov	r12,8
80002da2:	f0 1f 00 09 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED_BI0_GREEN);
80002da6:	32 0c       	mov	r12,32
80002da8:	f0 1f 00 07 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED_BI0_RED);
80002dac:	31 0c       	mov	r12,16
80002dae:	f0 1f 00 06 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED_BI1_GREEN);
80002db2:	e0 6c 00 80 	mov	r12,128
80002db6:	f0 1f 00 04 	mcall	80002dc4 <ui_init+0x38>
	LED_Off(LED_BI1_RED);
80002dba:	34 0c       	mov	r12,64
80002dbc:	f0 1f 00 02 	mcall	80002dc4 <ui_init+0x38>
}
80002dc0:	d8 02       	popm	pc
80002dc2:	00 00       	add	r0,r0
80002dc4:	80 00       	ld.sh	r0,r0[0x0]
80002dc6:	32 40       	mov	r0,36

80002dc8 <ui_device_suspend_action>:
void ui_stop_write(void)
{
}
*/
void ui_device_suspend_action(void)
{
80002dc8:	d4 01       	pushm	lr
	ui_init();
80002dca:	f0 1f 00 02 	mcall	80002dd0 <ui_device_suspend_action+0x8>
}
80002dce:	d8 02       	popm	pc
80002dd0:	80 00       	ld.sh	r0,r0[0x0]
80002dd2:	2d 8c       	sub	r12,-40

80002dd4 <ui_usb_mode_change>:
	LED_Off(LED_BI1_GREEN);
	LED_Off(LED_BI1_RED);
}

void ui_usb_mode_change(bool b_host_mode)
{
80002dd4:	eb cd 40 80 	pushm	r7,lr
80002dd8:	18 97       	mov	r7,r12
	ui_init();
80002dda:	f0 1f 00 05 	mcall	80002dec <ui_usb_mode_change+0x18>
	if (b_host_mode) {
80002dde:	58 07       	cp.w	r7,0
80002de0:	c0 40       	breq	80002de8 <ui_usb_mode_change+0x14>
		LED_On(LED0);
80002de2:	30 1c       	mov	r12,1
80002de4:	f0 1f 00 03 	mcall	80002df0 <ui_usb_mode_change+0x1c>
80002de8:	e3 cd 80 80 	ldm	sp++,r7,pc
80002dec:	80 00       	ld.sh	r0,r0[0x0]
80002dee:	2d 8c       	sub	r12,-40
80002df0:	80 00       	ld.sh	r0,r0[0x0]
80002df2:	31 f0       	mov	r0,31

80002df4 <ui_device_sof_action>:
{
	ui_device_b_mouse_enable = false;
}

void ui_device_sof_action(void)
{
80002df4:	eb cd 40 80 	pushm	r7,lr
	static bool btn_left_last_state = HID_MOUSE_BTN_UP;
	static bool btn_right_last_state = HID_MOUSE_BTN_UP;
	static bool btn_middle_last_state = HID_MOUSE_BTN_UP;
	static uint8_t cpt_sof = 0;

	if (!ui_device_b_mouse_enable)
80002df8:	4c 08       	lddpc	r8,80002ef8 <ui_device_sof_action+0x104>
80002dfa:	11 89       	ld.ub	r9,r8[0x0]
80002dfc:	30 08       	mov	r8,0
80002dfe:	f0 09 18 00 	cp.b	r9,r8
80002e02:	c7 90       	breq	80002ef4 <ui_device_sof_action+0x100>
	return;

	framenumber = udd_get_frame_number();
80002e04:	f0 1f 00 3e 	mcall	80002efc <ui_device_sof_action+0x108>
	if ((framenumber % 1000) == 0) {
80002e08:	5c 7c       	castu.h	r12
80002e0a:	e0 69 4d d3 	mov	r9,19923
80002e0e:	ea 19 10 62 	orh	r9,0x1062
80002e12:	f8 09 06 48 	mulu.d	r8,r12,r9
80002e16:	f2 08 16 06 	lsr	r8,r9,0x6
80002e1a:	e0 69 03 e8 	mov	r9,1000
80002e1e:	b3 38       	mul	r8,r9
80002e20:	10 1c       	sub	r12,r8
80002e22:	5c 8c       	casts.h	r12
80002e24:	c0 51       	brne	80002e2e <ui_device_sof_action+0x3a>
		LED_On(LED2);
80002e26:	30 4c       	mov	r12,4
80002e28:	f0 1f 00 36 	mcall	80002f00 <ui_device_sof_action+0x10c>
80002e2c:	c0 98       	rjmp	80002e3e <ui_device_sof_action+0x4a>
	}
	if ((framenumber % 1000) == 500) {
80002e2e:	e0 68 01 f4 	mov	r8,500
80002e32:	f0 0c 19 00 	cp.h	r12,r8
80002e36:	c0 41       	brne	80002e3e <ui_device_sof_action+0x4a>
		LED_Off(LED2);
80002e38:	30 4c       	mov	r12,4
80002e3a:	f0 1f 00 33 	mcall	80002f04 <ui_device_sof_action+0x110>
	}
	// Scan process running each 2ms
	cpt_sof++;
80002e3e:	4b 39       	lddpc	r9,80002f08 <ui_device_sof_action+0x114>
80002e40:	13 88       	ld.ub	r8,r9[0x0]
80002e42:	2f f8       	sub	r8,-1
80002e44:	b2 88       	st.b	r9[0x0],r8
	if (2 > cpt_sof)
80002e46:	30 19       	mov	r9,1
80002e48:	f2 08 18 00 	cp.b	r8,r9
80002e4c:	e0 88 00 54 	brls	80002ef4 <ui_device_sof_action+0x100>
	return;
	cpt_sof = 0;
80002e50:	30 09       	mov	r9,0
80002e52:	4a e8       	lddpc	r8,80002f08 <ui_device_sof_action+0x114>
80002e54:	b0 89       	st.b	r8[0x0],r9

	// Scan buttons on switch 0 (left), 1 (middle), 2 (right)
	b_btn_state = (!gpio_get_pin_value(GPIO_PUSH_BUTTON_0)) ?
80002e56:	35 8c       	mov	r12,88
80002e58:	f0 1f 00 2d 	mcall	80002f0c <ui_device_sof_action+0x118>
80002e5c:	ec 1c 00 01 	eorl	r12,0x1
80002e60:	ef dc c0 08 	bfextu	r7,r12,0x0,0x8
	HID_MOUSE_BTN_DOWN : HID_MOUSE_BTN_UP;
	if (b_btn_state != btn_left_last_state) {
80002e64:	4a b8       	lddpc	r8,80002f10 <ui_device_sof_action+0x11c>
80002e66:	11 88       	ld.ub	r8,r8[0x0]
80002e68:	ee 08 18 00 	cp.b	r8,r7
80002e6c:	c0 60       	breq	80002e78 <ui_device_sof_action+0x84>
		udi_hid_mouse_btnleft(b_btn_state);
80002e6e:	0e 9c       	mov	r12,r7
80002e70:	f0 1f 00 29 	mcall	80002f14 <ui_device_sof_action+0x120>
		btn_left_last_state = b_btn_state;
80002e74:	4a 78       	lddpc	r8,80002f10 <ui_device_sof_action+0x11c>
80002e76:	b0 87       	st.b	r8[0x0],r7
	}
	b_btn_state = (!gpio_get_pin_value(GPIO_PUSH_BUTTON_1)) ?
80002e78:	35 5c       	mov	r12,85
80002e7a:	f0 1f 00 25 	mcall	80002f0c <ui_device_sof_action+0x118>
80002e7e:	ec 1c 00 01 	eorl	r12,0x1
80002e82:	ef dc c0 08 	bfextu	r7,r12,0x0,0x8
	HID_MOUSE_BTN_DOWN : HID_MOUSE_BTN_UP;
	if (b_btn_state != btn_middle_last_state) {
80002e86:	4a 58       	lddpc	r8,80002f18 <ui_device_sof_action+0x124>
80002e88:	11 88       	ld.ub	r8,r8[0x0]
80002e8a:	ee 08 18 00 	cp.b	r8,r7
80002e8e:	c0 60       	breq	80002e9a <ui_device_sof_action+0xa6>
		udi_hid_mouse_btnmiddle(b_btn_state);
80002e90:	0e 9c       	mov	r12,r7
80002e92:	f0 1f 00 23 	mcall	80002f1c <ui_device_sof_action+0x128>
		btn_middle_last_state = b_btn_state;
80002e96:	4a 18       	lddpc	r8,80002f18 <ui_device_sof_action+0x124>
80002e98:	b0 87       	st.b	r8[0x0],r7
	}
	b_btn_state = (!gpio_get_pin_value(GPIO_PUSH_BUTTON_2)) ?
80002e9a:	35 2c       	mov	r12,82
80002e9c:	f0 1f 00 1c 	mcall	80002f0c <ui_device_sof_action+0x118>
80002ea0:	ec 1c 00 01 	eorl	r12,0x1
80002ea4:	ef dc c0 08 	bfextu	r7,r12,0x0,0x8
	HID_MOUSE_BTN_DOWN : HID_MOUSE_BTN_UP;
	if (b_btn_state != btn_right_last_state) {
80002ea8:	49 e8       	lddpc	r8,80002f20 <ui_device_sof_action+0x12c>
80002eaa:	11 88       	ld.ub	r8,r8[0x0]
80002eac:	ee 08 18 00 	cp.b	r8,r7
80002eb0:	c0 60       	breq	80002ebc <ui_device_sof_action+0xc8>
		udi_hid_mouse_btnright(b_btn_state);
80002eb2:	0e 9c       	mov	r12,r7
80002eb4:	f0 1f 00 1c 	mcall	80002f24 <ui_device_sof_action+0x130>
		btn_right_last_state = b_btn_state;
80002eb8:	49 a8       	lddpc	r8,80002f20 <ui_device_sof_action+0x12c>
80002eba:	b0 87       	st.b	r8[0x0],r7
 *
 * \return \c true if the joystick is on the right, otherwise \c 0.
 */
__always_inline static int is_joystick_right( void )
{
  return (gpio_get_pin_value(GPIO_JOYSTICK_RIGHT)) == GPIO_JOYSTICK_RIGHT_PRESSED;
80002ebc:	31 cc       	mov	r12,28
80002ebe:	f0 1f 00 14 	mcall	80002f0c <ui_device_sof_action+0x118>
	}
	// Joystick used to move mouse
	if (is_joystick_right())
80002ec2:	c0 41       	brne	80002eca <ui_device_sof_action+0xd6>
	udi_hid_mouse_moveX(MOUSE_MOVE_RANGE);
80002ec4:	30 3c       	mov	r12,3
80002ec6:	f0 1f 00 19 	mcall	80002f28 <ui_device_sof_action+0x134>
 *
 * \return \c true if the joystick is on the left, otherwise \c 0.
 */
__always_inline static int is_joystick_left( void )
{
  return (gpio_get_pin_value(GPIO_JOYSTICK_LEFT)) == GPIO_JOYSTICK_LEFT_PRESSED;
80002eca:	31 9c       	mov	r12,25
80002ecc:	f0 1f 00 10 	mcall	80002f0c <ui_device_sof_action+0x118>
	if (is_joystick_left())
80002ed0:	c0 41       	brne	80002ed8 <ui_device_sof_action+0xe4>
	udi_hid_mouse_moveX(-MOUSE_MOVE_RANGE);
80002ed2:	3f dc       	mov	r12,-3
80002ed4:	f0 1f 00 15 	mcall	80002f28 <ui_device_sof_action+0x134>
 *
 * \return \c true if the joystick is up, otherwise \c 0.
 */
__always_inline static int is_joystick_up( void )
{
  return (gpio_get_pin_value(GPIO_JOYSTICK_UP)) == GPIO_JOYSTICK_UP_PRESSED;
80002ed8:	31 ac       	mov	r12,26
80002eda:	f0 1f 00 0d 	mcall	80002f0c <ui_device_sof_action+0x118>
	if (is_joystick_up())
80002ede:	c0 41       	brne	80002ee6 <ui_device_sof_action+0xf2>
	udi_hid_mouse_moveY(-MOUSE_MOVE_RANGE);
80002ee0:	3f dc       	mov	r12,-3
80002ee2:	f0 1f 00 13 	mcall	80002f2c <ui_device_sof_action+0x138>
 *
 * \return \c true if the joystick is down, otherwise \c 0.
 */
__always_inline static int is_joystick_down( void )
{
  return (gpio_get_pin_value(GPIO_JOYSTICK_DOWN)) == GPIO_JOYSTICK_DOWN_PRESSED;
80002ee6:	31 bc       	mov	r12,27
80002ee8:	f0 1f 00 09 	mcall	80002f0c <ui_device_sof_action+0x118>
	if (is_joystick_down())
80002eec:	c0 41       	brne	80002ef4 <ui_device_sof_action+0x100>
	udi_hid_mouse_moveY(MOUSE_MOVE_RANGE);
80002eee:	30 3c       	mov	r12,3
80002ef0:	f0 1f 00 0f 	mcall	80002f2c <ui_device_sof_action+0x138>
80002ef4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ef8:	00 00       	add	r0,r0
80002efa:	09 54       	ld.sh	r4,--r4
80002efc:	80 00       	ld.sh	r0,r0[0x0]
80002efe:	37 12       	mov	r2,113
80002f00:	80 00       	ld.sh	r0,r0[0x0]
80002f02:	31 f0       	mov	r0,31
80002f04:	80 00       	ld.sh	r0,r0[0x0]
80002f06:	32 40       	mov	r0,36
80002f08:	00 00       	add	r0,r0
80002f0a:	09 50       	ld.sh	r0,--r4
80002f0c:	80 00       	ld.sh	r0,r0[0x0]
80002f0e:	35 16       	mov	r6,81
80002f10:	00 00       	add	r0,r0
80002f12:	09 52       	ld.sh	r2,--r4
80002f14:	80 00       	ld.sh	r0,r0[0x0]
80002f16:	28 7c       	sub	r12,-121
80002f18:	00 00       	add	r0,r0
80002f1a:	09 55       	ld.sh	r5,--r4
80002f1c:	80 00       	ld.sh	r0,r0[0x0]
80002f1e:	28 9c       	sub	r12,-119
80002f20:	00 00       	add	r0,r0
80002f22:	09 51       	ld.sh	r1,--r4
80002f24:	80 00       	ld.sh	r0,r0[0x0]
80002f26:	28 8c       	sub	r12,-120
80002f28:	80 00       	ld.sh	r0,r0[0x0]
80002f2a:	28 ac       	sub	r12,-118
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	28 bc       	sub	r12,-117

80002f30 <ui_disable_asynchronous_interrupt>:

/**
 * \brief Disables interrupt pin change
 */
static void ui_disable_asynchronous_interrupt(void)
{
80002f30:	d4 01       	pushm	lr
	eic_disable_line(&AVR32_EIC, EXT_NMI);
80002f32:	30 8b       	mov	r11,8
80002f34:	fe 7c 0d 80 	mov	r12,-62080
80002f38:	f0 1f 00 03 	mcall	80002f44 <ui_disable_asynchronous_interrupt+0x14>

	/* Disable joystick input change ITs. */
	gpio_disable_pin_interrupt(GPIO_JOYSTICK_PUSH);
80002f3c:	31 4c       	mov	r12,20
80002f3e:	f0 1f 00 03 	mcall	80002f48 <ui_disable_asynchronous_interrupt+0x18>
}
80002f42:	d8 02       	popm	pc
80002f44:	80 00       	ld.sh	r0,r0[0x0]
80002f46:	33 6e       	mov	lr,54
80002f48:	80 00       	ld.sh	r0,r0[0x0]
80002f4a:	35 aa       	mov	r10,90

80002f4c <ui_host_wakeup_event>:
{
	ui_midi_plug = b_plug;
}

void ui_host_wakeup_event(void)
{
80002f4c:	d4 01       	pushm	lr
	ui_disable_asynchronous_interrupt();
80002f4e:	f0 1f 00 02 	mcall	80002f54 <ui_host_wakeup_event+0x8>
}
80002f52:	d8 02       	popm	pc
80002f54:	80 00       	ld.sh	r0,r0[0x0]
80002f56:	2f 30       	sub	r0,-13

80002f58 <ui_enable_asynchronous_interrupt>:

/**
 * \brief Initializes and enables interrupt pin change
 */
static void ui_enable_asynchronous_interrupt(void)
{
80002f58:	eb cd 40 80 	pushm	r7,lr
80002f5c:	20 2d       	sub	sp,8
		.eic_level = EIC_LEVEL_LOW_LEVEL,
		// Enable filter.
		.eic_filter = EIC_FILTER_ENABLED,
		// For Wake Up mode, initialize in asynchronous mode
		.eic_async = EIC_ASYNCH_MODE
	};
80002f5e:	30 6a       	mov	r10,6
80002f60:	49 6b       	lddpc	r11,80002fb8 <ui_enable_asynchronous_interrupt+0x60>
80002f62:	fa cc ff fe 	sub	r12,sp,-2
80002f66:	f0 1f 00 16 	mcall	80002fbc <ui_enable_asynchronous_interrupt+0x64>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f6a:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80002f6e:	d3 03       	ssrf	0x10

	/* register joystick handler on level 0 */
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(ui_wakeup_isr,
80002f70:	30 0a       	mov	r10,0
80002f72:	34 2b       	mov	r11,66
80002f74:	49 3c       	lddpc	r12,80002fc0 <ui_enable_asynchronous_interrupt+0x68>
80002f76:	f0 1f 00 14 	mcall	80002fc4 <ui_enable_asynchronous_interrupt+0x6c>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f7a:	e6 17 00 01 	andh	r7,0x1,COH
80002f7e:	c0 21       	brne	80002f82 <ui_enable_asynchronous_interrupt+0x2a>
      cpu_irq_enable();
80002f80:	d5 03       	csrf	0x10
			AVR32_GPIO_IRQ_0 + (GPIO_JOYSTICK_PUSH / 8), 0);
	cpu_irq_restore(flags);

	/* configure joystick to produce IT on all state change */
	gpio_enable_pin_interrupt(GPIO_JOYSTICK_PUSH, GPIO_PIN_CHANGE);
80002f82:	30 0b       	mov	r11,0
80002f84:	31 4c       	mov	r12,20
80002f86:	f0 1f 00 11 	mcall	80002fc8 <ui_enable_asynchronous_interrupt+0x70>
	 * wake up from the STATIC sleep mode).
	 *
	 * First, map the interrupt line to the GPIO pin with the right
	 * peripheral function.
	 */
	gpio_enable_module_pin(GPIO_JOYSTICK_PUSH, AVR32_EIC_EXTINT_8_FUNCTION);
80002f8a:	30 0b       	mov	r11,0
80002f8c:	31 4c       	mov	r12,20
80002f8e:	f0 1f 00 10 	mcall	80002fcc <ui_enable_asynchronous_interrupt+0x74>
	/*
	 * Enable the internal pull-up resistor on that pin (because the EIC is
	 * configured such that the interrupt will trigger on low-level, see
	 * eic_options.eic_level).
	 */
	gpio_enable_pin_pull_up(GPIO_JOYSTICK_PUSH);
80002f92:	31 4c       	mov	r12,20
80002f94:	f0 1f 00 0f 	mcall	80002fd0 <ui_enable_asynchronous_interrupt+0x78>

	// Init the EIC controller with the set options.
	eic_init(&AVR32_EIC, &eic_options, sizeof(eic_options) /
80002f98:	30 1a       	mov	r10,1
80002f9a:	fa cb ff fe 	sub	r11,sp,-2
80002f9e:	fe 7c 0d 80 	mov	r12,-62080
80002fa2:	f0 1f 00 0d 	mcall	80002fd4 <ui_enable_asynchronous_interrupt+0x7c>
			sizeof(eic_options_t));

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, EXT_NMI);
80002fa6:	30 8b       	mov	r11,8
80002fa8:	fe 7c 0d 80 	mov	r12,-62080
80002fac:	f0 1f 00 0b 	mcall	80002fd8 <ui_enable_asynchronous_interrupt+0x80>
}
80002fb0:	2f ed       	sub	sp,-8
80002fb2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fb6:	00 00       	add	r0,r0
80002fb8:	80 00       	ld.sh	r0,r0[0x0]
80002fba:	d8 04       	*unknown*
80002fbc:	80 00       	ld.sh	r0,r0[0x0]
80002fbe:	80 54       	ld.sh	r4,r0[0xa]
80002fc0:	80 00       	ld.sh	r0,r0[0x0]
80002fc2:	2f dc       	sub	r12,-3
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	35 d8       	mov	r8,93
80002fc8:	80 00       	ld.sh	r0,r0[0x0]
80002fca:	35 64       	mov	r4,86
80002fcc:	80 00       	ld.sh	r0,r0[0x0]
80002fce:	33 c4       	mov	r4,60
80002fd0:	80 00       	ld.sh	r0,r0[0x0]
80002fd2:	34 48       	mov	r8,68
80002fd4:	80 00       	ld.sh	r0,r0[0x0]
80002fd6:	32 94       	mov	r4,41
80002fd8:	80 00       	ld.sh	r0,r0[0x0]
80002fda:	33 64       	mov	r4,54

80002fdc <ui_wakeup_isr>:

/**
 * \brief Interrupt handler for interrupt pin change
 */
ISR(ui_wakeup_isr, AVR32_GPIO_IRQ_GROUP, 0)
{
80002fdc:	d4 01       	pushm	lr
	// Clear GPIO interrupt.
	gpio_clear_pin_interrupt_flag(GPIO_JOYSTICK_PUSH);
80002fde:	31 4c       	mov	r12,20
80002fe0:	f0 1f 00 07 	mcall	80002ffc <ui_wakeup_isr+0x20>

	// Clear External Interrupt Line else Wakeup event always enabled
	eic_clear_interrupt_line(&AVR32_EIC, EXT_NMI);
80002fe4:	30 8b       	mov	r11,8
80002fe6:	fe 7c 0d 80 	mov	r12,-62080
80002fea:	f0 1f 00 06 	mcall	80003000 <ui_wakeup_isr+0x24>

	ui_disable_asynchronous_interrupt();
80002fee:	f0 1f 00 06 	mcall	80003004 <ui_wakeup_isr+0x28>

	// Wakeup host and device
	uhc_resume();
80002ff2:	f0 1f 00 06 	mcall	80003008 <ui_wakeup_isr+0x2c>
}
80002ff6:	d4 02       	popm	lr
80002ff8:	d6 03       	rete
80002ffa:	00 00       	add	r0,r0
80002ffc:	80 00       	ld.sh	r0,r0[0x0]
80002ffe:	35 c0       	mov	r0,92
80003000:	80 00       	ld.sh	r0,r0[0x0]
80003002:	33 78       	mov	r8,55
80003004:	80 00       	ld.sh	r0,r0[0x0]
80003006:	2f 30       	sub	r0,-13
80003008:	80 00       	ld.sh	r0,r0[0x0]
8000300a:	6f 68       	ld.w	r8,r7[0x58]

8000300c <ui_host_sof_event>:
{
	ui_disable_asynchronous_interrupt();
}

void ui_host_sof_event(void)
{
8000300c:	d4 01       	pushm	lr
	bool b_btn_state;
	static bool btn_suspend = false;
	static bool btn_suspend_and_remotewakeup = false;
	static uint16_t counter_sof = 0;

	if (ui_enum_status == UHC_ENUM_SUCCESS) {
8000300e:	4b 98       	lddpc	r8,800030f0 <ui_host_sof_event+0xe4>
80003010:	70 08       	ld.w	r8,r8[0x0]
80003012:	58 08       	cp.w	r8,0
80003014:	c6 d1       	brne	800030ee <ui_host_sof_event+0xe2>

		// Display device enumerated and in active mode
		if (++counter_sof > ui_device_speed_blink) {
80003016:	4b 89       	lddpc	r9,800030f4 <ui_host_sof_event+0xe8>
80003018:	92 08       	ld.sh	r8,r9[0x0]
8000301a:	2f f8       	sub	r8,-1
8000301c:	b2 08       	st.h	r9[0x0],r8
8000301e:	4b 79       	lddpc	r9,800030f8 <ui_host_sof_event+0xec>
80003020:	92 09       	ld.sh	r9,r9[0x0]
80003022:	f0 09 19 00 	cp.h	r9,r8
80003026:	c1 52       	brcc	80003050 <ui_host_sof_event+0x44>
			counter_sof = 0;
80003028:	30 08       	mov	r8,0
8000302a:	4b 39       	lddpc	r9,800030f4 <ui_host_sof_event+0xe8>
8000302c:	b2 08       	st.h	r9[0x0],r8
			if (ui_hid_mouse_plug) {
8000302e:	4b 49       	lddpc	r9,800030fc <ui_host_sof_event+0xf0>
80003030:	13 89       	ld.ub	r9,r9[0x0]
80003032:	f0 09 18 00 	cp.b	r9,r8
80003036:	c0 40       	breq	8000303e <ui_host_sof_event+0x32>
				LED_Toggle(LED2);
80003038:	30 4c       	mov	r12,4
8000303a:	f0 1f 00 32 	mcall	80003100 <ui_host_sof_event+0xf4>
			}
			if (ui_midi_plug) {
8000303e:	4b 28       	lddpc	r8,80003104 <ui_host_sof_event+0xf8>
80003040:	11 89       	ld.ub	r9,r8[0x0]
80003042:	30 08       	mov	r8,0
80003044:	f0 09 18 00 	cp.b	r9,r8
80003048:	c0 40       	breq	80003050 <ui_host_sof_event+0x44>
				LED_Toggle(LED3);
8000304a:	30 8c       	mov	r12,8
8000304c:	f0 1f 00 2d 	mcall	80003100 <ui_host_sof_event+0xf4>
			}
		}
		
		// Scan button to enter in suspend mode
		b_btn_state = !gpio_get_pin_value(GPIO_PUSH_BUTTON_0);
80003050:	35 8c       	mov	r12,88
80003052:	f0 1f 00 2e 	mcall	80003108 <ui_host_sof_event+0xfc>
80003056:	ec 1c 00 01 	eorl	r12,0x1
8000305a:	5c 5c       	castu.b	r12
		if (b_btn_state != btn_suspend) {
8000305c:	4a c8       	lddpc	r8,8000310c <ui_host_sof_event+0x100>
8000305e:	11 88       	ld.ub	r8,r8[0x0]
80003060:	f8 08 18 00 	cp.b	r8,r12
80003064:	c1 e0       	breq	800030a0 <ui_host_sof_event+0x94>
			// Button have changed
			btn_suspend = b_btn_state;
80003066:	4a a8       	lddpc	r8,8000310c <ui_host_sof_event+0x100>
80003068:	b0 8c       	st.b	r8[0x0],r12
			if (b_btn_state) {
8000306a:	58 0c       	cp.w	r12,0
8000306c:	c1 a0       	breq	800030a0 <ui_host_sof_event+0x94>
				// Button has been pressed
				LED_Off(LED2);
8000306e:	30 4c       	mov	r12,4
80003070:	f0 1f 00 28 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED3);
80003074:	30 8c       	mov	r12,8
80003076:	f0 1f 00 27 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI0_GREEN);
8000307a:	32 0c       	mov	r12,32
8000307c:	f0 1f 00 25 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI0_RED);
80003080:	31 0c       	mov	r12,16
80003082:	f0 1f 00 24 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI1_GREEN);
80003086:	e0 6c 00 80 	mov	r12,128
8000308a:	f0 1f 00 22 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI1_RED);
8000308e:	34 0c       	mov	r12,64
80003090:	f0 1f 00 20 	mcall	80003110 <ui_host_sof_event+0x104>
				ui_enable_asynchronous_interrupt();
80003094:	f0 1f 00 20 	mcall	80003114 <ui_host_sof_event+0x108>
				uhc_suspend(false);
80003098:	30 0c       	mov	r12,0
8000309a:	f0 1f 00 20 	mcall	80003118 <ui_host_sof_event+0x10c>
				return;
8000309e:	d8 02       	popm	pc
			}
		}

		// Scan button to enter in suspend mode and remote wakeup
		b_btn_state = !gpio_get_pin_value(GPIO_PUSH_BUTTON_1);
800030a0:	35 5c       	mov	r12,85
800030a2:	f0 1f 00 1a 	mcall	80003108 <ui_host_sof_event+0xfc>
800030a6:	ec 1c 00 01 	eorl	r12,0x1
800030aa:	5c 5c       	castu.b	r12
		if (b_btn_state != btn_suspend_and_remotewakeup) {
800030ac:	49 c8       	lddpc	r8,8000311c <ui_host_sof_event+0x110>
800030ae:	11 88       	ld.ub	r8,r8[0x0]
800030b0:	f8 08 18 00 	cp.b	r8,r12
800030b4:	c1 d0       	breq	800030ee <ui_host_sof_event+0xe2>
			// Button have changed
			btn_suspend_and_remotewakeup = b_btn_state;
800030b6:	49 a8       	lddpc	r8,8000311c <ui_host_sof_event+0x110>
800030b8:	b0 8c       	st.b	r8[0x0],r12
			if (b_btn_state) {
800030ba:	58 0c       	cp.w	r12,0
800030bc:	c1 90       	breq	800030ee <ui_host_sof_event+0xe2>
				// Button has been pressed
				LED_Off(LED2);
800030be:	30 4c       	mov	r12,4
800030c0:	f0 1f 00 14 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED3);
800030c4:	30 8c       	mov	r12,8
800030c6:	f0 1f 00 13 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI0_GREEN);
800030ca:	32 0c       	mov	r12,32
800030cc:	f0 1f 00 11 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI0_RED);
800030d0:	31 0c       	mov	r12,16
800030d2:	f0 1f 00 10 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI1_GREEN);
800030d6:	e0 6c 00 80 	mov	r12,128
800030da:	f0 1f 00 0e 	mcall	80003110 <ui_host_sof_event+0x104>
				LED_Off(LED_BI1_RED);
800030de:	34 0c       	mov	r12,64
800030e0:	f0 1f 00 0c 	mcall	80003110 <ui_host_sof_event+0x104>
				ui_enable_asynchronous_interrupt();
800030e4:	f0 1f 00 0c 	mcall	80003114 <ui_host_sof_event+0x108>
				uhc_suspend(true);
800030e8:	30 1c       	mov	r12,1
800030ea:	f0 1f 00 0c 	mcall	80003118 <ui_host_sof_event+0x10c>
800030ee:	d8 02       	popm	pc
800030f0:	00 00       	add	r0,r0
800030f2:	00 a0       	st.w	r0++,r0
800030f4:	00 00       	add	r0,r0
800030f6:	09 4e       	ld.w	lr,--r4
800030f8:	00 00       	add	r0,r0
800030fa:	09 4a       	ld.w	r10,--r4
800030fc:	00 00       	add	r0,r0
800030fe:	09 4c       	ld.w	r12,--r4
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	31 a0       	mov	r0,26
80003104:	00 00       	add	r0,r0
80003106:	09 49       	ld.w	r9,--r4
80003108:	80 00       	ld.sh	r0,r0[0x0]
8000310a:	35 16       	mov	r6,81
8000310c:	00 00       	add	r0,r0
8000310e:	09 53       	ld.sh	r3,--r4
80003110:	80 00       	ld.sh	r0,r0[0x0]
80003112:	32 40       	mov	r0,36
80003114:	80 00       	ld.sh	r0,r0[0x0]
80003116:	2f 58       	sub	r8,-11
80003118:	80 00       	ld.sh	r0,r0[0x0]
8000311a:	6f 80       	ld.w	r0,r7[0x60]
8000311c:	00 00       	add	r0,r0
8000311e:	09 4d       	ld.w	sp,--r4

80003120 <board_init>:
#if defined (CONF_BOARD_AT45DBX)
#  define AT45DBX_MEM_CNT  1
#endif

void board_init(void)
{
80003120:	d4 01       	pushm	lr
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80003122:	30 3b       	mov	r11,3
80003124:	33 bc       	mov	r12,59
80003126:	f0 1f 00 1e 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000312a:	30 3b       	mov	r11,3
8000312c:	33 cc       	mov	r12,60
8000312e:	f0 1f 00 1c 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80003132:	30 3b       	mov	r11,3
80003134:	33 dc       	mov	r12,61
80003136:	f0 1f 00 1a 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000313a:	30 3b       	mov	r11,3
8000313c:	33 ec       	mov	r12,62
8000313e:	f0 1f 00 18 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED4_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80003142:	30 3b       	mov	r11,3
80003144:	33 3c       	mov	r12,51
80003146:	f0 1f 00 16 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED5_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000314a:	30 3b       	mov	r11,3
8000314c:	33 4c       	mov	r12,52
8000314e:	f0 1f 00 14 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED6_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80003152:	30 3b       	mov	r11,3
80003154:	33 5c       	mov	r12,53
80003156:	f0 1f 00 12 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(LED7_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000315a:	30 3b       	mov	r11,3
8000315c:	33 6c       	mov	r12,54
8000315e:	f0 1f 00 10 	mcall	8000319c <board_init+0x7c>

	gpio_configure_pin(GPIO_PUSH_BUTTON_0,GPIO_DIR_INPUT);
80003162:	30 0b       	mov	r11,0
80003164:	35 8c       	mov	r12,88
80003166:	f0 1f 00 0e 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(GPIO_PUSH_BUTTON_1,GPIO_DIR_INPUT);
8000316a:	30 0b       	mov	r11,0
8000316c:	35 5c       	mov	r12,85
8000316e:	f0 1f 00 0c 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(GPIO_PUSH_BUTTON_2,GPIO_DIR_INPUT);
80003172:	30 0b       	mov	r11,0
80003174:	35 2c       	mov	r12,82
80003176:	f0 1f 00 0a 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(GPIO_JOYSTICK_PUSH,GPIO_DIR_INPUT);
8000317a:	30 0b       	mov	r11,0
8000317c:	31 4c       	mov	r12,20
8000317e:	f0 1f 00 08 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(GPIO_JOYSTICK_LEFT,GPIO_DIR_INPUT);
80003182:	30 0b       	mov	r11,0
80003184:	31 9c       	mov	r12,25
80003186:	f0 1f 00 06 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(GPIO_JOYSTICK_UP,GPIO_DIR_INPUT);
8000318a:	30 0b       	mov	r11,0
8000318c:	31 ac       	mov	r12,26
8000318e:	f0 1f 00 04 	mcall	8000319c <board_init+0x7c>
	gpio_configure_pin(GPIO_JOYSTICK_DOWN,GPIO_DIR_INPUT);
80003192:	30 0b       	mov	r11,0
80003194:	31 bc       	mov	r12,27
80003196:	f0 1f 00 02 	mcall	8000319c <board_init+0x7c>
		{USART0_TXD_PIN, USART0_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT0_GPIO_MAP,
			sizeof(COMPORT0_GPIO_MAP) / sizeof(COMPORT0_GPIO_MAP[0]));
#endif
}
8000319a:	d8 02       	popm	pc
8000319c:	80 00       	ld.sh	r0,r0[0x0]
8000319e:	34 5e       	mov	lr,69

800031a0 <LED_Toggle>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
800031a0:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8

  // Update the saved state of all LEDs with the requested changes.
  Tgl_bits(LED_State, leds);
800031a4:	49 18       	lddpc	r8,800031e8 <LED_Toggle+0x48>
800031a6:	70 09       	ld.w	r9,r8[0x0]
800031a8:	f9 e9 20 09 	eor	r9,r12,r9
800031ac:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
800031ae:	58 0c       	cp.w	r12,0
800031b0:	5e 0c       	reteq	r12
800031b2:	48 f8       	lddpc	r8,800031ec <LED_Toggle+0x4c>
800031b4:	21 08       	sub	r8,16
  {
    // Select the next specified LED and toggle it.
    led_shift = 1 + ctz(leds);
800031b6:	18 9a       	mov	r10,r12
800031b8:	5c 9a       	brev	r10
800031ba:	f4 0a 12 00 	clz	r10,r10
800031be:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
800031c0:	f4 09 15 04 	lsl	r9,r10,0x4
800031c4:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
800031c6:	70 09       	ld.w	r9,r8[0x0]
800031c8:	a9 69       	lsl	r9,0x8
800031ca:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrt  = led_descriptor->GPIO.PIN_MASK;
800031ce:	70 1b       	ld.w	r11,r8[0x4]
800031d0:	f3 4b 00 5c 	st.w	r9[92],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
800031d4:	70 1b       	ld.w	r11,r8[0x4]
800031d6:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
800031da:	70 1b       	ld.w	r11,r8[0x4]
800031dc:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
800031de:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Tgl_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
800031e2:	ce a1       	brne	800031b6 <LED_Toggle+0x16>
800031e4:	5e fc       	retal	r12
800031e6:	00 00       	add	r0,r0
800031e8:	00 00       	add	r0,r0
800031ea:	00 a4       	st.w	r0++,r4
800031ec:	80 00       	ld.sh	r0,r0[0x0]
800031ee:	d8 0c       	*unknown*

800031f0 <LED_On>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
800031f0:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);
800031f4:	49 18       	lddpc	r8,80003238 <LED_On+0x48>
800031f6:	70 09       	ld.w	r9,r8[0x0]
800031f8:	f9 e9 10 09 	or	r9,r12,r9
800031fc:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
800031fe:	58 0c       	cp.w	r12,0
80003200:	5e 0c       	reteq	r12
80003202:	48 f8       	lddpc	r8,8000323c <LED_On+0x4c>
80003204:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it on.
    led_shift = 1 + ctz(leds);
80003206:	18 9a       	mov	r10,r12
80003208:	5c 9a       	brev	r10
8000320a:	f4 0a 12 00 	clz	r10,r10
8000320e:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
80003210:	f4 09 15 04 	lsl	r9,r10,0x4
80003214:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80003216:	70 09       	ld.w	r9,r8[0x0]
80003218:	a9 69       	lsl	r9,0x8
8000321a:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrc  = led_descriptor->GPIO.PIN_MASK;
8000321e:	70 1b       	ld.w	r11,r8[0x4]
80003220:	f3 4b 00 58 	st.w	r9[88],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80003224:	70 1b       	ld.w	r11,r8[0x4]
80003226:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
8000322a:	70 1b       	ld.w	r11,r8[0x4]
8000322c:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
8000322e:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
80003232:	ce a1       	brne	80003206 <LED_On+0x16>
80003234:	5e fc       	retal	r12
80003236:	00 00       	add	r0,r0
80003238:	00 00       	add	r0,r0
8000323a:	00 a4       	st.w	r0++,r4
8000323c:	80 00       	ld.sh	r0,r0[0x0]
8000323e:	d8 0c       	*unknown*

80003240 <LED_Off>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
80003240:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);
80003244:	49 28       	lddpc	r8,8000328c <LED_Off+0x4c>
80003246:	70 09       	ld.w	r9,r8[0x0]
80003248:	f8 0a 11 ff 	rsub	r10,r12,-1
8000324c:	f5 e9 00 09 	and	r9,r10,r9
80003250:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
80003252:	58 0c       	cp.w	r12,0
80003254:	5e 0c       	reteq	r12
80003256:	48 f8       	lddpc	r8,80003290 <LED_Off+0x50>
80003258:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it off.
    led_shift = 1 + ctz(leds);
8000325a:	18 9a       	mov	r10,r12
8000325c:	5c 9a       	brev	r10
8000325e:	f4 0a 12 00 	clz	r10,r10
80003262:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
80003264:	f4 09 15 04 	lsl	r9,r10,0x4
80003268:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
8000326a:	70 09       	ld.w	r9,r8[0x0]
8000326c:	a9 69       	lsl	r9,0x8
8000326e:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrs  = led_descriptor->GPIO.PIN_MASK;
80003272:	70 1b       	ld.w	r11,r8[0x4]
80003274:	f3 4b 00 54 	st.w	r9[84],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80003278:	70 1b       	ld.w	r11,r8[0x4]
8000327a:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
8000327e:	70 1b       	ld.w	r11,r8[0x4]
80003280:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
80003282:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
80003286:	ce a1       	brne	8000325a <LED_Off+0x1a>
80003288:	5e fc       	retal	r12
8000328a:	00 00       	add	r0,r0
8000328c:	00 00       	add	r0,r0
8000328e:	00 a4       	st.w	r0++,r4
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	d8 0c       	*unknown*

80003294 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
80003294:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
80003298:	58 0a       	cp.w	r10,0
8000329a:	c6 30       	breq	80003360 <eic_init+0xcc>
8000329c:	30 08       	mov	r8,0
8000329e:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
800032a0:	30 19       	mov	r9,1
800032a2:	30 1e       	mov	lr,1
800032a4:	f0 08 00 18 	add	r8,r8,r8<<0x1
800032a8:	f6 08 00 18 	add	r8,r11,r8<<0x1
800032ac:	11 96       	ld.ub	r6,r8[0x1]
800032ae:	f2 06 18 00 	cp.b	r6,r9
800032b2:	c0 71       	brne	800032c0 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
800032b4:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
800032b6:	11 86       	ld.ub	r6,r8[0x0]
800032b8:	fc 06 09 46 	lsl	r6,lr,r6
800032bc:	0a 46       	or	r6,r5
800032be:	c0 78       	rjmp	800032cc <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
800032c0:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
800032c2:	11 86       	ld.ub	r6,r8[0x0]
800032c4:	fc 06 09 46 	lsl	r6,lr,r6
800032c8:	5c d6       	com	r6
800032ca:	0a 66       	and	r6,r5
800032cc:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
800032ce:	11 a6       	ld.ub	r6,r8[0x2]
800032d0:	f2 06 18 00 	cp.b	r6,r9
800032d4:	c0 71       	brne	800032e2 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
800032d6:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
800032d8:	11 86       	ld.ub	r6,r8[0x0]
800032da:	fc 06 09 46 	lsl	r6,lr,r6
800032de:	0a 46       	or	r6,r5
800032e0:	c0 78       	rjmp	800032ee <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
800032e2:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
800032e4:	11 86       	ld.ub	r6,r8[0x0]
800032e6:	fc 06 09 46 	lsl	r6,lr,r6
800032ea:	5c d6       	com	r6
800032ec:	0a 66       	and	r6,r5
800032ee:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
800032f0:	11 b6       	ld.ub	r6,r8[0x3]
800032f2:	f2 06 18 00 	cp.b	r6,r9
800032f6:	c0 71       	brne	80003304 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
800032f8:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
800032fa:	11 86       	ld.ub	r6,r8[0x0]
800032fc:	fc 06 09 46 	lsl	r6,lr,r6
80003300:	0a 46       	or	r6,r5
80003302:	c0 78       	rjmp	80003310 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80003304:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80003306:	11 86       	ld.ub	r6,r8[0x0]
80003308:	fc 06 09 46 	lsl	r6,lr,r6
8000330c:	5c d6       	com	r6
8000330e:	0a 66       	and	r6,r5
80003310:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80003312:	11 c6       	ld.ub	r6,r8[0x4]
80003314:	f2 06 18 00 	cp.b	r6,r9
80003318:	c0 71       	brne	80003326 <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000331a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000331c:	11 86       	ld.ub	r6,r8[0x0]
8000331e:	fc 06 09 46 	lsl	r6,lr,r6
80003322:	0a 46       	or	r6,r5
80003324:	c0 78       	rjmp	80003332 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
80003326:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80003328:	11 86       	ld.ub	r6,r8[0x0]
8000332a:	fc 06 09 46 	lsl	r6,lr,r6
8000332e:	5c d6       	com	r6
80003330:	0a 66       	and	r6,r5
80003332:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80003334:	11 d6       	ld.ub	r6,r8[0x5]
80003336:	f2 06 18 00 	cp.b	r6,r9
8000333a:	c0 71       	brne	80003348 <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
8000333c:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
8000333e:	11 88       	ld.ub	r8,r8[0x0]
80003340:	fc 08 09 48 	lsl	r8,lr,r8
80003344:	0c 48       	or	r8,r6
80003346:	c0 78       	rjmp	80003354 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
80003348:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
8000334a:	11 88       	ld.ub	r8,r8[0x0]
8000334c:	fc 08 09 48 	lsl	r8,lr,r8
80003350:	5c d8       	com	r8
80003352:	0c 68       	and	r8,r6
80003354:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
80003356:	2f f7       	sub	r7,-1
80003358:	0e 98       	mov	r8,r7
8000335a:	0e 3a       	cp.w	r10,r7
8000335c:	fe 9b ff a4 	brhi	800032a4 <eic_init+0x10>
80003360:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80003364 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
80003364:	30 18       	mov	r8,1
80003366:	f0 0b 09 48 	lsl	r8,r8,r11
8000336a:	99 c8       	st.w	r12[0x30],r8
}
8000336c:	5e fc       	retal	r12

8000336e <eic_disable_line>:
}

void eic_disable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Disable line line_number
	eic->dis = 1 << line_number;
8000336e:	30 18       	mov	r8,1
80003370:	f0 0b 09 48 	lsl	r8,r8,r11
80003374:	99 d8       	st.w	r12[0x34],r8
}
80003376:	5e fc       	retal	r12

80003378 <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003378:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000337c:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
8000337e:	30 19       	mov	r9,1
80003380:	f2 0b 09 4b 	lsl	r11,r9,r11
80003384:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
80003386:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003388:	e6 18 00 01 	andh	r8,0x1,COH
8000338c:	c0 21       	brne	80003390 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
8000338e:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80003390:	5e fc       	retal	r12

80003392 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80003392:	fe 68 14 00 	mov	r8,-125952
80003396:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80003398:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000339c:	91 09       	st.w	r8[0x0],r9
}
8000339e:	5e fc       	retal	r12

800033a0 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
800033a0:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
800033a2:	e0 68 8a 3f 	mov	r8,35391
800033a6:	ea 18 01 f7 	orh	r8,0x1f7
800033aa:	10 3c       	cp.w	r12,r8
800033ac:	e0 88 00 06 	brls	800033b8 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
800033b0:	30 1c       	mov	r12,1
800033b2:	f0 1f 00 04 	mcall	800033c0 <flashc_set_bus_freq+0x20>
800033b6:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
800033b8:	30 0c       	mov	r12,0
800033ba:	f0 1f 00 02 	mcall	800033c0 <flashc_set_bus_freq+0x20>
800033be:	d8 02       	popm	pc
800033c0:	80 00       	ld.sh	r0,r0[0x0]
800033c2:	33 92       	mov	r2,57

800033c4 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800033c4:	f8 08 16 05 	lsr	r8,r12,0x5
800033c8:	a9 68       	lsl	r8,0x8
800033ca:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
800033ce:	58 1b       	cp.w	r11,1
800033d0:	c0 d0       	breq	800033ea <gpio_enable_module_pin+0x26>
800033d2:	c0 63       	brcs	800033de <gpio_enable_module_pin+0x1a>
800033d4:	58 2b       	cp.w	r11,2
800033d6:	c1 00       	breq	800033f6 <gpio_enable_module_pin+0x32>
800033d8:	58 3b       	cp.w	r11,3
800033da:	c1 40       	breq	80003402 <gpio_enable_module_pin+0x3e>
800033dc:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800033de:	30 19       	mov	r9,1
800033e0:	f2 0c 09 49 	lsl	r9,r9,r12
800033e4:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800033e6:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800033e8:	c1 28       	rjmp	8000340c <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800033ea:	30 19       	mov	r9,1
800033ec:	f2 0c 09 49 	lsl	r9,r9,r12
800033f0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800033f2:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800033f4:	c0 c8       	rjmp	8000340c <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800033f6:	30 19       	mov	r9,1
800033f8:	f2 0c 09 49 	lsl	r9,r9,r12
800033fc:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800033fe:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003400:	c0 68       	rjmp	8000340c <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003402:	30 19       	mov	r9,1
80003404:	f2 0c 09 49 	lsl	r9,r9,r12
80003408:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000340a:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000340c:	30 19       	mov	r9,1
8000340e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003412:	91 2c       	st.w	r8[0x8],r12
80003414:	5e fd       	retal	0
80003416:	d7 03       	nop

80003418 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80003418:	d4 21       	pushm	r4-r7,lr
8000341a:	18 97       	mov	r7,r12
8000341c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000341e:	58 0b       	cp.w	r11,0
80003420:	c0 31       	brne	80003426 <gpio_enable_module+0xe>
80003422:	30 05       	mov	r5,0
80003424:	c0 d8       	rjmp	8000343e <gpio_enable_module+0x26>
80003426:	30 06       	mov	r6,0
80003428:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000342a:	6e 1b       	ld.w	r11,r7[0x4]
8000342c:	6e 0c       	ld.w	r12,r7[0x0]
8000342e:	f0 1f 00 06 	mcall	80003444 <gpio_enable_module+0x2c>
80003432:	18 45       	or	r5,r12
		gpiomap++;
80003434:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80003436:	2f f6       	sub	r6,-1
80003438:	0c 34       	cp.w	r4,r6
8000343a:	fe 9b ff f8 	brhi	8000342a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000343e:	0a 9c       	mov	r12,r5
80003440:	d8 22       	popm	r4-r7,pc
80003442:	00 00       	add	r0,r0
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	33 c4       	mov	r4,60

80003448 <gpio_enable_pin_pull_up>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_pull_up(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003448:	f8 08 16 05 	lsr	r8,r12,0x5
8000344c:	a9 68       	lsl	r8,0x8
8000344e:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->puers = 1 << (pin & 0x1F);
80003452:	30 19       	mov	r9,1
80003454:	f2 0c 09 4c 	lsl	r12,r9,r12
80003458:	f1 4c 00 74 	st.w	r8[116],r12
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	gpio_port->pderc = 1 << (pin & 0x1F);
#endif
}
8000345c:	5e fc       	retal	r12

8000345e <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000345e:	f8 08 16 05 	lsr	r8,r12,0x5
80003462:	a9 68       	lsl	r8,0x8
80003464:	e0 28 f0 00 	sub	r8,61440
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
80003468:	16 99       	mov	r9,r11
8000346a:	e2 19 00 04 	andl	r9,0x4,COH
8000346e:	c0 70       	breq	8000347c <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
80003470:	30 19       	mov	r9,1
80003472:	f2 0c 09 49 	lsl	r9,r9,r12
80003476:	f1 49 00 74 	st.w	r8[116],r9
8000347a:	c0 68       	rjmp	80003486 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
8000347c:	30 19       	mov	r9,1
8000347e:	f2 0c 09 49 	lsl	r9,r9,r12
80003482:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
80003486:	16 99       	mov	r9,r11
80003488:	e2 19 00 80 	andl	r9,0x80,COH
8000348c:	c2 40       	breq	800034d4 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
8000348e:	16 99       	mov	r9,r11
80003490:	e2 19 01 80 	andl	r9,0x180,COH
80003494:	c0 90       	breq	800034a6 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80003496:	30 19       	mov	r9,1
80003498:	f2 0c 09 49 	lsl	r9,r9,r12
8000349c:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800034a0:	f1 49 00 b8 	st.w	r8[184],r9
800034a4:	c1 88       	rjmp	800034d4 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
800034a6:	16 99       	mov	r9,r11
800034a8:	e2 19 02 80 	andl	r9,0x280,COH
800034ac:	c0 90       	breq	800034be <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800034ae:	30 19       	mov	r9,1
800034b0:	f2 0c 09 49 	lsl	r9,r9,r12
800034b4:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800034b8:	f1 49 00 b8 	st.w	r8[184],r9
800034bc:	c0 c8       	rjmp	800034d4 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
800034be:	16 99       	mov	r9,r11
800034c0:	e2 19 03 80 	andl	r9,0x380,COH
800034c4:	c0 80       	breq	800034d4 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800034c6:	30 19       	mov	r9,1
800034c8:	f2 0c 09 49 	lsl	r9,r9,r12
800034cc:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
800034d0:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800034d4:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800034d8:	c1 50       	breq	80003502 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
800034da:	e2 1b 00 02 	andl	r11,0x2,COH
800034de:	c0 70       	breq	800034ec <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
800034e0:	30 19       	mov	r9,1
800034e2:	f2 0c 09 49 	lsl	r9,r9,r12
800034e6:	f1 49 00 54 	st.w	r8[84],r9
800034ea:	c0 68       	rjmp	800034f6 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
800034ec:	30 19       	mov	r9,1
800034ee:	f2 0c 09 49 	lsl	r9,r9,r12
800034f2:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
800034f6:	30 19       	mov	r9,1
800034f8:	f2 0c 09 49 	lsl	r9,r9,r12
800034fc:	f1 49 00 44 	st.w	r8[68],r9
80003500:	c0 68       	rjmp	8000350c <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80003502:	30 19       	mov	r9,1
80003504:	f2 0c 09 49 	lsl	r9,r9,r12
80003508:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000350c:	30 19       	mov	r9,1
8000350e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003512:	91 1c       	st.w	r8[0x4],r12
}
80003514:	5e fc       	retal	r12

80003516 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003516:	f8 08 16 05 	lsr	r8,r12,0x5
8000351a:	a9 68       	lsl	r8,0x8
8000351c:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80003520:	71 88       	ld.w	r8,r8[0x60]
80003522:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80003526:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000352a:	5e fc       	retal	r12

8000352c <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000352c:	f8 08 16 05 	lsr	r8,r12,0x5
80003530:	a9 68       	lsl	r8,0x8
80003532:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003536:	30 19       	mov	r9,1
80003538:	f2 0c 09 4c 	lsl	r12,r9,r12
8000353c:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80003540:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003544:	91 1c       	st.w	r8[0x4],r12
}
80003546:	5e fc       	retal	r12

80003548 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003548:	f8 08 16 05 	lsr	r8,r12,0x5
8000354c:	a9 68       	lsl	r8,0x8
8000354e:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80003552:	30 19       	mov	r9,1
80003554:	f2 0c 09 4c 	lsl	r12,r9,r12
80003558:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000355c:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003560:	91 1c       	st.w	r8[0x4],r12
}
80003562:	5e fc       	retal	r12

80003564 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003564:	f8 08 16 05 	lsr	r8,r12,0x5
80003568:	a9 68       	lsl	r8,0x8
8000356a:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
8000356e:	30 19       	mov	r9,1
80003570:	f2 0c 09 4c 	lsl	r12,r9,r12
80003574:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
80003578:	12 3b       	cp.w	r11,r9
8000357a:	c0 a0       	breq	8000358e <gpio_enable_pin_interrupt+0x2a>
8000357c:	c0 43       	brcs	80003584 <gpio_enable_pin_interrupt+0x20>
8000357e:	58 2b       	cp.w	r11,2
80003580:	c1 11       	brne	800035a2 <gpio_enable_pin_interrupt+0x3e>
80003582:	c0 b8       	rjmp	80003598 <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003584:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003588:	f1 4c 00 b8 	st.w	r8[184],r12
8000358c:	c0 c8       	rjmp	800035a4 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
8000358e:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003592:	f1 4c 00 b8 	st.w	r8[184],r12
80003596:	c0 78       	rjmp	800035a4 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003598:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
8000359c:	f1 4c 00 b4 	st.w	r8[180],r12
800035a0:	c0 28       	rjmp	800035a4 <gpio_enable_pin_interrupt+0x40>
800035a2:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
800035a4:	f1 4c 00 94 	st.w	r8[148],r12
800035a8:	5e fd       	retal	0

800035aa <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800035aa:	f8 08 16 05 	lsr	r8,r12,0x5
800035ae:	a9 68       	lsl	r8,0x8
800035b0:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->ierc = 1 << (pin & 0x1F);
800035b4:	30 19       	mov	r9,1
800035b6:	f2 0c 09 4c 	lsl	r12,r9,r12
800035ba:	f1 4c 00 98 	st.w	r8[152],r12
}
800035be:	5e fc       	retal	r12

800035c0 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800035c0:	f8 08 16 05 	lsr	r8,r12,0x5
800035c4:	a9 68       	lsl	r8,0x8
800035c6:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
800035ca:	30 19       	mov	r9,1
800035cc:	f2 0c 09 4c 	lsl	r12,r9,r12
800035d0:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
800035d4:	5e fc       	retal	r12

800035d6 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800035d6:	c0 08       	rjmp	800035d6 <_unhandled_interrupt>

800035d8 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800035d8:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800035dc:	49 99       	lddpc	r9,80003640 <INTC_register_interrupt+0x68>
800035de:	f2 08 00 39 	add	r9,r9,r8<<0x3
800035e2:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800035e6:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800035e8:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800035ec:	58 0a       	cp.w	r10,0
800035ee:	c0 91       	brne	80003600 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800035f0:	49 59       	lddpc	r9,80003644 <INTC_register_interrupt+0x6c>
800035f2:	49 6a       	lddpc	r10,80003648 <INTC_register_interrupt+0x70>
800035f4:	12 1a       	sub	r10,r9
800035f6:	fe 79 08 00 	mov	r9,-63488
800035fa:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800035fe:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003600:	58 1a       	cp.w	r10,1
80003602:	c0 a1       	brne	80003616 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003604:	49 09       	lddpc	r9,80003644 <INTC_register_interrupt+0x6c>
80003606:	49 2a       	lddpc	r10,8000364c <INTC_register_interrupt+0x74>
80003608:	12 1a       	sub	r10,r9
8000360a:	bf aa       	sbr	r10,0x1e
8000360c:	fe 79 08 00 	mov	r9,-63488
80003610:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003614:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80003616:	58 2a       	cp.w	r10,2
80003618:	c0 a1       	brne	8000362c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000361a:	48 b9       	lddpc	r9,80003644 <INTC_register_interrupt+0x6c>
8000361c:	48 da       	lddpc	r10,80003650 <INTC_register_interrupt+0x78>
8000361e:	12 1a       	sub	r10,r9
80003620:	bf ba       	sbr	r10,0x1f
80003622:	fe 79 08 00 	mov	r9,-63488
80003626:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000362a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
8000362c:	48 69       	lddpc	r9,80003644 <INTC_register_interrupt+0x6c>
8000362e:	48 aa       	lddpc	r10,80003654 <INTC_register_interrupt+0x7c>
80003630:	12 1a       	sub	r10,r9
80003632:	ea 1a c0 00 	orh	r10,0xc000
80003636:	fe 79 08 00 	mov	r9,-63488
8000363a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000363e:	5e fc       	retal	r12
80003640:	80 00       	ld.sh	r0,r0[0x0]
80003642:	d8 8c       	*unknown*
80003644:	80 00       	ld.sh	r0,r0[0x0]
80003646:	d6 00       	acall	0x60
80003648:	80 00       	ld.sh	r0,r0[0x0]
8000364a:	d7 04       	*unknown*
8000364c:	80 00       	ld.sh	r0,r0[0x0]
8000364e:	d7 12       	popm	r0-r3,r11-r12,lr
80003650:	80 00       	ld.sh	r0,r0[0x0]
80003652:	d7 20       	acall	0x72
80003654:	80 00       	ld.sh	r0,r0[0x0]
80003656:	d7 2e       	*unknown*

80003658 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003658:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000365a:	49 18       	lddpc	r8,8000369c <INTC_init_interrupts+0x44>
8000365c:	e3 b8 00 01 	mtsr	0x4,r8
80003660:	49 0e       	lddpc	lr,800036a0 <INTC_init_interrupts+0x48>
80003662:	30 07       	mov	r7,0
80003664:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003666:	49 0c       	lddpc	r12,800036a4 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003668:	49 05       	lddpc	r5,800036a8 <INTC_init_interrupts+0x50>
8000366a:	10 15       	sub	r5,r8
8000366c:	fe 76 08 00 	mov	r6,-63488
80003670:	c1 08       	rjmp	80003690 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003672:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003674:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003676:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003678:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
8000367c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000367e:	10 3a       	cp.w	r10,r8
80003680:	fe 9b ff fc 	brhi	80003678 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003684:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80003688:	2f f7       	sub	r7,-1
8000368a:	2f 8e       	sub	lr,-8
8000368c:	59 47       	cp.w	r7,20
8000368e:	c0 50       	breq	80003698 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003690:	7c 08       	ld.w	r8,lr[0x0]
80003692:	58 08       	cp.w	r8,0
80003694:	ce f1       	brne	80003672 <INTC_init_interrupts+0x1a>
80003696:	cf 7b       	rjmp	80003684 <INTC_init_interrupts+0x2c>
80003698:	d8 22       	popm	r4-r7,pc
8000369a:	00 00       	add	r0,r0
8000369c:	80 00       	ld.sh	r0,r0[0x0]
8000369e:	d6 00       	acall	0x60
800036a0:	80 00       	ld.sh	r0,r0[0x0]
800036a2:	d8 8c       	*unknown*
800036a4:	80 00       	ld.sh	r0,r0[0x0]
800036a6:	35 d6       	mov	r6,93
800036a8:	80 00       	ld.sh	r0,r0[0x0]
800036aa:	d7 04       	*unknown*

800036ac <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800036ac:	fe 78 08 00 	mov	r8,-63488
800036b0:	e0 69 00 83 	mov	r9,131
800036b4:	f2 0c 01 0c 	sub	r12,r9,r12
800036b8:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800036bc:	f2 ca ff c0 	sub	r10,r9,-64
800036c0:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800036c4:	58 08       	cp.w	r8,0
800036c6:	c0 21       	brne	800036ca <_get_interrupt_handler+0x1e>
800036c8:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
800036ca:	f0 08 12 00 	clz	r8,r8
800036ce:	48 5a       	lddpc	r10,800036e0 <_get_interrupt_handler+0x34>
800036d0:	f4 09 00 39 	add	r9,r10,r9<<0x3
800036d4:	f0 08 11 1f 	rsub	r8,r8,31
800036d8:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800036da:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800036de:	5e fc       	retal	r12
800036e0:	80 00       	ld.sh	r0,r0[0x0]
800036e2:	d8 8c       	*unknown*

800036e4 <udd_set_address>:
}


void udd_set_address(uint8_t address)
{
	udd_disable_address();
800036e4:	fe 68 00 00 	mov	r8,-131072
800036e8:	70 09       	ld.w	r9,r8[0x0]
800036ea:	a7 d9       	cbr	r9,0x7
800036ec:	91 09       	st.w	r8[0x0],r9
	udd_configure_address(address);
800036ee:	70 09       	ld.w	r9,r8[0x0]
800036f0:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
800036f4:	e0 19 ff 80 	andl	r9,0xff80
800036f8:	f9 e9 10 09 	or	r9,r12,r9
800036fc:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
800036fe:	70 09       	ld.w	r9,r8[0x0]
80003700:	a7 b9       	sbr	r9,0x7
80003702:	91 09       	st.w	r8[0x0],r9
}
80003704:	5e fc       	retal	r12

80003706 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
80003706:	fe 68 00 00 	mov	r8,-131072
8000370a:	70 0c       	ld.w	r12,r8[0x0]
}
8000370c:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80003710:	5e fc       	retal	r12

80003712 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
80003712:	fe 68 00 20 	mov	r8,-131040
80003716:	70 0c       	ld.w	r12,r8[0x0]
}
80003718:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
8000371c:	5e fc       	retal	r12
8000371e:	d7 03       	nop

80003720 <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
80003720:	48 28       	lddpc	r8,80003728 <udd_set_setup_payload+0x8>
80003722:	91 2c       	st.w	r8[0x8],r12
	udd_g_ctrlreq.payload_size = payload_size;
80003724:	b0 6b       	st.h	r8[0xc],r11
}
80003726:	5e fc       	retal	r12
80003728:	00 00       	add	r0,r0
8000372a:	0b d4       	ld.ub	r4,r5[0x5]

8000372c <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
8000372c:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80003730:	a3 68       	lsl	r8,0x2
80003732:	e0 38 fe 40 	sub	r8,130624
80003736:	70 0c       	ld.w	r12,r8[0x0]
}
80003738:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
8000373c:	5e fc       	retal	r12
8000373e:	d7 03       	nop

80003740 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
80003740:	d4 01       	pushm	lr
	udd_ep_job_t *ptr_job;
	uint8_t index = ep & USB_EP_ADDR_MASK;
80003742:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index) {
80003746:	30 29       	mov	r9,2
80003748:	f2 08 18 00 	cp.b	r8,r9
8000374c:	e0 8b 00 49 	brhi	800037de <udd_ep_set_halt+0x9e>
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
80003750:	f0 09 15 02 	lsl	r9,r8,0x2
80003754:	fe 6e 01 c0 	mov	lr,-130624
80003758:	f2 0e 00 0a 	add	r10,r9,lr
8000375c:	74 0a       	ld.w	r10,r10[0x0]
8000375e:	e6 1a 00 08 	andh	r10,0x8,COH
80003762:	c3 f1       	brne	800037e0 <udd_ep_set_halt+0xa0>

	if (USB_DEVICE_MAX_EP < index) {
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];
80003764:	f0 ca 00 01 	sub	r10,r8,1
80003768:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
8000376c:	49 eb       	lddpc	r11,800037e4 <udd_ep_set_halt+0xa4>
8000376e:	f6 0a 00 2a 	add	r10,r11,r10<<0x2

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
80003772:	74 0b       	ld.w	r11,r10[0x0]
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
80003774:	16 9e       	mov	lr,r11
80003776:	e6 1e 20 00 	andh	lr,0x2000,COH
8000377a:	c3 31       	brne	800037e0 <udd_ep_set_halt+0xa0>
			|| ptr_job->stall_requested) { // Endpoint stall is requested
		return true; // Already STALL
	}

	if (ptr_job->busy == true) {
8000377c:	58 0b       	cp.w	r11,0
8000377e:	c3 05       	brlt	800037de <udd_ep_set_halt+0x9e>
		return false; // Job on going, stall impossible
	}

	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(index))) {
80003780:	30 0b       	mov	r11,0
80003782:	f6 0c 18 00 	cp.b	r12,r11
80003786:	c1 94       	brge	800037b8 <udd_ep_set_halt+0x78>
80003788:	fe 6c 01 30 	mov	r12,-130768
8000378c:	f2 0c 00 0b 	add	r11,r9,r12
80003790:	76 0b       	ld.w	r11,r11[0x0]
80003792:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
80003796:	c1 10       	breq	800037b8 <udd_ep_set_halt+0x78>
			// Delay the stall after the end of IN transfer on USB line
			ptr_job->stall_requested = true;
80003798:	74 0b       	ld.w	r11,r10[0x0]
8000379a:	30 1c       	mov	r12,1
8000379c:	f7 dc d3 a1 	bfins	r11,r12,0x1d,0x1
800037a0:	95 0b       	st.w	r10[0x0],r11
			udd_enable_bank_interrupt(index);
800037a2:	e0 39 fe 10 	sub	r9,130576
800037a6:	e0 6a 10 00 	mov	r10,4096
800037aa:	93 0a       	st.w	r9[0x0],r10
			udd_enable_endpoint_interrupt(index);
800037ac:	f4 08 09 48 	lsl	r8,r10,r8
800037b0:	fe 69 00 00 	mov	r9,-131072
800037b4:	93 68       	st.w	r9[0x18],r8
			return true;
800037b6:	d8 02       	popm	pc
	}
	
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(index);
800037b8:	fe 6a 01 00 	mov	r10,-130816
800037bc:	f2 0a 00 08 	add	r8,r9,r10
800037c0:	70 0a       	ld.w	r10,r8[0x0]
800037c2:	a9 da       	cbr	r10,0x9
800037c4:	91 0a       	st.w	r8[0x0],r10
	udd_ack_stall(index);
800037c6:	fe 6e 01 60 	mov	lr,-130720
800037ca:	f2 0e 00 08 	add	r8,r9,lr
800037ce:	34 0a       	mov	r10,64
800037d0:	91 0a       	st.w	r8[0x0],r10
	udd_enable_stall_handshake(index);
800037d2:	e0 39 fe 10 	sub	r9,130576
800037d6:	e8 68 00 00 	mov	r8,524288
800037da:	93 08       	st.w	r9[0x0],r8
800037dc:	da 0a       	popm	pc,r12=1
	return true;
800037de:	d8 0a       	popm	pc,r12=0
800037e0:	da 0a       	popm	pc,r12=1
800037e2:	00 00       	add	r0,r0
800037e4:	00 00       	add	r0,r0
800037e6:	0a 48       	or	r8,r5

800037e8 <udd_ep_clear_halt>:
}


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
800037e8:	d4 01       	pushm	lr
	bool b_stall_cleared = false;
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
800037ea:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
800037ee:	30 28       	mov	r8,2
800037f0:	f0 0c 18 00 	cp.b	r12,r8
800037f4:	e0 88 00 03 	brls	800037fa <udd_ep_clear_halt+0x12>
800037f8:	d8 0a       	popm	pc,r12=0
		return false;
	ptr_job = &udd_ep_job[ep - 1];
800037fa:	18 99       	mov	r9,r12
800037fc:	f8 c8 00 01 	sub	r8,r12,1
80003800:	f0 08 00 28 	add	r8,r8,r8<<0x2
80003804:	4a aa       	lddpc	r10,800038ac <udd_ep_clear_halt+0xc4>
80003806:	f4 08 00 28 	add	r8,r10,r8<<0x2

	if (ptr_job->stall_requested) {
8000380a:	70 0a       	ld.w	r10,r8[0x0]
8000380c:	e6 1a 20 00 	andh	r10,0x2000,COH
80003810:	c0 31       	brne	80003816 <udd_ep_clear_halt+0x2e>
80003812:	30 0b       	mov	r11,0
80003814:	c1 38       	rjmp	8000383a <udd_ep_clear_halt+0x52>
		// Endpoint stall has been requested but not done
		// Remove stall request
		ptr_job->stall_requested = false;
80003816:	70 0a       	ld.w	r10,r8[0x0]
80003818:	30 0b       	mov	r11,0
8000381a:	f5 db d3 a1 	bfins	r10,r11,0x1d,0x1
8000381e:	91 0a       	st.w	r8[0x0],r10
		udd_disable_bank_interrupt(ep);
80003820:	f8 0b 15 02 	lsl	r11,r12,0x2
80003824:	e0 3b fd e0 	sub	r11,130528
80003828:	e0 6a 10 00 	mov	r10,4096
8000382c:	97 0a       	st.w	r11[0x0],r10
		udd_disable_endpoint_interrupt(ep);
8000382e:	f4 0c 09 4c 	lsl	r12,r10,r12
80003832:	fe 6b 00 00 	mov	r11,-131072
80003836:	97 5c       	st.w	r11[0x14],r12
80003838:	30 1b       	mov	r11,1
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep)) { 
8000383a:	a3 69       	lsl	r9,0x2
8000383c:	fe 6c 01 c0 	mov	r12,-130624
80003840:	f2 0c 00 0a 	add	r10,r9,r12
80003844:	74 0a       	ld.w	r10,r10[0x0]
80003846:	e6 1a 00 08 	andh	r10,0x8,COH
8000384a:	c2 30       	breq	80003890 <udd_ep_clear_halt+0xa8>
		if (Is_udd_stall(ep)) {
8000384c:	fe 6b 01 30 	mov	r11,-130768
80003850:	f2 0b 00 0a 	add	r10,r9,r11
80003854:	74 0a       	ld.w	r10,r10[0x0]
80003856:	e2 1a 00 40 	andl	r10,0x40,COH
8000385a:	c0 e0       	breq	80003876 <udd_ep_clear_halt+0x8e>
			udd_ack_stall(ep);
8000385c:	fe 6c 01 60 	mov	r12,-130720
80003860:	f2 0c 00 0a 	add	r10,r9,r12
80003864:	34 0b       	mov	r11,64
80003866:	95 0b       	st.w	r10[0x0],r11
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep);
80003868:	fe 6b 01 f0 	mov	r11,-130576
8000386c:	f2 0b 00 0a 	add	r10,r9,r11
80003870:	e4 6b 00 00 	mov	r11,262144
80003874:	95 0b       	st.w	r10[0x0],r11
		}
		// Disable stall
		udd_disable_stall_handshake(ep);
80003876:	fe 6c 02 20 	mov	r12,-130528
8000387a:	f2 0c 00 0a 	add	r10,r9,r12
8000387e:	e8 6b 00 00 	mov	r11,524288
80003882:	95 0b       	st.w	r10[0x0],r11
		udd_enable_endpoint_bank_autoswitch(ep);
80003884:	e0 39 ff 00 	sub	r9,130816
80003888:	72 0a       	ld.w	r10,r9[0x0]
8000388a:	a9 ba       	sbr	r10,0x9
8000388c:	93 0a       	st.w	r9[0x0],r10
8000388e:	c0 38       	rjmp	80003894 <udd_ep_clear_halt+0xac>
		b_stall_cleared = true;
	}
	if (b_stall_cleared) {
80003890:	58 0b       	cp.w	r11,0
80003892:	c0 b0       	breq	800038a8 <udd_ep_clear_halt+0xc0>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
80003894:	70 09       	ld.w	r9,r8[0x0]
80003896:	58 09       	cp.w	r9,0
80003898:	c0 84       	brge	800038a8 <udd_ep_clear_halt+0xc0>
			ptr_job->busy = false;
8000389a:	30 0a       	mov	r10,0
8000389c:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
800038a0:	91 09       	st.w	r8[0x0],r9
			ptr_job->call_nohalt();
800038a2:	70 48       	ld.w	r8,r8[0x10]
800038a4:	5d 18       	icall	r8
800038a6:	da 0a       	popm	pc,r12=1
800038a8:	da 0a       	popm	pc,r12=1
800038aa:	00 00       	add	r0,r0
800038ac:	00 00       	add	r0,r0
800038ae:	0a 48       	or	r8,r5

800038b0 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
800038b0:	30 59       	mov	r9,5
800038b2:	48 58       	lddpc	r8,800038c4 <udd_ctrl_stall_data+0x14>
800038b4:	91 09       	st.w	r8[0x0],r9
	udd_enable_stall_handshake(0);
800038b6:	e8 69 00 00 	mov	r9,524288
800038ba:	fe 68 01 f0 	mov	r8,-130576
800038be:	91 09       	st.w	r8[0x0],r9
}
800038c0:	5e fc       	retal	r12
800038c2:	00 00       	add	r0,r0
800038c4:	00 00       	add	r0,r0
800038c6:	0a 74       	tst	r4,r5

800038c8 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
800038c8:	d4 01       	pushm	lr
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
800038ca:	48 48       	lddpc	r8,800038d8 <udd_ctrl_endofrequest+0x10>
800038cc:	70 48       	ld.w	r8,r8[0x10]
800038ce:	58 08       	cp.w	r8,0
800038d0:	c0 20       	breq	800038d4 <udd_ctrl_endofrequest+0xc>
		udd_g_ctrlreq.callback();
800038d2:	5d 18       	icall	r8
800038d4:	d8 02       	popm	pc
800038d6:	00 00       	add	r0,r0
800038d8:	00 00       	add	r0,r0
800038da:	0b d4       	ld.ub	r4,r5[0x5]

800038dc <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
800038dc:	d4 01       	pushm	lr
800038de:	16 99       	mov	r9,r11
	if (ptr_job->busy == false) {
800038e0:	78 08       	ld.w	r8,r12[0x0]
800038e2:	58 08       	cp.w	r8,0
800038e4:	c1 84       	brge	80003914 <udd_ep_finish_job+0x38>
		return; // No on-going job
	}
	ptr_job->busy = false;
800038e6:	30 0b       	mov	r11,0
800038e8:	f1 db d3 e1 	bfins	r8,r11,0x1f,0x1
800038ec:	99 08       	st.w	r12[0x0],r8
	if (NULL == ptr_job->call_trans) {
800038ee:	78 48       	ld.w	r8,r12[0x10]
800038f0:	58 08       	cp.w	r8,0
800038f2:	c1 10       	breq	80003914 <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
800038f4:	f4 0b 15 02 	lsl	r11,r10,0x2
800038f8:	e0 3b ff 00 	sub	r11,130816
800038fc:	76 0b       	ld.w	r11,r11[0x0]
800038fe:	e2 1b 01 00 	andl	r11,0x100,COH
80003902:	c0 60       	breq	8000390e <udd_ep_finish_job+0x32>
		ep_num |= USB_EP_DIR_IN;
80003904:	ea 1a ff ff 	orh	r10,0xffff
80003908:	e8 1a ff 80 	orl	r10,0xff80
8000390c:	5c 5a       	castu.b	r10
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
8000390e:	78 2b       	ld.w	r11,r12[0x8]
80003910:	12 9c       	mov	r12,r9
80003912:	5d 18       	icall	r8
80003914:	d8 02       	popm	pc
80003916:	d7 03       	nop

80003918 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
80003918:	d4 01       	pushm	lr
	ep &= USB_EP_ADDR_MASK;
8000391a:	f5 dc c0 04 	bfextu	r10,r12,0x0,0x4

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
8000391e:	f4 cc 00 01 	sub	r12,r10,1
80003922:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80003926:	30 1b       	mov	r11,1
80003928:	48 38       	lddpc	r8,80003934 <udd_ep_abort_job+0x1c>
8000392a:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
8000392e:	f0 1f 00 03 	mcall	80003938 <udd_ep_abort_job+0x20>
}
80003932:	d8 02       	popm	pc
80003934:	00 00       	add	r0,r0
80003936:	0a 48       	or	r8,r5
80003938:	80 00       	ld.sh	r0,r0[0x0]
8000393a:	38 dc       	mov	r12,-115

8000393c <udd_ep_abort>:
	return true;
}


void udd_ep_abort(udd_ep_id_t ep)
{
8000393c:	d4 01       	pushm	lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
8000393e:	f3 dc c0 04 	bfextu	r9,r12,0x0,0x4

	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
80003942:	f2 c8 00 01 	sub	r8,r9,1
80003946:	fc 1a 02 00 	movh	r10,0x200
8000394a:	f4 08 09 4a 	lsl	r10,r10,r8
8000394e:	fe 68 00 00 	mov	r8,-131072
80003952:	91 5a       	st.w	r8[0x14],r10
	udd_endpoint_dma_set_control(index, 0);
80003954:	f2 0a 15 04 	lsl	r10,r9,0x4
80003958:	e0 3a fd 00 	sub	r10,130304
8000395c:	30 0b       	mov	r11,0
8000395e:	95 2b       	st.w	r10[0x8],r11
	// Kill banks
	udd_disable_endpoint_interrupt(index);
80003960:	e0 6a 10 00 	mov	r10,4096
80003964:	f4 09 09 4a 	lsl	r10,r10,r9
80003968:	91 5a       	st.w	r8[0x14],r10
	while (udd_nb_busy_bank(index)) {
8000396a:	a3 69       	lsl	r9,0x2
8000396c:	fe 68 01 30 	mov	r8,-130768
80003970:	f2 08 00 0a 	add	r10,r9,r8
		udd_kill_last_in_bank(index);
80003974:	fe 68 01 f0 	mov	r8,-130576
80003978:	f2 08 00 0e 	add	lr,r9,r8
8000397c:	e0 6b 20 00 	mov	r11,8192
		while(Is_udd_killing_last_in_bank(index));
80003980:	e0 39 fe 40 	sub	r9,130624
	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
	udd_endpoint_dma_set_control(index, 0);
	// Kill banks
	udd_disable_endpoint_interrupt(index);
	while (udd_nb_busy_bank(index)) {
80003984:	c0 68       	rjmp	80003990 <udd_ep_abort+0x54>
		udd_kill_last_in_bank(index);
80003986:	9d 0b       	st.w	lr[0x0],r11
		while(Is_udd_killing_last_in_bank(index));
80003988:	72 08       	ld.w	r8,r9[0x0]
8000398a:	e2 18 20 00 	andl	r8,0x2000,COH
8000398e:	cf d1       	brne	80003988 <udd_ep_abort+0x4c>
	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
	udd_endpoint_dma_set_control(index, 0);
	// Kill banks
	udd_disable_endpoint_interrupt(index);
	while (udd_nb_busy_bank(index)) {
80003990:	74 08       	ld.w	r8,r10[0x0]
80003992:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80003996:	cf 81       	brne	80003986 <udd_ep_abort+0x4a>
		udd_kill_last_in_bank(index);
		while(Is_udd_killing_last_in_bank(index));
	}
	udd_ep_abort_job(ep);
80003998:	f0 1f 00 02 	mcall	800039a0 <udd_ep_abort+0x64>
}
8000399c:	d8 02       	popm	pc
8000399e:	00 00       	add	r0,r0
800039a0:	80 00       	ld.sh	r0,r0[0x0]
800039a2:	39 18       	mov	r8,-111

800039a4 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
800039a4:	eb cd 40 80 	pushm	r7,lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
800039a8:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index) {
800039ac:	30 28       	mov	r8,2
800039ae:	f0 07 18 00 	cp.b	r7,r8
800039b2:	e0 8b 00 1f 	brhi	800039f0 <udd_ep_free+0x4c>
		return;
	}
	udd_disable_endpoint(index);
800039b6:	fe 68 00 00 	mov	r8,-131072
800039ba:	70 7a       	ld.w	r10,r8[0x1c]
800039bc:	30 19       	mov	r9,1
800039be:	f2 07 09 49 	lsl	r9,r9,r7
800039c2:	5c d9       	com	r9
800039c4:	14 69       	and	r9,r10
800039c6:	91 79       	st.w	r8[0x1c],r9
	udd_unallocate_memory(index);
800039c8:	ee 08 15 02 	lsl	r8,r7,0x2
800039cc:	e0 38 ff 00 	sub	r8,130816
800039d0:	70 09       	ld.w	r9,r8[0x0]
800039d2:	a1 d9       	cbr	r9,0x1
800039d4:	91 09       	st.w	r8[0x0],r9
	udd_ep_abort_job(ep);
800039d6:	f0 1f 00 08 	mcall	800039f4 <udd_ep_free+0x50>
	udd_ep_job[index - 1].stall_requested = false;
800039da:	20 17       	sub	r7,1
800039dc:	ee 07 00 27 	add	r7,r7,r7<<0x2
800039e0:	48 68       	lddpc	r8,800039f8 <udd_ep_free+0x54>
800039e2:	f0 07 00 27 	add	r7,r8,r7<<0x2
800039e6:	6e 08       	ld.w	r8,r7[0x0]
800039e8:	30 09       	mov	r9,0
800039ea:	f1 d9 d3 a1 	bfins	r8,r9,0x1d,0x1
800039ee:	8f 08       	st.w	r7[0x0],r8
800039f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800039f4:	80 00       	ld.sh	r0,r0[0x0]
800039f6:	39 18       	mov	r8,-111
800039f8:	00 00       	add	r0,r0
800039fa:	0a 48       	or	r8,r5

800039fc <udd_ep_trans_done>:
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

static void udd_ep_trans_done(udd_ep_id_t ep)
{
800039fc:	eb cd 40 c0 	pushm	r6-r7,lr
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
80003a00:	18 99       	mov	r9,r12
80003a02:	f8 c8 00 01 	sub	r8,r12,1
80003a06:	f0 08 00 28 	add	r8,r8,r8<<0x2
80003a0a:	4d 1a       	lddpc	r10,80003b4c <udd_ep_trans_done+0x150>
80003a0c:	f4 08 00 28 	add	r8,r10,r8<<0x2

	if (!ptr_job->busy) {
80003a10:	70 0a       	ld.w	r10,r8[0x0]
80003a12:	58 0a       	cp.w	r10,0
80003a14:	e0 84 00 99 	brge	80003b46 <udd_ep_trans_done+0x14a>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
80003a18:	70 3a       	ld.w	r10,r8[0xc]
80003a1a:	70 2b       	ld.w	r11,r8[0x8]
80003a1c:	16 3a       	cp.w	r10,r11
80003a1e:	c6 10       	breq	80003ae0 <udd_ep_trans_done+0xe4>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
80003a20:	f6 0a 01 0a 	sub	r10,r11,r10

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
80003a24:	e0 5a 00 00 	cp.w	r10,65536
80003a28:	e0 88 00 06 	brls	80003a34 <udd_ep_trans_done+0x38>
80003a2c:	e0 7a 00 00 	mov	r10,65536
80003a30:	30 0e       	mov	lr,0
80003a32:	c0 38       	rjmp	80003a38 <udd_ep_trans_done+0x3c>
			// Set 0 to transfer the maximum
			udd_dma_ctrl = (0 <<
					AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		} else {
			udd_dma_ctrl = (next_trans <<
80003a34:	f4 0e 15 10 	lsl	lr,r10,0x10
					AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		}
		if (Is_udd_endpoint_in(ep)) {
80003a38:	f2 0b 15 02 	lsl	r11,r9,0x2
80003a3c:	e0 3b ff 00 	sub	r11,130816
80003a40:	76 07       	ld.w	r7,r11[0x0]
80003a42:	e2 17 01 00 	andl	r7,0x100,COH
80003a46:	c1 20       	breq	80003a6a <udd_ep_trans_done+0x6e>
			if (0 != next_trans % udd_get_endpoint_size(ep)) {
80003a48:	76 0b       	ld.w	r11,r11[0x0]
80003a4a:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80003a4e:	30 87       	mov	r7,8
80003a50:	ee 0b 09 4b 	lsl	r11,r7,r11
80003a54:	20 1b       	sub	r11,1
80003a56:	f5 eb 00 0b 	and	r11,r10,r11
80003a5a:	c1 80       	breq	80003a8a <udd_ep_trans_done+0x8e>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_DMAEND_EN_MASK;
80003a5c:	0e 4e       	or	lr,r7
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
80003a5e:	70 0b       	ld.w	r11,r8[0x0]
80003a60:	30 07       	mov	r7,0
80003a62:	f7 d7 d3 c1 	bfins	r11,r7,0x1e,0x1
80003a66:	91 0b       	st.w	r8[0x0],r11
80003a68:	c1 18       	rjmp	80003a8a <udd_ep_trans_done+0x8e>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
80003a6a:	76 07       	ld.w	r7,r11[0x0]
80003a6c:	ef d7 c1 62 	bfextu	r7,r7,0xb,0x2
80003a70:	58 17       	cp.w	r7,1
80003a72:	c0 a1       	brne	80003a86 <udd_ep_trans_done+0x8a>
					|| (next_trans <= udd_get_endpoint_size(ep))) {
80003a74:	76 0b       	ld.w	r11,r11[0x0]
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
80003a76:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80003a7a:	30 87       	mov	r7,8
80003a7c:	ee 0b 09 4b 	lsl	r11,r7,r11
80003a80:	16 3a       	cp.w	r10,r11
80003a82:	e0 8b 00 04 	brhi	80003a8a <udd_ep_trans_done+0x8e>
					|| (next_trans <= udd_get_endpoint_size(ep))) {

				// Enable short packet reception
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOT_IRQ_EN_MASK
80003a86:	e8 1e 00 14 	orl	lr,0x14
						| AVR32_USBB_UDDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (U32) &ptr_job->buf[ptr_job->nb_trans]);
80003a8a:	f2 0b 15 04 	lsl	r11,r9,0x4
80003a8e:	e0 3b fd 00 	sub	r11,130304
80003a92:	70 16       	ld.w	r6,r8[0x4]
80003a94:	70 37       	ld.w	r7,r8[0xc]
80003a96:	ec 07 00 07 	add	r7,r6,r7
80003a9a:	97 17       	st.w	r11[0x4],r7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003a9c:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003aa0:	d3 03       	ssrf	0x10
				AVR32_USBB_UDDMA1_CONTROL_CH_EN_MASK;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if ( !(udd_endpoint_dma_get_status(ep)
80003aa2:	76 37       	ld.w	r7,r11[0xc]
80003aa4:	e2 17 00 10 	andl	r7,0x10,COH
80003aa8:	c1 61       	brne	80003ad4 <udd_ep_trans_done+0xd8>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (U32) &ptr_job->buf[ptr_job->nb_trans]);
		udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80003aaa:	e8 1e 00 21 	orl	lr,0x21
		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if ( !(udd_endpoint_dma_get_status(ep)
				& AVR32_USBB_UDDMA1_STATUS_EOT_STA_MASK)) {
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
80003aae:	97 2e       	st.w	r11[0x8],lr
			ptr_job->nb_trans += next_trans;
80003ab0:	70 39       	ld.w	r9,r8[0xc]
80003ab2:	f2 0a 00 0a 	add	r10,r9,r10
80003ab6:	91 3a       	st.w	r8[0xc],r10
			udd_enable_endpoint_dma_interrupt(ep);
80003ab8:	20 1c       	sub	r12,1
80003aba:	fc 18 02 00 	movh	r8,0x200
80003abe:	f0 0c 09 4c 	lsl	r12,r8,r12
80003ac2:	fe 68 00 00 	mov	r8,-131072
80003ac6:	91 6c       	st.w	r8[0x18],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ac8:	e6 16 00 01 	andh	r6,0x1,COH
80003acc:	c0 21       	brne	80003ad0 <udd_ep_trans_done+0xd4>
      cpu_irq_enable();
80003ace:	d5 03       	csrf	0x10
			cpu_irq_restore(flags);
			return;
80003ad0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ad4:	e6 16 00 01 	andh	r6,0x1,COH
80003ad8:	c0 21       	brne	80003adc <udd_ep_trans_done+0xe0>
      cpu_irq_enable();
80003ada:	d5 03       	csrf	0x10
		cpu_irq_restore(flags);

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->nb_trans;
80003adc:	70 3a       	ld.w	r10,r8[0xc]
80003ade:	91 2a       	st.w	r8[0x8],r10
	}
	if (Is_udd_endpoint_in(ep)) {
80003ae0:	a3 69       	lsl	r9,0x2
80003ae2:	fe 6b 01 00 	mov	r11,-130816
80003ae6:	f2 0b 00 0a 	add	r10,r9,r11
80003aea:	74 0a       	ld.w	r10,r10[0x0]
80003aec:	e2 1a 01 00 	andl	r10,0x100,COH
80003af0:	c2 60       	breq	80003b3c <udd_ep_trans_done+0x140>
		if (ptr_job->b_shortpacket) {
80003af2:	70 0a       	ld.w	r10,r8[0x0]
80003af4:	e6 1a 40 00 	andh	r10,0x4000,COH
80003af8:	c2 20       	breq	80003b3c <udd_ep_trans_done+0x140>
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_ack_in_send(ep);
80003afa:	fe 6a 01 60 	mov	r10,-130720
80003afe:	f2 0a 00 08 	add	r8,r9,r10
80003b02:	30 1a       	mov	r10,1
80003b04:	91 0a       	st.w	r8[0x0],r10
			if (Is_udd_write_enabled(ep)) {
80003b06:	fe 6b 01 30 	mov	r11,-130768
80003b0a:	f2 0b 00 08 	add	r8,r9,r11
80003b0e:	70 08       	ld.w	r8,r8[0x0]
80003b10:	e6 18 00 01 	andh	r8,0x1,COH
80003b14:	c0 70       	breq	80003b22 <udd_ep_trans_done+0x126>
				// Force interrupt in case of ep already free
				udd_raise_in_send(ep);
80003b16:	fe 6a 01 90 	mov	r10,-130672
80003b1a:	f2 0a 00 08 	add	r8,r9,r10
80003b1e:	30 1a       	mov	r10,1
80003b20:	91 0a       	st.w	r8[0x0],r10
			}
			udd_enable_in_send_interrupt(ep);
80003b22:	e0 39 fe 10 	sub	r9,130576
80003b26:	30 18       	mov	r8,1
80003b28:	93 08       	st.w	r9[0x0],r8
			udd_enable_endpoint_interrupt(ep);
80003b2a:	e0 68 10 00 	mov	r8,4096
80003b2e:	f0 0c 09 4c 	lsl	r12,r8,r12
80003b32:	fe 68 00 00 	mov	r8,-131072
80003b36:	91 6c       	st.w	r8[0x18],r12
			return;
80003b38:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
80003b3c:	18 9a       	mov	r10,r12
80003b3e:	30 0b       	mov	r11,0
80003b40:	10 9c       	mov	r12,r8
80003b42:	f0 1f 00 04 	mcall	80003b50 <udd_ep_trans_done+0x154>
80003b46:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003b4a:	00 00       	add	r0,r0
80003b4c:	00 00       	add	r0,r0
80003b4e:	0a 48       	or	r8,r5
80003b50:	80 00       	ld.sh	r0,r0[0x0]
80003b52:	38 dc       	mov	r12,-115

80003b54 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
80003b54:	eb cd 40 e0 	pushm	r5-r7,lr
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
80003b58:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep) {
80003b5c:	30 2e       	mov	lr,2
80003b5e:	fc 0c 18 00 	cp.b	r12,lr
80003b62:	e0 8b 00 40 	brhi	80003be2 <udd_ep_run+0x8e>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80003b66:	fe 6e 00 00 	mov	lr,-131072
80003b6a:	7c 77       	ld.w	r7,lr[0x1c]
80003b6c:	18 96       	mov	r6,r12
80003b6e:	30 1e       	mov	lr,1
80003b70:	fc 0c 09 4e 	lsl	lr,lr,r12
80003b74:	0e 6e       	and	lr,r7
80003b76:	c3 60       	breq	80003be2 <udd_ep_run+0x8e>
			|| Is_udd_endpoint_stall_requested(ep)
80003b78:	f8 0e 15 02 	lsl	lr,r12,0x2
80003b7c:	e0 3e fe 40 	sub	lr,130624
80003b80:	7c 0e       	ld.w	lr,lr[0x0]
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80003b82:	e6 1e 00 08 	andh	lr,0x8,COH
80003b86:	c2 e1       	brne	80003be2 <udd_ep_run+0x8e>
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
80003b88:	20 1c       	sub	r12,1
80003b8a:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80003b8e:	49 77       	lddpc	r7,80003be8 <udd_ep_run+0x94>
80003b90:	ee 0c 00 2e 	add	lr,r7,r12<<0x2

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
80003b94:	7c 0c       	ld.w	r12,lr[0x0]
80003b96:	e6 1c 20 00 	andh	r12,0x2000,COH
80003b9a:	c2 41       	brne	80003be2 <udd_ep_run+0x8e>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003b9c:	e1 bc 00 00 	mfsr	r12,0x0
	cpu_irq_disable();
80003ba0:	d3 03       	ssrf	0x10
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
80003ba2:	7c 07       	ld.w	r7,lr[0x0]
80003ba4:	58 07       	cp.w	r7,0
80003ba6:	c0 74       	brge	80003bb4 <udd_ep_run+0x60>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ba8:	e6 1c 00 01 	andh	r12,0x1,COH
80003bac:	c0 21       	brne	80003bb0 <udd_ep_run+0x5c>
      cpu_irq_enable();
80003bae:	d5 03       	csrf	0x10
   }

	barrier();
80003bb0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false; // Job already on going
	}
	ptr_job->busy = true;
80003bb4:	7c 07       	ld.w	r7,lr[0x0]
80003bb6:	30 15       	mov	r5,1
80003bb8:	ef d5 d3 e1 	bfins	r7,r5,0x1f,0x1
80003bbc:	9d 07       	st.w	lr[0x0],r7
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003bbe:	e6 1c 00 01 	andh	r12,0x1,COH
80003bc2:	c0 21       	brne	80003bc6 <udd_ep_run+0x72>
      cpu_irq_enable();
80003bc4:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	//
	ptr_job->buf = buf;
80003bc6:	9d 1a       	st.w	lr[0x4],r10
	ptr_job->buf_size = buf_size;
80003bc8:	9d 29       	st.w	lr[0x8],r9
	ptr_job->nb_trans = 0;
80003bca:	30 09       	mov	r9,0
80003bcc:	9d 39       	st.w	lr[0xc],r9
	ptr_job->call_trans = callback;
80003bce:	9d 48       	st.w	lr[0x10],r8
	ptr_job->b_shortpacket = b_shortpacket;
80003bd0:	7c 08       	ld.w	r8,lr[0x0]
80003bd2:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
80003bd6:	9d 08       	st.w	lr[0x0],r8


	// Request first transfer
	udd_ep_trans_done(ep);
80003bd8:	0c 9c       	mov	r12,r6
80003bda:	f0 1f 00 05 	mcall	80003bec <udd_ep_run+0x98>
80003bde:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
80003be2:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003be6:	00 00       	add	r0,r0
80003be8:	00 00       	add	r0,r0
80003bea:	0a 48       	or	r8,r5
80003bec:	80 00       	ld.sh	r0,r0[0x0]
80003bee:	39 fc       	mov	r12,-97

80003bf0 <udd_sleep_mode>:
 *
 * \param b_enable   true to authorize powerdown mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
80003bf0:	58 0c       	cp.w	r12,0
80003bf2:	c1 b1       	brne	80003c28 <udd_sleep_mode+0x38>
80003bf4:	49 b8       	lddpc	r8,80003c60 <udd_sleep_mode+0x70>
80003bf6:	11 89       	ld.ub	r9,r8[0x0]
80003bf8:	30 08       	mov	r8,0
80003bfa:	f0 09 18 00 	cp.b	r9,r8
80003bfe:	c2 e0       	breq	80003c5a <udd_sleep_mode+0x6a>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
80003c00:	49 98       	lddpc	r8,80003c64 <udd_sleep_mode+0x74>
80003c02:	11 99       	ld.ub	r9,r8[0x1]
80003c04:	30 08       	mov	r8,0
80003c06:	f0 09 18 00 	cp.b	r9,r8
80003c0a:	c0 21       	brne	80003c0e <udd_sleep_mode+0x1e>
80003c0c:	c0 08       	rjmp	80003c0c <udd_sleep_mode+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c0e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003c12:	d3 03       	ssrf	0x10
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
80003c14:	49 48       	lddpc	r8,80003c64 <udd_sleep_mode+0x74>
80003c16:	11 9a       	ld.ub	r10,r8[0x1]
80003c18:	20 1a       	sub	r10,1
80003c1a:	b0 9a       	st.b	r8[0x1],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c1c:	12 98       	mov	r8,r9
80003c1e:	e6 18 00 01 	andh	r8,0x1,COH
80003c22:	c0 21       	brne	80003c26 <udd_sleep_mode+0x36>
      cpu_irq_enable();
80003c24:	d5 03       	csrf	0x10
   }

	barrier();
80003c26:	c1 a8       	rjmp	80003c5a <udd_sleep_mode+0x6a>
		sleepmgr_unlock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
80003c28:	48 e8       	lddpc	r8,80003c60 <udd_sleep_mode+0x70>
80003c2a:	11 89       	ld.ub	r9,r8[0x0]
80003c2c:	30 08       	mov	r8,0
80003c2e:	f0 09 18 00 	cp.b	r9,r8
80003c32:	c1 41       	brne	80003c5a <udd_sleep_mode+0x6a>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003c34:	48 c8       	lddpc	r8,80003c64 <udd_sleep_mode+0x74>
80003c36:	11 99       	ld.ub	r9,r8[0x1]
80003c38:	3f f8       	mov	r8,-1
80003c3a:	f0 09 18 00 	cp.b	r9,r8
80003c3e:	c0 21       	brne	80003c42 <udd_sleep_mode+0x52>
80003c40:	c0 08       	rjmp	80003c40 <udd_sleep_mode+0x50>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c42:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003c46:	d3 03       	ssrf	0x10
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80003c48:	48 78       	lddpc	r8,80003c64 <udd_sleep_mode+0x74>
80003c4a:	11 9a       	ld.ub	r10,r8[0x1]
80003c4c:	2f fa       	sub	r10,-1
80003c4e:	b0 9a       	st.b	r8[0x1],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c50:	12 98       	mov	r8,r9
80003c52:	e6 18 00 01 	andh	r8,0x1,COH
80003c56:	c0 21       	brne	80003c5a <udd_sleep_mode+0x6a>
      cpu_irq_enable();
80003c58:	d5 03       	csrf	0x10
		sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
80003c5a:	48 28       	lddpc	r8,80003c60 <udd_sleep_mode+0x70>
80003c5c:	b0 8c       	st.b	r8[0x0],r12
}
80003c5e:	5e fc       	retal	r12
80003c60:	00 00       	add	r0,r0
80003c62:	0a 70       	tst	r0,r5
80003c64:	00 00       	add	r0,r0
80003c66:	0c 00       	add	r0,r6

80003c68 <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
80003c68:	d4 01       	pushm	lr
	otg_unfreeze_clock();
80003c6a:	fe 68 08 00 	mov	r8,-129024
80003c6e:	70 09       	ld.w	r9,r8[0x0]
80003c70:	af c9       	cbr	r9,0xe
80003c72:	91 09       	st.w	r8[0x0],r9

	// Detach device from the bus
	udd_detach_device();
80003c74:	fe 69 00 00 	mov	r9,-131072
80003c78:	72 0a       	ld.w	r10,r9[0x0]
80003c7a:	a9 aa       	sbr	r10,0x8
80003c7c:	93 0a       	st.w	r9[0x0],r10
	otg_freeze_clock();
80003c7e:	70 09       	ld.w	r9,r8[0x0]
80003c80:	af a9       	sbr	r9,0xe
80003c82:	91 09       	st.w	r8[0x0],r9
	udd_sleep_mode(false);
80003c84:	30 0c       	mov	r12,0
80003c86:	f0 1f 00 02 	mcall	80003c8c <udd_detach+0x24>
}
80003c8a:	d8 02       	popm	pc
80003c8c:	80 00       	ld.sh	r0,r0[0x0]
80003c8e:	3b f0       	mov	r0,-65

80003c90 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
80003c90:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c94:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80003c98:	d3 03       	ssrf	0x10
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
80003c9a:	30 1c       	mov	r12,1
80003c9c:	f0 1f 00 19 	mcall	80003d00 <udd_attach+0x70>
	otg_unfreeze_clock();
80003ca0:	fe 68 08 00 	mov	r8,-129024
80003ca4:	70 09       	ld.w	r9,r8[0x0]
80003ca6:	af c9       	cbr	r9,0xe
80003ca8:	91 09       	st.w	r8[0x0],r9
	while( !Is_otg_clock_usable() );
80003caa:	fe 68 08 04 	mov	r8,-129020
80003cae:	70 09       	ld.w	r9,r8[0x0]
80003cb0:	e2 19 40 00 	andl	r9,0x4000,COH
80003cb4:	cf d0       	breq	80003cae <udd_attach+0x1e>

	// Authorize attach if Vbus is present
	udd_attach_device();
80003cb6:	fe 68 00 00 	mov	r8,-131072
80003cba:	70 09       	ld.w	r9,r8[0x0]
80003cbc:	a9 c9       	cbr	r9,0x8
80003cbe:	91 09       	st.w	r8[0x0],r9

	// Enable USB line events
	udd_enable_reset_interrupt();
80003cc0:	fe 68 00 18 	mov	r8,-131048
80003cc4:	30 8c       	mov	r12,8
80003cc6:	91 0c       	st.w	r8[0x0],r12
	udd_enable_suspend_interrupt();
80003cc8:	30 1a       	mov	r10,1
80003cca:	91 0a       	st.w	r8[0x0],r10
	udd_enable_wake_up_interrupt();
80003ccc:	31 09       	mov	r9,16
80003cce:	91 09       	st.w	r8[0x0],r9
	udd_enable_sof_interrupt();
80003cd0:	30 4b       	mov	r11,4
80003cd2:	91 0b       	st.w	r8[0x0],r11
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
#endif
	// Reset following interrupts flag
	udd_ack_reset();
80003cd4:	fe 68 00 08 	mov	r8,-131064
80003cd8:	91 0c       	st.w	r8[0x0],r12
	udd_ack_sof();
80003cda:	91 0b       	st.w	r8[0x0],r11
	udd_ack_msof();
80003cdc:	30 2b       	mov	r11,2
80003cde:	91 0b       	st.w	r8[0x0],r11
#if UC3A3
	// With UTMI, the first suspend is detected but must be cleared to reoccur interrupt
	udd_ack_suspend();
#else
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
80003ce0:	fe 6b 00 0c 	mov	r11,-131060
80003ce4:	97 0a       	st.w	r11[0x0],r10
#endif
	udd_ack_wake_up();
80003ce6:	91 09       	st.w	r8[0x0],r9
	otg_freeze_clock();
80003ce8:	fe 68 08 00 	mov	r8,-129024
80003cec:	70 09       	ld.w	r9,r8[0x0]
80003cee:	af a9       	sbr	r9,0xe
80003cf0:	91 09       	st.w	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003cf2:	e6 17 00 01 	andh	r7,0x1,COH
80003cf6:	c0 21       	brne	80003cfa <udd_attach+0x6a>
      cpu_irq_enable();
80003cf8:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80003cfa:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cfe:	00 00       	add	r0,r0
80003d00:	80 00       	ld.sh	r0,r0[0x0]
80003d02:	3b f0       	mov	r0,-65

80003d04 <udd_disable>:
	cpu_irq_restore(flags);
}


void udd_disable(void)
{
80003d04:	eb cd 40 80 	pushm	r7,lr
	irqflags_t flags;

#ifdef UHD_ENABLE
# ifdef USB_ID
	if (Is_otg_id_host()) {
80003d08:	fe 68 08 04 	mov	r8,-129020
80003d0c:	70 08       	ld.w	r8,r8[0x0]
80003d0e:	e2 18 04 00 	andl	r8,0x400,COH
80003d12:	c2 20       	breq	80003d56 <udd_disable+0x52>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d14:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80003d18:	d3 03       	ssrf	0x10
	}
# endif
#endif

	flags = cpu_irq_save();
	otg_unfreeze_clock();
80003d1a:	fe 68 08 00 	mov	r8,-129024
80003d1e:	70 09       	ld.w	r9,r8[0x0]
80003d20:	af c9       	cbr	r9,0xe
80003d22:	91 09       	st.w	r8[0x0],r9
	udd_detach();
80003d24:	f0 1f 00 0e 	mcall	80003d5c <udd_disable+0x58>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
80003d28:	48 e8       	lddpc	r8,80003d60 <udd_disable+0x5c>
80003d2a:	11 b9       	ld.ub	r9,r8[0x3]
80003d2c:	30 08       	mov	r8,0
80003d2e:	f0 09 18 00 	cp.b	r9,r8
80003d32:	c0 21       	brne	80003d36 <udd_disable+0x32>
80003d34:	c0 08       	rjmp	80003d34 <udd_disable+0x30>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d36:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003d3a:	d3 03       	ssrf	0x10
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
80003d3c:	48 98       	lddpc	r8,80003d60 <udd_disable+0x5c>
80003d3e:	11 ba       	ld.ub	r10,r8[0x3]
80003d40:	20 1a       	sub	r10,1
80003d42:	b0 ba       	st.b	r8[0x3],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003d44:	12 98       	mov	r8,r9
80003d46:	e6 18 00 01 	andh	r8,0x1,COH
80003d4a:	c0 21       	brne	80003d4e <udd_disable+0x4a>
      cpu_irq_enable();
80003d4c:	d5 03       	csrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003d4e:	e6 17 00 01 	andh	r7,0x1,COH
80003d52:	c0 21       	brne	80003d56 <udd_disable+0x52>
      cpu_irq_enable();
80003d54:	d5 03       	csrf	0x10
   }

	barrier();
80003d56:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d5a:	00 00       	add	r0,r0
80003d5c:	80 00       	ld.sh	r0,r0[0x0]
80003d5e:	3c 68       	mov	r8,-58
80003d60:	00 00       	add	r0,r0
80003d62:	0c 00       	add	r0,r6

80003d64 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80003d64:	30 39       	mov	r9,3
80003d66:	48 b8       	lddpc	r8,80003d90 <udd_ctrl_send_zlp_in+0x2c>
80003d68:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d6a:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003d6e:	d3 03       	ssrf	0x10

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
80003d70:	fe 6a 01 60 	mov	r10,-130720
80003d74:	30 19       	mov	r9,1
80003d76:	95 09       	st.w	r10[0x0],r9
	udd_enable_in_send_interrupt(0);
80003d78:	fe 68 01 f0 	mov	r8,-130576
80003d7c:	91 09       	st.w	r8[0x0],r9
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
80003d7e:	30 89       	mov	r9,8
80003d80:	95 09       	st.w	r10[0x0],r9
	udd_enable_nak_out_interrupt(0);
80003d82:	91 09       	st.w	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003d84:	16 98       	mov	r8,r11
80003d86:	e6 18 00 01 	andh	r8,0x1,COH
80003d8a:	c0 21       	brne	80003d8e <udd_ctrl_send_zlp_in+0x2a>
      cpu_irq_enable();
80003d8c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80003d8e:	5e fc       	retal	r12
80003d90:	00 00       	add	r0,r0
80003d92:	0a 74       	tst	r4,r5

80003d94 <udd_ctrl_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d94:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003d98:	d3 03       	ssrf	0x10
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
80003d9a:	30 1a       	mov	r10,1
80003d9c:	fe 69 02 20 	mov	r9,-130528
80003da0:	93 0a       	st.w	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003da2:	e6 18 00 01 	andh	r8,0x1,COH
80003da6:	c0 21       	brne	80003daa <udd_ctrl_init+0x16>
      cpu_irq_enable();
80003da8:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
80003daa:	30 29       	mov	r9,2
80003dac:	fe 68 01 60 	mov	r8,-130720
80003db0:	91 09       	st.w	r8[0x0],r9

	udd_g_ctrlreq.callback = NULL;
80003db2:	48 59       	lddpc	r9,80003dc4 <udd_ctrl_init+0x30>
80003db4:	30 08       	mov	r8,0
80003db6:	93 48       	st.w	r9[0x10],r8
	udd_g_ctrlreq.over_under_run = NULL;
80003db8:	93 58       	st.w	r9[0x14],r8
	udd_g_ctrlreq.payload_size = 0;
80003dba:	b2 68       	st.h	r9[0xc],r8
	udd_ep_control_state = UDD_EPCTRL_SETUP;
80003dbc:	48 39       	lddpc	r9,80003dc8 <udd_ctrl_init+0x34>
80003dbe:	93 08       	st.w	r9[0x0],r8
}
80003dc0:	5e fc       	retal	r12
80003dc2:	00 00       	add	r0,r0
80003dc4:	00 00       	add	r0,r0
80003dc6:	0b d4       	ld.ub	r4,r5[0x5]
80003dc8:	00 00       	add	r0,r0
80003dca:	0a 74       	tst	r4,r5

80003dcc <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
80003dcc:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003dd0:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003dd4:	d3 03       	ssrf	0x10
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
80003dd6:	30 1a       	mov	r10,1
80003dd8:	fe 69 02 20 	mov	r9,-130528
80003ddc:	93 0a       	st.w	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003dde:	e6 18 00 01 	andh	r8,0x1,COH
80003de2:	c0 21       	brne	80003de6 <udd_ctrl_in_sent+0x1a>
      cpu_irq_enable();
80003de4:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80003de6:	4c 38       	lddpc	r8,80003ef0 <udd_ctrl_in_sent+0x124>
80003de8:	70 08       	ld.w	r8,r8[0x0]
80003dea:	58 38       	cp.w	r8,3
80003dec:	c0 71       	brne	80003dfa <udd_ctrl_in_sent+0x2e>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
80003dee:	f0 1f 00 42 	mcall	80003ef4 <udd_ctrl_in_sent+0x128>
		// Reinitializes control endpoint management
		udd_ctrl_init();
80003df2:	f0 1f 00 42 	mcall	80003ef8 <udd_ctrl_in_sent+0x12c>
		return;
80003df6:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
80003dfa:	4c 18       	lddpc	r8,80003efc <udd_ctrl_in_sent+0x130>
80003dfc:	90 08       	ld.sh	r8,r8[0x0]
80003dfe:	4c 19       	lddpc	r9,80003f00 <udd_ctrl_in_sent+0x134>
80003e00:	92 67       	ld.sh	r7,r9[0xc]
80003e02:	10 17       	sub	r7,r8
80003e04:	5c 87       	casts.h	r7
	if (0 == nb_remain) {
80003e06:	c3 01       	brne	80003e66 <udd_ctrl_in_sent+0x9a>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
80003e08:	4b f9       	lddpc	r9,80003f04 <udd_ctrl_in_sent+0x138>
80003e0a:	92 0a       	ld.sh	r10,r9[0x0]
80003e0c:	f4 08 00 08 	add	r8,r10,r8
80003e10:	b2 08       	st.h	r9[0x0],r8
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
80003e12:	4b c9       	lddpc	r9,80003f00 <udd_ctrl_in_sent+0x134>
80003e14:	92 39       	ld.sh	r9,r9[0x6]
80003e16:	f0 09 19 00 	cp.h	r9,r8
80003e1a:	c0 70       	breq	80003e28 <udd_ctrl_in_sent+0x5c>
80003e1c:	4b b8       	lddpc	r8,80003f08 <udd_ctrl_in_sent+0x13c>
80003e1e:	11 89       	ld.ub	r9,r8[0x0]
80003e20:	30 08       	mov	r8,0
80003e22:	f0 09 18 00 	cp.b	r9,r8
80003e26:	c1 50       	breq	80003e50 <udd_ctrl_in_sent+0x84>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80003e28:	30 49       	mov	r9,4
80003e2a:	4b 28       	lddpc	r8,80003ef0 <udd_ctrl_in_sent+0x124>
80003e2c:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003e2e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003e32:	d3 03       	ssrf	0x10
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
80003e34:	31 08       	mov	r8,16
80003e36:	fe 6a 01 60 	mov	r10,-130720
80003e3a:	95 08       	st.w	r10[0x0],r8
	udd_enable_nak_in_interrupt(0);
80003e3c:	fe 6a 01 f0 	mov	r10,-130576
80003e40:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003e42:	12 98       	mov	r8,r9
80003e44:	e6 18 00 01 	andh	r8,0x1,COH
80003e48:	c0 21       	brne	80003e4c <udd_ctrl_in_sent+0x80>
      cpu_irq_enable();
80003e4a:	d5 03       	csrf	0x10
					|| b_shortpacket) {
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
80003e4c:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
80003e50:	4a c8       	lddpc	r8,80003f00 <udd_ctrl_in_sent+0x134>
80003e52:	70 5c       	ld.w	r12,r8[0x14]
80003e54:	58 0c       	cp.w	r12,0
80003e56:	c1 20       	breq	80003e7a <udd_ctrl_in_sent+0xae>
80003e58:	5d 1c       	icall	r12
80003e5a:	c1 00       	breq	80003e7a <udd_ctrl_in_sent+0xae>
				|| (!udd_g_ctrlreq.over_under_run())) {
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
80003e5c:	30 09       	mov	r9,0
80003e5e:	4a 88       	lddpc	r8,80003efc <udd_ctrl_in_sent+0x130>
80003e60:	b0 09       	st.h	r8[0x0],r9
			nb_remain = udd_g_ctrlreq.payload_size;
80003e62:	4a 88       	lddpc	r8,80003f00 <udd_ctrl_in_sent+0x134>
80003e64:	90 67       	ld.sh	r7,r8[0xc]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
80003e66:	30 78       	mov	r8,7
80003e68:	f0 07 19 00 	cp.h	r7,r8
80003e6c:	e0 88 00 07 	brls	80003e7a <udd_ctrl_in_sent+0xae>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
80003e70:	30 09       	mov	r9,0
80003e72:	4a 68       	lddpc	r8,80003f08 <udd_ctrl_in_sent+0x13c>
80003e74:	b0 89       	st.b	r8[0x0],r9
80003e76:	30 87       	mov	r7,8
80003e78:	c0 48       	rjmp	80003e80 <udd_ctrl_in_sent+0xb4>
	} else {
		b_shortpacket = true;
80003e7a:	30 19       	mov	r9,1
80003e7c:	4a 38       	lddpc	r8,80003f08 <udd_ctrl_in_sent+0x13c>
80003e7e:	b0 89       	st.b	r8[0x0],r9
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003e80:	4a 08       	lddpc	r8,80003f00 <udd_ctrl_in_sent+0x134>
80003e82:	70 2a       	ld.w	r10,r8[0x8]
80003e84:	49 e8       	lddpc	r8,80003efc <udd_ctrl_in_sent+0x130>
80003e86:	90 09       	ld.sh	r9,r8[0x0]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003e88:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003e8c:	d3 03       	ssrf	0x10
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
80003e8e:	fe 68 01 30 	mov	r8,-130768
80003e92:	70 08       	ld.w	r8,r8[0x0]
80003e94:	e2 18 00 02 	andl	r8,0x2,COH
80003e98:	c0 41       	brne	80003ea0 <udd_ctrl_in_sent+0xd4>
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80003e9a:	58 07       	cp.w	r7,0
80003e9c:	c0 b1       	brne	80003eb2 <udd_ctrl_in_sent+0xe6>
80003e9e:	c1 68       	rjmp	80003eca <udd_ctrl_in_sent+0xfe>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ea0:	e6 1b 00 01 	andh	r11,0x1,COH
80003ea4:	c0 21       	brne	80003ea8 <udd_ctrl_in_sent+0xdc>
      cpu_irq_enable();
80003ea6:	d5 03       	csrf	0x10
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80003ea8:	30 49       	mov	r9,4
80003eaa:	49 28       	lddpc	r8,80003ef0 <udd_ctrl_in_sent+0x124>
80003eac:	91 09       	st.w	r8[0x0],r9
		return; // Exit of IN DATA phase
80003eae:	e3 cd 80 80 	ldm	sp++,r7,pc
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003eb2:	5c 79       	castu.h	r9
80003eb4:	f4 09 00 09 	add	r9,r10,r9
80003eb8:	fc 18 e0 00 	movh	r8,0xe000
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
80003ebc:	13 3a       	ld.ub	r10,r9++
80003ebe:	10 ca       	st.b	r8++,r10
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80003ec0:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80003ec4:	ee 0a 19 00 	cp.h	r10,r7
80003ec8:	cf a3       	brcs	80003ebc <udd_ctrl_in_sent+0xf0>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
80003eca:	48 d8       	lddpc	r8,80003efc <udd_ctrl_in_sent+0x130>
80003ecc:	90 09       	ld.sh	r9,r8[0x0]
80003ece:	f2 07 00 07 	add	r7,r9,r7
80003ed2:	b0 07       	st.h	r8[0x0],r7

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
80003ed4:	30 18       	mov	r8,1
80003ed6:	fe 69 01 60 	mov	r9,-130720
80003eda:	93 08       	st.w	r9[0x0],r8
	udd_enable_in_send_interrupt(0);
80003edc:	fe 69 01 f0 	mov	r9,-130576
80003ee0:	93 08       	st.w	r9[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ee2:	e6 1b 00 01 	andh	r11,0x1,COH
80003ee6:	c0 21       	brne	80003eea <udd_ctrl_in_sent+0x11e>
      cpu_irq_enable();
80003ee8:	d5 03       	csrf	0x10
   }

	barrier();
80003eea:	e3 cd 80 80 	ldm	sp++,r7,pc
80003eee:	00 00       	add	r0,r0
80003ef0:	00 00       	add	r0,r0
80003ef2:	0a 74       	tst	r4,r5
80003ef4:	80 00       	ld.sh	r0,r0[0x0]
80003ef6:	38 c8       	mov	r8,-116
80003ef8:	80 00       	ld.sh	r0,r0[0x0]
80003efa:	3d 94       	mov	r4,-39
80003efc:	00 00       	add	r0,r0
80003efe:	0a 72       	tst	r2,r5
80003f00:	00 00       	add	r0,r0
80003f02:	0b d4       	ld.ub	r4,r5[0x5]
80003f04:	00 00       	add	r0,r0
80003f06:	0a 44       	or	r4,r5
80003f08:	00 00       	add	r0,r0
80003f0a:	0a 78       	tst	r8,r5

80003f0c <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
80003f0c:	d4 31       	pushm	r0-r7,lr
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
80003f0e:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4

	if (ep > USB_DEVICE_MAX_EP) {
80003f12:	30 28       	mov	r8,2
80003f14:	f0 07 18 00 	cp.b	r7,r8
80003f18:	e0 8b 00 ae 	brhi	80004074 <udd_ep_alloc+0x168>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
80003f1c:	fe 68 00 00 	mov	r8,-131072
80003f20:	70 78       	ld.w	r8,r8[0x1c]
80003f22:	30 15       	mov	r5,1
80003f24:	ea 07 09 45 	lsl	r5,r5,r7
80003f28:	eb e8 00 08 	and	r8,r5,r8
80003f2c:	e0 81 00 a4 	brne	80004074 <udd_ep_alloc+0x168>
		return false;
	}

	// Bank choice
	switch(bmAttributes&USB_EP_TYPE_MASK) {
80003f30:	f1 db c0 02 	bfextu	r8,r11,0x0,0x2
80003f34:	58 18       	cp.w	r8,1
80003f36:	e0 85 00 9f 	brlt	80004074 <udd_ep_alloc+0x168>
80003f3a:	58 28       	cp.w	r8,2
80003f3c:	e0 8a 00 07 	brle	80003f4a <udd_ep_alloc+0x3e>
80003f40:	58 38       	cp.w	r8,3
80003f42:	e0 81 00 99 	brne	80004074 <udd_ep_alloc+0x168>
80003f46:	30 09       	mov	r9,0
80003f48:	c0 28       	rjmp	80003f4c <udd_ep_alloc+0x40>
80003f4a:	30 19       	mov	r9,1
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);

	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
80003f4c:	ee 08 15 02 	lsl	r8,r7,0x2
80003f50:	e0 38 ff 00 	sub	r8,130816
80003f54:	70 0e       	ld.w	lr,r8[0x0]
80003f56:	5c 7a       	castu.h	r10
80003f58:	30 86       	mov	r6,8
80003f5a:	f4 06 0c 4a 	max	r10,r10,r6
80003f5e:	e0 66 04 00 	mov	r6,1024
80003f62:	f4 06 0d 4a 	min	r10,r10,r6
80003f66:	a1 7a       	lsl	r10,0x1
80003f68:	20 1a       	sub	r10,1
80003f6a:	f4 0a 12 00 	clz	r10,r10
80003f6e:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
80003f72:	ab 7b       	lsl	r11,0xb
80003f74:	e2 1b 18 00 	andl	r11,0x1800,COH
80003f78:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003f7c:	f4 0c 11 1c 	rsub	r12,r10,28
80003f80:	f7 ec 10 4c 	or	r12,r11,r12<<0x4
80003f84:	f9 e9 10 29 	or	r9,r12,r9<<0x2
80003f88:	e2 19 19 7c 	andl	r9,0x197c,COH
80003f8c:	1c 9a       	mov	r10,lr
80003f8e:	e0 1a e6 83 	andl	r10,0xe683
80003f92:	14 49       	or	r9,r10
80003f94:	91 09       	st.w	r8[0x0],r9
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
80003f96:	5c 85       	casts.h	r5

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80003f98:	30 18       	mov	r8,1
80003f9a:	f0 07 18 00 	cp.b	r7,r8
80003f9e:	e0 8b 00 1d 	brhi	80003fd8 <udd_ep_alloc+0xcc>
80003fa2:	fe 69 01 08 	mov	r9,-130808
80003fa6:	30 28       	mov	r8,2
		if (Is_udd_endpoint_enabled(i)) {
80003fa8:	fe 6b 00 00 	mov	r11,-131072
80003fac:	30 1e       	mov	lr,1
80003fae:	76 7c       	ld.w	r12,r11[0x1c]
80003fb0:	fc 08 09 4a 	lsl	r10,lr,r8
80003fb4:	f5 ec 00 0c 	and	r12,r10,r12
80003fb8:	c0 b0       	breq	80003fce <udd_ep_alloc+0xc2>
			ep_allocated |= 1 << i;
80003fba:	f5 e5 10 05 	or	r5,r10,r5
80003fbe:	5c 85       	casts.h	r5
			udd_disable_endpoint(i);
80003fc0:	76 7c       	ld.w	r12,r11[0x1c]
80003fc2:	5c da       	com	r10
80003fc4:	18 6a       	and	r10,r12
80003fc6:	97 7a       	st.w	r11[0x1c],r10
			udd_unallocate_memory(i);
80003fc8:	72 0a       	ld.w	r10,r9[0x0]
80003fca:	a1 da       	cbr	r10,0x1
80003fcc:	93 0a       	st.w	r9[0x0],r10
80003fce:	20 18       	sub	r8,1
80003fd0:	20 49       	sub	r9,4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80003fd2:	f0 07 18 00 	cp.b	r7,r8
80003fd6:	ce c3       	brcs	80003fae <udd_ep_alloc+0xa2>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
80003fd8:	5c 75       	castu.h	r5
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
80003fda:	4a 83       	lddpc	r3,80004078 <udd_ep_alloc+0x16c>
			bool b_restart = ptr_job->busy;
			ptr_job->busy = false;
80003fdc:	30 02       	mov	r2,0

			udd_allocate_memory(i);
			udd_enable_endpoint(i);
80003fde:	fe 64 00 00 	mov	r4,-131072
80003fe2:	30 11       	mov	r1,1
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
80003fe4:	30 26       	mov	r6,2
		if (ep_allocated & (1 << i)) {
80003fe6:	0e 9c       	mov	r12,r7
80003fe8:	ea 07 08 48 	asr	r8,r5,r7
80003fec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003ff0:	c3 b0       	breq	80004066 <udd_ep_alloc+0x15a>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
80003ff2:	ee ce 00 01 	sub	lr,r7,1
80003ff6:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
80003ffa:	e6 0e 00 2e 	add	lr,r3,lr<<0x2
			bool b_restart = ptr_job->busy;
80003ffe:	7c 0a       	ld.w	r10,lr[0x0]
			ptr_job->busy = false;
80004000:	14 98       	mov	r8,r10
80004002:	f1 d2 d3 e1 	bfins	r8,r2,0x1f,0x1
80004006:	9d 08       	st.w	lr[0x0],r8

			udd_allocate_memory(i);
80004008:	ee 08 15 02 	lsl	r8,r7,0x2
8000400c:	fe 6b 01 00 	mov	r11,-130816
80004010:	f0 0b 00 09 	add	r9,r8,r11
80004014:	72 0b       	ld.w	r11,r9[0x0]
80004016:	a1 bb       	sbr	r11,0x1
80004018:	93 0b       	st.w	r9[0x0],r11
			udd_enable_endpoint(i);
8000401a:	68 7b       	ld.w	r11,r4[0x1c]
8000401c:	e2 07 09 40 	lsl	r0,r1,r7
80004020:	e1 eb 10 0b 	or	r11,r0,r11
80004024:	89 7b       	st.w	r4[0x1c],r11
			if (!Is_udd_endpoint_configured(i)) {
80004026:	e0 38 fe d0 	sub	r8,130768
8000402a:	70 08       	ld.w	r8,r8[0x0]
8000402c:	e6 18 00 04 	andh	r8,0x4,COH
80004030:	c0 e1       	brne	8000404c <udd_ep_alloc+0x140>
				if (NULL == ptr_job->call_trans) {
80004032:	7c 48       	ld.w	r8,lr[0x10]
80004034:	58 08       	cp.w	r8,0
80004036:	c1 f0       	breq	80004074 <udd_ep_alloc+0x168>
					return false;
				}
				if (Is_udd_endpoint_in(i)) {
80004038:	72 09       	ld.w	r9,r9[0x0]
8000403a:	e2 19 01 00 	andl	r9,0x100,COH
8000403e:	c0 20       	breq	80004042 <udd_ep_alloc+0x136>
					i |= USB_EP_DIR_IN;
80004040:	a7 b7       	sbr	r7,0x7
				}				
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
80004042:	0e 9a       	mov	r10,r7
80004044:	7c 2b       	ld.w	r11,lr[0x8]
80004046:	30 1c       	mov	r12,1
80004048:	5d 18       	icall	r8
8000404a:	d8 3a       	popm	r0-r7,pc,r12=0
						ptr_job->buf_size, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
8000404c:	72 08       	ld.w	r8,r9[0x0]
8000404e:	a9 b8       	sbr	r8,0x9
80004050:	93 08       	st.w	r9[0x0],r8
			if (b_restart) {
80004052:	58 0a       	cp.w	r10,0
80004054:	c0 94       	brge	80004066 <udd_ep_alloc+0x15a>
				// Re-run the job
				udd_ep_run(i, ptr_job->b_shortpacket,
80004056:	7c 0b       	ld.w	r11,lr[0x0]
80004058:	7c 48       	ld.w	r8,lr[0x10]
8000405a:	7c 29       	ld.w	r9,lr[0x8]
8000405c:	7c 1a       	ld.w	r10,lr[0x4]
8000405e:	f7 db c3 c1 	bfextu	r11,r11,0x1e,0x1
80004062:	f0 1f 00 07 	mcall	8000407c <udd_ep_alloc+0x170>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
80004066:	2f f7       	sub	r7,-1
80004068:	5c 57       	castu.b	r7
8000406a:	ec 07 18 00 	cp.b	r7,r6
8000406e:	fe 98 ff bc 	brls	80003fe6 <udd_ep_alloc+0xda>
80004072:	da 3a       	popm	r0-r7,pc,r12=1
80004074:	d8 3a       	popm	r0-r7,pc,r12=0
80004076:	00 00       	add	r0,r0
80004078:	00 00       	add	r0,r0
8000407a:	0a 48       	or	r8,r5
8000407c:	80 00       	ld.sh	r0,r0[0x0]
8000407e:	3b 54       	mov	r4,-75

80004080 <udd_enable>:
	return true;
}


void udd_enable(void)
{
80004080:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004084:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80004088:	d3 03       	ssrf	0x10

	flags = cpu_irq_save();

#ifdef UHD_ENABLE
	//* DUAL ROLE INITIALIZATION
	if (otg_dual_enable()) {
8000408a:	f0 1f 00 35 	mcall	8000415c <udd_enable+0xdc>
8000408e:	c0 70       	breq	8000409c <udd_enable+0x1c>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004090:	e6 17 00 01 	andh	r7,0x1,COH
80004094:	c0 21       	brne	80004098 <udd_enable+0x18>
      cpu_irq_enable();
80004096:	d5 03       	csrf	0x10
		// The current mode has been started by otg_dual_enable()
		cpu_irq_restore(flags);
		return;
80004098:	e3 cd 80 80 	ldm	sp++,r7,pc
	pm_asyn_wake_up_enable(AVR32_PM_AWEN_USB_WAKEN_MASK);
#endif

# if (defined USB_ID) && (defined UHD_ENABLE)
	// Check that the device mode is selected by ID pin
	if (!Is_otg_id_device()) {
8000409c:	fe 68 08 04 	mov	r8,-129020
800040a0:	70 08       	ld.w	r8,r8[0x0]
800040a2:	e2 18 04 00 	andl	r8,0x400,COH
800040a6:	c0 71       	brne	800040b4 <udd_enable+0x34>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800040a8:	e6 17 00 01 	andh	r7,0x1,COH
800040ac:	c0 21       	brne	800040b0 <udd_enable+0x30>
      cpu_irq_enable();
800040ae:	d5 03       	csrf	0x10
		cpu_irq_restore(flags);
		return; // Device is not the current mode
800040b0:	e3 cd 80 80 	ldm	sp++,r7,pc
	otg_disable_id_pin();
	otg_force_device_mode();
# endif

	// Enable USB hardware
	otg_enable_pad();
800040b4:	fe 68 08 00 	mov	r8,-129024
800040b8:	70 09       	ld.w	r9,r8[0x0]
800040ba:	ad a9       	sbr	r9,0xc
800040bc:	91 09       	st.w	r8[0x0],r9
	otg_enable();
800040be:	70 09       	ld.w	r9,r8[0x0]
800040c0:	af b9       	sbr	r9,0xf
800040c2:	91 09       	st.w	r8[0x0],r9
	otg_unfreeze_clock();
800040c4:	70 09       	ld.w	r9,r8[0x0]
800040c6:	af c9       	cbr	r9,0xe
800040c8:	91 09       	st.w	r8[0x0],r9
	(void)Is_otg_clock_frozen();
800040ca:	70 08       	ld.w	r8,r8[0x0]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800040cc:	4a 58       	lddpc	r8,80004160 <udd_enable+0xe0>
800040ce:	70 09       	ld.w	r9,r8[0x0]
800040d0:	30 0a       	mov	r10,0
		udd_ep_job[i].stall_requested = false;
800040d2:	f3 d9 c0 1f 	bfextu	r9,r9,0x0,0x1f
800040d6:	f3 da d3 a1 	bfins	r9,r10,0x1d,0x1
800040da:	91 09       	st.w	r8[0x0],r9

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800040dc:	70 59       	ld.w	r9,r8[0x14]
		udd_ep_job[i].stall_requested = false;
800040de:	f3 d9 c0 1f 	bfextu	r9,r9,0x0,0x1f
800040e2:	f3 da d3 a1 	bfins	r9,r10,0x1d,0x1
800040e6:	91 59       	st.w	r8[0x14],r9

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
800040e8:	fe 68 00 00 	mov	r8,-131072
800040ec:	70 09       	ld.w	r9,r8[0x0]
800040ee:	ad c9       	cbr	r9,0xc
800040f0:	91 09       	st.w	r8[0x0],r9
#  ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
#  else
	udd_high_speed_disable();
800040f2:	70 09       	ld.w	r9,r8[0x0]
800040f4:	e8 19 0c 00 	orl	r9,0xc00
800040f8:	91 09       	st.w	r8[0x0],r9
#  endif
#endif
	otg_ack_vbus_transition();
800040fa:	30 29       	mov	r9,2
800040fc:	fe 68 08 08 	mov	r8,-129016
80004100:	91 09       	st.w	r8[0x0],r9
	// Force Vbus interrupt in case of Vbus always with a high level
	// This is possible with a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
80004102:	fe 68 08 04 	mov	r8,-129020
80004106:	70 08       	ld.w	r8,r8[0x0]
80004108:	e2 18 08 00 	andl	r8,0x800,COH
8000410c:	c0 40       	breq	80004114 <udd_enable+0x94>
		otg_raise_vbus_transition();
8000410e:	fe 68 08 0c 	mov	r8,-129012
80004112:	91 09       	st.w	r8[0x0],r9
	}
	otg_enable_vbus_interrupt();
80004114:	fe 68 08 00 	mov	r8,-129024
80004118:	70 09       	ld.w	r9,r8[0x0]
8000411a:	a1 b9       	sbr	r9,0x1
8000411c:	91 09       	st.w	r8[0x0],r9
	otg_freeze_clock();
8000411e:	70 09       	ld.w	r9,r8[0x0]
80004120:	af a9       	sbr	r9,0xe
80004122:	91 09       	st.w	r8[0x0],r9

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
80004124:	30 09       	mov	r9,0
80004126:	49 08       	lddpc	r8,80004164 <udd_enable+0xe4>
80004128:	b0 89       	st.b	r8[0x0],r9
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
8000412a:	49 08       	lddpc	r8,80004168 <udd_enable+0xe8>
8000412c:	11 b9       	ld.ub	r9,r8[0x3]
8000412e:	3f f8       	mov	r8,-1
80004130:	f0 09 18 00 	cp.b	r9,r8
80004134:	c0 21       	brne	80004138 <udd_enable+0xb8>
80004136:	c0 08       	rjmp	80004136 <udd_enable+0xb6>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004138:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000413c:	d3 03       	ssrf	0x10
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
8000413e:	48 b8       	lddpc	r8,80004168 <udd_enable+0xe8>
80004140:	11 ba       	ld.ub	r10,r8[0x3]
80004142:	2f fa       	sub	r10,-1
80004144:	b0 ba       	st.b	r8[0x3],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004146:	12 98       	mov	r8,r9
80004148:	e6 18 00 01 	andh	r8,0x1,COH
8000414c:	c0 21       	brne	80004150 <udd_enable+0xd0>
      cpu_irq_enable();
8000414e:	d5 03       	csrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004150:	e6 17 00 01 	andh	r7,0x1,COH
80004154:	c0 21       	brne	80004158 <udd_enable+0xd8>
      cpu_irq_enable();
80004156:	d5 03       	csrf	0x10
   }

	barrier();
80004158:	e3 cd 80 80 	ldm	sp++,r7,pc
8000415c:	80 00       	ld.sh	r0,r0[0x0]
8000415e:	54 54       	stdsp	sp[0x114],r4
80004160:	00 00       	add	r0,r0
80004162:	0a 48       	or	r8,r5
80004164:	00 00       	add	r0,r0
80004166:	0a 70       	tst	r0,r5
80004168:	00 00       	add	r0,r0
8000416a:	0c 00       	add	r0,r6

8000416c <udd_interrupt>:
ISR_FREERTOS(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  else
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  endif
#endif
{
8000416c:	eb cd 40 fc 	pushm	r2-r7,lr
	if (Is_udd_sof()) {
80004170:	fe 68 00 04 	mov	r8,-131068
80004174:	70 08       	ld.w	r8,r8[0x0]
80004176:	e2 18 00 04 	andl	r8,0x4,COH
8000417a:	c1 10       	breq	8000419c <udd_interrupt+0x30>
		udd_ack_sof();
8000417c:	30 49       	mov	r9,4
8000417e:	fe 68 00 08 	mov	r8,-131064
80004182:	91 09       	st.w	r8[0x0],r9
		if (Is_udd_full_speed_mode()) {
80004184:	fe 68 08 04 	mov	r8,-129020
80004188:	70 08       	ld.w	r8,r8[0x0]
8000418a:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
8000418e:	c0 31       	brne	80004194 <udd_interrupt+0x28>
			udc_sof_notify();
80004190:	f0 1f 01 75 	mcall	80004764 <udd_interrupt+0x5f8>
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
80004194:	f0 1f 01 75 	mcall	80004768 <udd_interrupt+0x5fc>
#endif
		goto udd_interrupt_end;
80004198:	e0 8f 02 d4 	bral	80004740 <udd_interrupt+0x5d4>
	}
	if (Is_udd_msof()) {
8000419c:	fe 68 00 04 	mov	r8,-131068
800041a0:	70 08       	ld.w	r8,r8[0x0]
800041a2:	e2 18 00 02 	andl	r8,0x2,COH
800041a6:	c0 90       	breq	800041b8 <udd_interrupt+0x4c>
		udd_ack_msof();
800041a8:	30 29       	mov	r9,2
800041aa:	fe 68 00 08 	mov	r8,-131064
800041ae:	91 09       	st.w	r8[0x0],r9
		udc_sof_notify();
800041b0:	f0 1f 01 6d 	mcall	80004764 <udd_interrupt+0x5f8>
		goto udd_interrupt_end;
800041b4:	e0 8f 02 c6 	bral	80004740 <udd_interrupt+0x5d4>


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0))
800041b8:	fe 68 00 00 	mov	r8,-131072
800041bc:	70 18       	ld.w	r8,r8[0x4]
800041be:	e2 18 10 00 	andl	r8,0x1000,COH
800041c2:	e0 80 01 6e 	breq	8000449e <udd_interrupt+0x332>
		return false; // No interrupt events on control endpoint

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
800041c6:	fe 68 02 20 	mov	r8,-130528
800041ca:	31 09       	mov	r9,16
800041cc:	91 09       	st.w	r8[0x0],r9
	udd_disable_nak_out_interrupt(0);
800041ce:	30 89       	mov	r9,8
800041d0:	91 09       	st.w	r8[0x0],r9


	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
800041d2:	fe 68 01 30 	mov	r8,-130768
800041d6:	70 08       	ld.w	r8,r8[0x0]
800041d8:	e2 18 00 04 	andl	r8,0x4,COH
800041dc:	e0 80 00 81 	breq	800042de <udd_interrupt+0x172>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
800041e0:	fe f8 05 8c 	ld.w	r8,pc[1420]
800041e4:	70 08       	ld.w	r8,r8[0x0]
800041e6:	58 08       	cp.w	r8,0
800041e8:	c0 50       	breq	800041f2 <udd_interrupt+0x86>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
800041ea:	f0 1f 01 62 	mcall	80004770 <udd_interrupt+0x604>

		// Reinitializes control endpoint management
		udd_ctrl_init();
800041ee:	f0 1f 01 62 	mcall	80004774 <udd_interrupt+0x608>
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
800041f2:	fe 68 01 30 	mov	r8,-130768
800041f6:	70 08       	ld.w	r8,r8[0x0]
800041f8:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
800041fc:	58 88       	cp.w	r8,8
800041fe:	c0 90       	breq	80004210 <udd_interrupt+0xa4>
		udd_ctrl_stall_data();
80004200:	f0 1f 01 5e 	mcall	80004778 <udd_interrupt+0x60c>
		udd_ack_setup_received(0);
80004204:	30 49       	mov	r9,4
80004206:	fe 68 01 60 	mov	r8,-130720
8000420a:	91 09       	st.w	r8[0x0],r9
8000420c:	e0 8f 02 9a 	bral	80004740 <udd_interrupt+0x5d4>
80004210:	fc 18 e0 00 	movh	r8,0xe000
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
80004214:	fe fc 05 68 	ld.w	r12,pc[1384]
80004218:	fc 1b 20 00 	movh	r11,0x2000
8000421c:	f0 0c 00 09 	add	r9,r8,r12
80004220:	11 3a       	ld.ub	r10,r8++
80004222:	f2 0b 0b 0a 	st.b	r9[r11],r10
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
80004226:	30 8a       	mov	r10,8
80004228:	ea 1a e0 00 	orh	r10,0xe000
8000422c:	14 38       	cp.w	r8,r10
8000422e:	cf 71       	brne	8000421c <udd_interrupt+0xb0>
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
80004230:	fe f8 05 4c 	ld.w	r8,pc[1356]
80004234:	90 19       	ld.sh	r9,r8[0x2]
80004236:	5c c9       	swap.bh	r9
80004238:	b0 19       	st.h	r8[0x2],r9
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
8000423a:	90 29       	ld.sh	r9,r8[0x4]
8000423c:	5c c9       	swap.bh	r9
8000423e:	b0 29       	st.h	r8[0x4],r9
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
80004240:	90 39       	ld.sh	r9,r8[0x6]
80004242:	5c c9       	swap.bh	r9
80004244:	b0 39       	st.h	r8[0x6],r9

	// Decode setup request
	if (udc_process_setup() == false) {
80004246:	f0 1f 01 4f 	mcall	80004780 <udd_interrupt+0x614>
8000424a:	c0 91       	brne	8000425c <udd_interrupt+0xf0>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
8000424c:	f0 1f 01 4b 	mcall	80004778 <udd_interrupt+0x60c>
		udd_ack_setup_received(0);
80004250:	30 49       	mov	r9,4
80004252:	fe 68 01 60 	mov	r8,-130720
80004256:	91 09       	st.w	r8[0x0],r9
80004258:	e0 8f 02 74 	bral	80004740 <udd_interrupt+0x5d4>
		return;
	}
	udd_ack_setup_received(0);
8000425c:	30 49       	mov	r9,4
8000425e:	fe 68 01 60 	mov	r8,-130720
80004262:	91 09       	st.w	r8[0x0],r9

	if (Udd_setup_is_in()) {
80004264:	fe f8 05 18 	ld.w	r8,pc[1304]
80004268:	11 89       	ld.ub	r9,r8[0x0]
8000426a:	30 08       	mov	r8,0
8000426c:	f0 09 18 00 	cp.b	r9,r8
80004270:	c1 04       	brge	80004290 <udd_interrupt+0x124>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80004272:	30 08       	mov	r8,0
80004274:	fe f9 05 10 	ld.w	r9,pc[1296]
80004278:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
8000427a:	fe f9 05 0e 	ld.w	r9,pc[1294]
8000427e:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
80004280:	30 29       	mov	r9,2
80004282:	fe f8 04 ea 	ld.w	r8,pc[1258]
80004286:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_in_sent(); // Send first data transfer
80004288:	f0 1f 01 41 	mcall	8000478c <udd_interrupt+0x620>
8000428c:	e0 8f 02 5a 	bral	80004740 <udd_interrupt+0x5d4>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
80004290:	fe f8 04 ec 	ld.w	r8,pc[1260]
80004294:	90 39       	ld.sh	r9,r8[0x6]
80004296:	30 08       	mov	r8,0
80004298:	f0 09 19 00 	cp.h	r9,r8
8000429c:	c0 51       	brne	800042a6 <udd_interrupt+0x13a>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
8000429e:	f0 1f 01 3d 	mcall	80004790 <udd_interrupt+0x624>
800042a2:	e0 8f 02 4f 	bral	80004740 <udd_interrupt+0x5d4>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
800042a6:	30 08       	mov	r8,0
800042a8:	fe f9 04 dc 	ld.w	r9,pc[1244]
800042ac:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
800042ae:	fe f9 04 da 	ld.w	r9,pc[1242]
800042b2:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
800042b4:	30 19       	mov	r9,1
800042b6:	fe f8 04 b6 	ld.w	r8,pc[1206]
800042ba:	91 09       	st.w	r8[0x0],r9
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
800042bc:	31 08       	mov	r8,16
800042be:	fe 69 01 60 	mov	r9,-130720
800042c2:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800042c4:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800042c8:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
800042ca:	fe 6a 01 f0 	mov	r10,-130576
800042ce:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800042d0:	12 98       	mov	r8,r9
800042d2:	e6 18 00 01 	andh	r8,0x1,COH
800042d6:	c0 21       	brne	800042da <udd_interrupt+0x16e>
      cpu_irq_enable();
800042d8:	d5 03       	csrf	0x10
   }

	barrier();
800042da:	e0 8f 02 33 	bral	80004740 <udd_interrupt+0x5d4>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
800042de:	fe 68 01 30 	mov	r8,-130768
800042e2:	70 08       	ld.w	r8,r8[0x0]
800042e4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800042e8:	c0 b0       	breq	800042fe <udd_interrupt+0x192>
800042ea:	fe 68 01 c0 	mov	r8,-130624
800042ee:	70 08       	ld.w	r8,r8[0x0]
800042f0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800042f4:	c0 50       	breq	800042fe <udd_interrupt+0x192>
		// IN packet sent
		udd_ctrl_in_sent();
800042f6:	f0 1f 01 26 	mcall	8000478c <udd_interrupt+0x620>
800042fa:	e0 8f 02 23 	bral	80004740 <udd_interrupt+0x5d4>
		return true;
	}
	if (Is_udd_out_received(0)) {
800042fe:	fe 68 01 30 	mov	r8,-130768
80004302:	70 08       	ld.w	r8,r8[0x0]
80004304:	e2 18 00 02 	andl	r8,0x2,COH
80004308:	e0 80 00 a8 	breq	80004458 <udd_interrupt+0x2ec>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
8000430c:	fe f8 04 60 	ld.w	r8,pc[1120]
80004310:	70 08       	ld.w	r8,r8[0x0]
80004312:	58 18       	cp.w	r8,1
80004314:	c1 10       	breq	80004336 <udd_interrupt+0x1ca>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
80004316:	58 28       	cp.w	r8,2
80004318:	5f 09       	sreq	r9
8000431a:	58 48       	cp.w	r8,4
8000431c:	5f 08       	sreq	r8
8000431e:	f3 e8 10 08 	or	r8,r9,r8
80004322:	c0 40       	breq	8000432a <udd_interrupt+0x1be>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
80004324:	f0 1f 01 13 	mcall	80004770 <udd_interrupt+0x604>
80004328:	c0 38       	rjmp	8000432e <udd_interrupt+0x1c2>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
8000432a:	f0 1f 01 14 	mcall	80004778 <udd_interrupt+0x60c>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
8000432e:	f0 1f 01 12 	mcall	80004774 <udd_interrupt+0x608>
80004332:	e0 8f 02 07 	bral	80004740 <udd_interrupt+0x5d4>
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
80004336:	fe 68 01 30 	mov	r8,-130768
8000433a:	70 0b       	ld.w	r11,r8[0x0]
8000433c:	f7 db c2 8b 	bfextu	r11,r11,0x14,0xb
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
80004340:	fe f8 04 3c 	ld.w	r8,pc[1084]
80004344:	90 69       	ld.sh	r9,r8[0xc]
80004346:	fe f8 04 42 	ld.w	r8,pc[1090]
8000434a:	90 08       	ld.sh	r8,r8[0x0]
8000434c:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80004350:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80004354:	f6 0a 00 0a 	add	r10,r11,r10
80004358:	14 3c       	cp.w	r12,r10
8000435a:	c0 44       	brge	80004362 <udd_interrupt+0x1f6>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
8000435c:	10 19       	sub	r9,r8
8000435e:	f7 d9 b0 10 	bfexts	r11,r9,0x0,0x10
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80004362:	fe f9 04 1a 	ld.w	r9,pc[1050]
80004366:	72 29       	ld.w	r9,r9[0x8]
	for (i = 0; i < nb_data; i++) {
80004368:	58 0b       	cp.w	r11,0
8000436a:	e0 80 01 f1 	breq	8000474c <udd_interrupt+0x5e0>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000436e:	5c 78       	castu.h	r8
80004370:	10 09       	add	r9,r8
80004372:	fc 18 e0 00 	movh	r8,0xe000
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
80004376:	11 3a       	ld.ub	r10,r8++
80004378:	12 ca       	st.b	r9++,r10
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
8000437a:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
8000437e:	f6 0a 19 00 	cp.h	r10,r11
80004382:	cf a3       	brcs	80004376 <udd_interrupt+0x20a>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80004384:	fe f9 04 04 	ld.w	r9,pc[1028]
80004388:	92 08       	ld.sh	r8,r9[0x0]
8000438a:	16 08       	add	r8,r11
8000438c:	5c 88       	casts.h	r8
8000438e:	b2 08       	st.h	r9[0x0],r8

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
80004390:	30 89       	mov	r9,8
80004392:	f2 0b 19 00 	cp.h	r11,r9
80004396:	c0 e1       	brne	800043b2 <udd_interrupt+0x246>
80004398:	fe f9 03 e4 	ld.w	r9,pc[996]
8000439c:	92 ba       	ld.uh	r10,r9[0x6]
8000439e:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
800043a2:	fe f9 03 e2 	ld.w	r9,pc[994]
800043a6:	92 89       	ld.uh	r9,r9[0x0]
800043a8:	f6 09 00 09 	add	r9,r11,r9
800043ac:	12 3a       	cp.w	r10,r9
800043ae:	e0 89 00 1a 	brgt	800043e2 <udd_interrupt+0x276>
							udd_ctrl_payload_nb_trans)))
	{
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
800043b2:	fe f9 03 ca 	ld.w	r9,pc[970]
800043b6:	b2 68       	st.h	r9[0xc],r8
		if (NULL != udd_g_ctrlreq.over_under_run) {
800043b8:	72 5c       	ld.w	r12,r9[0x14]
800043ba:	58 0c       	cp.w	r12,0
800043bc:	c0 b0       	breq	800043d2 <udd_interrupt+0x266>
			if (!udd_g_ctrlreq.over_under_run()) {
800043be:	5d 1c       	icall	r12
800043c0:	c0 91       	brne	800043d2 <udd_interrupt+0x266>
				// Stall ZLP
				udd_ctrl_stall_data();
800043c2:	f0 1f 00 ee 	mcall	80004778 <udd_interrupt+0x60c>
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
800043c6:	30 29       	mov	r9,2
800043c8:	fe 68 01 60 	mov	r8,-130720
800043cc:	91 09       	st.w	r8[0x0],r9
800043ce:	e0 8f 01 b9 	bral	80004740 <udd_interrupt+0x5d4>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
800043d2:	30 29       	mov	r9,2
800043d4:	fe 68 01 60 	mov	r8,-130720
800043d8:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_send_zlp_in();
800043da:	f0 1f 00 ee 	mcall	80004790 <udd_interrupt+0x624>
800043de:	e0 8f 01 b1 	bral	80004740 <udd_interrupt+0x5d4>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
800043e2:	fe f9 03 9a 	ld.w	r9,pc[922]
800043e6:	92 69       	ld.sh	r9,r9[0xc]
800043e8:	f0 09 19 00 	cp.h	r9,r8
800043ec:	c2 31       	brne	80004432 <udd_interrupt+0x2c6>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
800043ee:	fe f8 03 8e 	ld.w	r8,pc[910]
800043f2:	70 5c       	ld.w	r12,r8[0x14]
800043f4:	58 0c       	cp.w	r12,0
800043f6:	c0 91       	brne	80004408 <udd_interrupt+0x29c>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
800043f8:	f0 1f 00 e0 	mcall	80004778 <udd_interrupt+0x60c>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
800043fc:	30 29       	mov	r9,2
800043fe:	fe 68 01 60 	mov	r8,-130720
80004402:	91 09       	st.w	r8[0x0],r9
80004404:	e0 8f 01 9e 	bral	80004740 <udd_interrupt+0x5d4>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
80004408:	5d 1c       	icall	r12
8000440a:	c0 91       	brne	8000441c <udd_interrupt+0x2b0>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
8000440c:	f0 1f 00 db 	mcall	80004778 <udd_interrupt+0x60c>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
80004410:	30 29       	mov	r9,2
80004412:	fe 68 01 60 	mov	r8,-130720
80004416:	91 09       	st.w	r8[0x0],r9
80004418:	e0 8f 01 94 	bral	80004740 <udd_interrupt+0x5d4>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
8000441c:	fe f9 03 68 	ld.w	r9,pc[872]
80004420:	fe f8 03 68 	ld.w	r8,pc[872]
80004424:	90 0b       	ld.sh	r11,r8[0x0]
80004426:	92 0a       	ld.sh	r10,r9[0x0]
80004428:	f6 0a 00 0a 	add	r10,r11,r10
8000442c:	b2 0a       	st.h	r9[0x0],r10
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
8000442e:	30 09       	mov	r9,0
80004430:	b0 09       	st.h	r8[0x0],r9
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
80004432:	fe 69 01 60 	mov	r9,-130720
80004436:	30 28       	mov	r8,2
80004438:	93 08       	st.w	r9[0x0],r8
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
8000443a:	31 08       	mov	r8,16
8000443c:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000443e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80004442:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
80004444:	fe 6a 01 f0 	mov	r10,-130576
80004448:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000444a:	12 98       	mov	r8,r9
8000444c:	e6 18 00 01 	andh	r8,0x1,COH
80004450:	c0 21       	brne	80004454 <udd_interrupt+0x2e8>
      cpu_irq_enable();
80004452:	d5 03       	csrf	0x10
   }

	barrier();
80004454:	e0 8f 01 76 	bral	80004740 <udd_interrupt+0x5d4>
	if (Is_udd_out_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
80004458:	fe 68 01 30 	mov	r8,-130768
8000445c:	70 08       	ld.w	r8,r8[0x0]
8000445e:	e2 18 00 08 	andl	r8,0x8,COH
80004462:	c1 80       	breq	80004492 <udd_interrupt+0x326>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
80004464:	30 89       	mov	r9,8
80004466:	fe 68 01 60 	mov	r8,-130720
8000446a:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
8000446c:	fe 68 01 30 	mov	r8,-130768
80004470:	70 08       	ld.w	r8,r8[0x0]
80004472:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004476:	e0 81 01 65 	brne	80004740 <udd_interrupt+0x5d4>
		return; // overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
8000447a:	fe f8 02 f2 	ld.w	r8,pc[754]
8000447e:	70 08       	ld.w	r8,r8[0x0]
80004480:	58 38       	cp.w	r8,3
80004482:	e0 81 01 5f 	brne	80004740 <udd_interrupt+0x5d4>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
80004486:	e8 69 00 00 	mov	r9,524288
8000448a:	fe 68 01 f0 	mov	r8,-130576
8000448e:	91 09       	st.w	r8[0x0],r9
80004490:	c5 89       	rjmp	80004740 <udd_interrupt+0x5d4>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
80004492:	fe 68 01 30 	mov	r8,-130768
80004496:	70 08       	ld.w	r8,r8[0x0]
80004498:	e2 18 00 10 	andl	r8,0x10,COH
8000449c:	c0 d1       	brne	800044b6 <udd_interrupt+0x34a>
8000449e:	fe f7 02 f6 	ld.w	r7,pc[758]
800044a2:	fe 69 01 34 	mov	r9,-130764
800044a6:	30 06       	mov	r6,0
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
800044a8:	fe 6a 00 00 	mov	r10,-131072
800044ac:	fc 15 02 00 	movh	r5,0x200
			}
			udd_ep_trans_done(ep);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
800044b0:	e0 64 10 00 	mov	r4,4096
800044b4:	c1 e8       	rjmp	800044f0 <udd_interrupt+0x384>
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
		// Underflow on IN packet
		udd_ack_nak_in(0);
800044b6:	31 09       	mov	r9,16
800044b8:	fe 68 01 60 	mov	r8,-130720
800044bc:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
800044be:	fe 68 01 30 	mov	r8,-130768
800044c2:	70 08       	ld.w	r8,r8[0x0]
800044c4:	e2 18 00 02 	andl	r8,0x2,COH
800044c8:	e0 81 01 3c 	brne	80004740 <udd_interrupt+0x5d4>
		return; // underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
800044cc:	fe f8 02 a0 	ld.w	r8,pc[672]
800044d0:	70 08       	ld.w	r8,r8[0x0]
800044d2:	58 18       	cp.w	r8,1
800044d4:	c0 41       	brne	800044dc <udd_interrupt+0x370>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
800044d6:	f0 1f 00 af 	mcall	80004790 <udd_interrupt+0x624>
800044da:	c3 39       	rjmp	80004740 <udd_interrupt+0x5d4>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
800044dc:	58 48       	cp.w	r8,4
800044de:	e0 81 01 31 	brne	80004740 <udd_interrupt+0x5d4>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
800044e2:	e8 69 00 00 	mov	r9,524288
800044e6:	fe 68 01 f0 	mov	r8,-130576
800044ea:	91 09       	st.w	r8[0x0],r9
800044ec:	c2 a9       	rjmp	80004740 <udd_interrupt+0x5d4>
800044ee:	16 96       	mov	r6,r11
800044f0:	ec cb ff ff 	sub	r11,r6,-1
800044f4:	0e 98       	mov	r8,r7
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
800044f6:	74 4e       	ld.w	lr,r10[0x10]
800044f8:	16 9c       	mov	r12,r11
800044fa:	ea 06 09 46 	lsl	r6,r5,r6
800044fe:	ed ee 00 0e 	and	lr,r6,lr
80004502:	c1 e0       	breq	8000453e <udd_interrupt+0x3d2>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
80004504:	74 1e       	ld.w	lr,r10[0x4]
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80004506:	ed ee 00 0e 	and	lr,r6,lr
8000450a:	c1 a0       	breq	8000453e <udd_interrupt+0x3d2>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			if( udd_endpoint_dma_get_status(ep)
8000450c:	f6 09 15 04 	lsl	r9,r11,0x4
80004510:	e0 39 fd 00 	sub	r9,130304
80004514:	72 3a       	ld.w	r10,r9[0xc]
80004516:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000451a:	e0 81 01 13 	brne	80004740 <udd_interrupt+0x5d4>
					& AVR32_USBB_UDDMA1_STATUS_CH_EN_MASK) {
				return true; // Ignore EOT_STA interrupt
			}
			udd_disable_endpoint_dma_interrupt(ep);
8000451e:	fe 6a 00 00 	mov	r10,-131072
80004522:	95 56       	st.w	r10[0x14],r6
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
80004524:	72 39       	ld.w	r9,r9[0xc]
80004526:	b1 89       	lsr	r9,0x10
					AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_MASK)
					>> AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
			if (nb_remaining) {
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->nb_trans -= nb_remaining;
80004528:	ef fa 10 03 	ld.wne	r10,r7[0xc]
8000452c:	f5 d9 e1 19 	subne	r9,r10,r9
80004530:	f1 f9 1a 03 	st.wne	r8[0xc],r9
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->nb_trans;
80004534:	f1 f9 1a 02 	st.wne	r8[0x8],r9
			}
			udd_ep_trans_done(ep);
80004538:	f0 1f 00 98 	mcall	80004798 <udd_interrupt+0x62c>
8000453c:	c0 29       	rjmp	80004740 <udd_interrupt+0x5d4>
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
8000453e:	74 46       	ld.w	r6,r10[0x10]
80004540:	e8 0c 09 4e 	lsl	lr,r4,r12
80004544:	fd e6 00 06 	and	r6,lr,r6
80004548:	c4 80       	breq	800045d8 <udd_interrupt+0x46c>
8000454a:	e0 76 fe d0 	mov	r6,130768
8000454e:	f2 06 00 02 	add	r2,r9,r6
80004552:	f2 c6 ff 70 	sub	r6,r9,-144
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
80004556:	6c 03       	ld.w	r3,r6[0x0]
80004558:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000455c:	c1 70       	breq	8000458a <udd_interrupt+0x41e>
8000455e:	72 03       	ld.w	r3,r9[0x0]
80004560:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80004564:	c1 30       	breq	8000458a <udd_interrupt+0x41e>
				udd_disable_in_send_interrupt(ep);
80004566:	fe 6a 02 20 	mov	r10,-130528
8000456a:	e4 0a 00 09 	add	r9,r2,r10
8000456e:	30 1a       	mov	r10,1
80004570:	93 0a       	st.w	r9[0x0],r10
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
80004572:	e0 32 fe a0 	sub	r2,130720
80004576:	85 0a       	st.w	r2[0x0],r10
				udd_ack_fifocon(ep);
80004578:	e0 6a 40 00 	mov	r10,16384
8000457c:	93 0a       	st.w	r9[0x0],r10
				udd_ep_finish_job(ptr_job, false, ep);
8000457e:	18 9a       	mov	r10,r12
80004580:	30 0b       	mov	r11,0
80004582:	10 9c       	mov	r12,r8
80004584:	f0 1f 00 86 	mcall	8000479c <udd_interrupt+0x630>
80004588:	cd c8       	rjmp	80004740 <udd_interrupt+0x5d4>
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep) && (0 == udd_nb_busy_bank(ep))) {
8000458a:	6c 0c       	ld.w	r12,r6[0x0]
8000458c:	e2 1c 10 00 	andl	r12,0x1000,COH
80004590:	c2 40       	breq	800045d8 <udd_interrupt+0x46c>
80004592:	72 0c       	ld.w	r12,r9[0x0]
80004594:	f9 dc c1 82 	bfextu	r12,r12,0xc,0x2
80004598:	c2 01       	brne	800045d8 <udd_interrupt+0x46c>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
8000459a:	fe 66 02 20 	mov	r6,-130528
8000459e:	e4 06 00 09 	add	r9,r2,r6
800045a2:	e0 6a 10 00 	mov	r10,4096
800045a6:	93 0a       	st.w	r9[0x0],r10
				udd_disable_endpoint_interrupt(ep);
800045a8:	fe 69 00 00 	mov	r9,-131072
800045ac:	93 5e       	st.w	r9[0x14],lr

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
800045ae:	70 09       	ld.w	r9,r8[0x0]
800045b0:	30 0a       	mov	r10,0
800045b2:	f3 da d3 a1 	bfins	r9,r10,0x1d,0x1
800045b6:	91 09       	st.w	r8[0x0],r9
				udd_disable_endpoint_bank_autoswitch(ep);
800045b8:	fe 6a 01 00 	mov	r10,-130816
800045bc:	e4 0a 00 08 	add	r8,r2,r10
800045c0:	70 09       	ld.w	r9,r8[0x0]
800045c2:	a9 d9       	cbr	r9,0x9
800045c4:	91 09       	st.w	r8[0x0],r9
				udd_enable_stall_handshake(ep);
800045c6:	e0 32 fe 10 	sub	r2,130576
800045ca:	e8 68 00 00 	mov	r8,524288
800045ce:	85 08       	st.w	r2[0x0],r8
				udd_reset_data_toggle(ep);
800045d0:	e4 68 00 00 	mov	r8,262144
800045d4:	85 08       	st.w	r2[0x0],r8
800045d6:	cb 58       	rjmp	80004740 <udd_interrupt+0x5d4>
800045d8:	2e c7       	sub	r7,-20
800045da:	2f c9       	sub	r9,-4
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
800045dc:	58 2b       	cp.w	r11,2
800045de:	c8 81       	brne	800044ee <udd_interrupt+0x382>
800045e0:	cb a8       	rjmp	80004754 <udd_interrupt+0x5e8>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
800045e2:	30 87       	mov	r7,8
800045e4:	fe 68 00 08 	mov	r8,-131064
800045e8:	91 07       	st.w	r8[0x0],r7
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
800045ea:	4e b6       	lddpc	r6,80004794 <udd_interrupt+0x628>
800045ec:	30 1a       	mov	r10,1
800045ee:	14 9b       	mov	r11,r10
800045f0:	0c 9c       	mov	r12,r6
800045f2:	f0 1f 00 6b 	mcall	8000479c <udd_interrupt+0x630>
800045f6:	30 2a       	mov	r10,2
800045f8:	30 1b       	mov	r11,1
800045fa:	ec cc ff ec 	sub	r12,r6,-20
800045fe:	f0 1f 00 68 	mcall	8000479c <udd_interrupt+0x630>
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
80004602:	f0 1f 00 68 	mcall	800047a0 <udd_interrupt+0x634>
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
80004606:	fe 68 00 00 	mov	r8,-131072
8000460a:	70 09       	ld.w	r9,r8[0x0]
8000460c:	e0 19 ff 80 	andl	r9,0xff80
80004610:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
80004612:	70 09       	ld.w	r9,r8[0x0]
80004614:	a7 b9       	sbr	r9,0x7
80004616:	91 09       	st.w	r8[0x0],r9

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
80004618:	fe 69 01 00 	mov	r9,-130816
8000461c:	72 0a       	ld.w	r10,r9[0x0]
8000461e:	ee 07 0c 47 	max	r7,r7,r7
80004622:	e0 6b 04 00 	mov	r11,1024
80004626:	ee 0b 0d 4b 	min	r11,r7,r11
8000462a:	a1 7b       	lsl	r11,0x1
8000462c:	20 1b       	sub	r11,1
8000462e:	f6 0b 12 00 	clz	r11,r11
80004632:	f6 0b 11 1c 	rsub	r11,r11,28
80004636:	a5 6b       	lsl	r11,0x4
80004638:	e2 1b 19 7c 	andl	r11,0x197c,COH
8000463c:	e0 1a e6 83 	andl	r10,0xe683
80004640:	f7 ea 10 0a 	or	r10,r11,r10
80004644:	93 0a       	st.w	r9[0x0],r10
			USB_EP_TYPE_CONTROL,
			0,
			USB_DEVICE_EP_CTRL_SIZE, AVR32_USBB_UECFG0_EPBK_SINGLE);

	udd_allocate_memory(0);
80004646:	72 0a       	ld.w	r10,r9[0x0]
80004648:	a1 ba       	sbr	r10,0x1
8000464a:	93 0a       	st.w	r9[0x0],r10
	udd_enable_endpoint(0);
8000464c:	70 79       	ld.w	r9,r8[0x1c]
8000464e:	a1 a9       	sbr	r9,0x0
80004650:	91 79       	st.w	r8[0x1c],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004652:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80004656:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
80004658:	fe 69 01 f0 	mov	r9,-130576
8000465c:	30 4b       	mov	r11,4
8000465e:	93 0b       	st.w	r9[0x0],r11
	udd_enable_out_received_interrupt(0);
80004660:	30 2b       	mov	r11,2
80004662:	93 0b       	st.w	r9[0x0],r11
	udd_enable_endpoint_interrupt(0);
80004664:	e0 69 10 00 	mov	r9,4096
80004668:	91 69       	st.w	r8[0x18],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000466a:	14 98       	mov	r8,r10
8000466c:	e6 18 00 01 	andh	r8,0x1,COH
80004670:	c0 21       	brne	80004674 <udd_interrupt+0x508>
      cpu_irq_enable();
80004672:	d5 03       	csrf	0x10
		// Reset USB Device Stack Core
		udc_reset();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
80004674:	f0 1f 00 40 	mcall	80004774 <udd_interrupt+0x608>
		goto udd_interrupt_end;
80004678:	c6 48       	rjmp	80004740 <udd_interrupt+0x5d4>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
8000467a:	fe 68 00 10 	mov	r8,-131056
8000467e:	70 08       	ld.w	r8,r8[0x0]
80004680:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004684:	c1 d0       	breq	800046be <udd_interrupt+0x552>
80004686:	fe 68 00 04 	mov	r8,-131068
8000468a:	70 08       	ld.w	r8,r8[0x0]
8000468c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004690:	c1 70       	breq	800046be <udd_interrupt+0x552>
		otg_unfreeze_clock();
80004692:	fe 68 08 00 	mov	r8,-129024
80004696:	70 09       	ld.w	r9,r8[0x0]
80004698:	af c9       	cbr	r9,0xe
8000469a:	91 09       	st.w	r8[0x0],r9
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
8000469c:	30 1a       	mov	r10,1
8000469e:	fe 69 00 14 	mov	r9,-131052
800046a2:	93 0a       	st.w	r9[0x0],r10
		udd_enable_wake_up_interrupt();
800046a4:	31 0a       	mov	r10,16
800046a6:	fe 69 00 18 	mov	r9,-131048
800046aa:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
800046ac:	70 09       	ld.w	r9,r8[0x0]
800046ae:	af a9       	sbr	r9,0xe
800046b0:	91 09       	st.w	r8[0x0],r9
		udd_sleep_mode(false); // Enter in SUSPEND mode
800046b2:	30 0c       	mov	r12,0
800046b4:	f0 1f 00 3c 	mcall	800047a4 <udd_interrupt+0x638>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
800046b8:	f0 1f 00 3c 	mcall	800047a8 <udd_interrupt+0x63c>
#endif
		goto udd_interrupt_end;
800046bc:	c4 28       	rjmp	80004740 <udd_interrupt+0x5d4>
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
800046be:	fe 68 00 10 	mov	r8,-131056
800046c2:	70 08       	ld.w	r8,r8[0x0]
800046c4:	e2 18 00 10 	andl	r8,0x10,COH
800046c8:	c1 f0       	breq	80004706 <udd_interrupt+0x59a>
800046ca:	fe 68 00 04 	mov	r8,-131068
800046ce:	70 08       	ld.w	r8,r8[0x0]
800046d0:	e2 18 00 10 	andl	r8,0x10,COH
800046d4:	c1 90       	breq	80004706 <udd_interrupt+0x59a>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
800046d6:	fe 68 08 00 	mov	r8,-129024
800046da:	70 09       	ld.w	r9,r8[0x0]
800046dc:	af c9       	cbr	r9,0xe
800046de:	91 09       	st.w	r8[0x0],r9

		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_otg_clock_usable() );
800046e0:	fe 69 08 04 	mov	r9,-129020
800046e4:	72 08       	ld.w	r8,r9[0x0]
800046e6:	e2 18 40 00 	andl	r8,0x4000,COH
800046ea:	cf d0       	breq	800046e4 <udd_interrupt+0x578>

		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
800046ec:	31 09       	mov	r9,16
800046ee:	fe 68 00 14 	mov	r8,-131052
800046f2:	91 09       	st.w	r8[0x0],r9
		udd_enable_suspend_interrupt();
800046f4:	30 1c       	mov	r12,1
800046f6:	fe 68 00 18 	mov	r8,-131048
800046fa:	91 0c       	st.w	r8[0x0],r12
		udd_sleep_mode(true); // Enter in IDLE mode
800046fc:	f0 1f 00 2a 	mcall	800047a4 <udd_interrupt+0x638>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
80004700:	f0 1f 00 2b 	mcall	800047ac <udd_interrupt+0x640>
#endif
		goto udd_interrupt_end;
80004704:	c1 e8       	rjmp	80004740 <udd_interrupt+0x5d4>
	}

	if (Is_otg_vbus_transition()) {
80004706:	fe 68 08 04 	mov	r8,-129020
8000470a:	70 08       	ld.w	r8,r8[0x0]
8000470c:	e2 18 00 02 	andl	r8,0x2,COH
80004710:	c1 80       	breq	80004740 <udd_interrupt+0x5d4>
		// Ack Vbus transition and send status to high level
		otg_unfreeze_clock();
80004712:	fe 68 08 00 	mov	r8,-129024
80004716:	70 09       	ld.w	r9,r8[0x0]
80004718:	af c9       	cbr	r9,0xe
8000471a:	91 09       	st.w	r8[0x0],r9
		otg_ack_vbus_transition();
8000471c:	30 2a       	mov	r10,2
8000471e:	fe 69 08 08 	mov	r9,-129016
80004722:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock();
80004724:	70 09       	ld.w	r9,r8[0x0]
80004726:	af a9       	sbr	r9,0xe
80004728:	91 09       	st.w	r8[0x0],r9
#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
		if (Is_otg_vbus_high()) {
8000472a:	fe 68 08 04 	mov	r8,-129020
8000472e:	70 08       	ld.w	r8,r8[0x0]
80004730:	e2 18 08 00 	andl	r8,0x800,COH
80004734:	c0 40       	breq	8000473c <udd_interrupt+0x5d0>
			udd_attach();
80004736:	f0 1f 00 1f 	mcall	800047b0 <udd_interrupt+0x644>
8000473a:	c0 38       	rjmp	80004740 <udd_interrupt+0x5d4>
		} else {
			udd_detach();
8000473c:	f0 1f 00 1e 	mcall	800047b4 <udd_interrupt+0x648>
		UDC_VBUS_EVENT(Is_otg_vbus_high());
#endif
		goto udd_interrupt_end;
	}
udd_interrupt_end:
	otg_data_memory_barrier();
80004740:	fe 68 00 00 	mov	r8,-131072
80004744:	f0 f8 08 18 	ld.w	r8,r8[2072]
	// consider that exiting from the USB interrupt will require a context switch.
	return pdTRUE;
#else
	return;
#endif
}
80004748:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
8000474c:	48 f9       	lddpc	r9,80004788 <udd_interrupt+0x61c>
8000474e:	b2 08       	st.h	r9[0x0],r8
80004750:	fe 9f fe 31 	bral	800043b2 <udd_interrupt+0x246>
	if (udd_ep_interrupt())
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
80004754:	fe 68 00 04 	mov	r8,-131068
80004758:	70 08       	ld.w	r8,r8[0x0]
8000475a:	e2 18 00 08 	andl	r8,0x8,COH
8000475e:	c8 e0       	breq	8000467a <udd_interrupt+0x50e>
80004760:	c4 1b       	rjmp	800045e2 <udd_interrupt+0x476>
80004762:	00 00       	add	r0,r0
80004764:	80 00       	ld.sh	r0,r0[0x0]
80004766:	66 a4       	ld.w	r4,r3[0x28]
80004768:	80 00       	ld.sh	r0,r0[0x0]
8000476a:	2d f4       	sub	r4,-33
8000476c:	00 00       	add	r0,r0
8000476e:	0a 74       	tst	r4,r5
80004770:	80 00       	ld.sh	r0,r0[0x0]
80004772:	38 c8       	mov	r8,-116
80004774:	80 00       	ld.sh	r0,r0[0x0]
80004776:	3d 94       	mov	r4,-39
80004778:	80 00       	ld.sh	r0,r0[0x0]
8000477a:	38 b0       	mov	r0,-117
8000477c:	00 00       	add	r0,r0
8000477e:	0b d4       	ld.ub	r4,r5[0x5]
80004780:	80 00       	ld.sh	r0,r0[0x0]
80004782:	69 20       	ld.w	r0,r4[0x48]
80004784:	00 00       	add	r0,r0
80004786:	0a 44       	or	r4,r5
80004788:	00 00       	add	r0,r0
8000478a:	0a 72       	tst	r2,r5
8000478c:	80 00       	ld.sh	r0,r0[0x0]
8000478e:	3d cc       	mov	r12,-36
80004790:	80 00       	ld.sh	r0,r0[0x0]
80004792:	3d 64       	mov	r4,-42
80004794:	00 00       	add	r0,r0
80004796:	0a 48       	or	r8,r5
80004798:	80 00       	ld.sh	r0,r0[0x0]
8000479a:	39 fc       	mov	r12,-97
8000479c:	80 00       	ld.sh	r0,r0[0x0]
8000479e:	38 dc       	mov	r12,-115
800047a0:	80 00       	ld.sh	r0,r0[0x0]
800047a2:	68 c4       	ld.w	r4,r4[0x30]
800047a4:	80 00       	ld.sh	r0,r0[0x0]
800047a6:	3b f0       	mov	r0,-65
800047a8:	80 00       	ld.sh	r0,r0[0x0]
800047aa:	2d c8       	sub	r8,-36
800047ac:	80 00       	ld.sh	r0,r0[0x0]
800047ae:	2c e4       	sub	r4,-50
800047b0:	80 00       	ld.sh	r0,r0[0x0]
800047b2:	3c 90       	mov	r0,-55
800047b4:	80 00       	ld.sh	r0,r0[0x0]
800047b6:	3c 68       	mov	r8,-58

800047b8 <uhd_get_speed>:
	cpu_irq_restore(flags);
}

uhd_speed_t uhd_get_speed(void)
{
	switch (uhd_get_speed_mode()) {
800047b8:	fe 68 08 04 	mov	r8,-129020
800047bc:	70 08       	ld.w	r8,r8[0x0]
800047be:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
800047c2:	58 28       	cp.w	r8,2
800047c4:	e0 88 00 03 	brls	800047ca <uhd_get_speed+0x12>
800047c8:	5e fd       	retal	0
800047ca:	48 39       	lddpc	r9,800047d4 <uhd_get_speed+0x1c>
800047cc:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]

	default:
		Assert(false);
		return UHD_SPEED_LOW;
	}
}
800047d0:	5e fc       	retal	r12
800047d2:	00 00       	add	r0,r0
800047d4:	80 00       	ld.sh	r0,r0[0x0]
800047d6:	d9 50       	acall	0x95

800047d8 <uhd_get_frame_number>:

uint16_t uhd_get_frame_number(void)
{
	return uhd_get_sof_number();
800047d8:	fe 68 04 20 	mov	r8,-130016
800047dc:	70 0c       	ld.w	r12,r8[0x0]
}
800047de:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
800047e2:	5e fc       	retal	r12

800047e4 <uhd_get_microframe_number>:

uint16_t uhd_get_microframe_number(void)
{
	return uhd_get_microsof_number();
800047e4:	fe 68 00 00 	mov	r8,-131072
800047e8:	f0 fc 04 20 	ld.w	r12,r8[1056]
}
800047ec:	f9 dc c0 0e 	bfextu	r12,r12,0x0,0xe
800047f0:	5e fc       	retal	r12
800047f2:	d7 03       	nop

800047f4 <uhd_send_reset>:

void uhd_send_reset(uhd_callback_reset_t callback)
{
	uhd_reset_callback = callback;
800047f4:	48 48       	lddpc	r8,80004804 <uhd_send_reset+0x10>
800047f6:	91 0c       	st.w	r8[0x0],r12
	uhd_start_reset();
800047f8:	fe 68 04 00 	mov	r8,-130048
800047fc:	70 09       	ld.w	r9,r8[0x0]
800047fe:	a9 b9       	sbr	r9,0x9
80004800:	91 09       	st.w	r8[0x0],r9
}
80004802:	5e fc       	retal	r12
80004804:	00 00       	add	r0,r0
80004806:	0a 80       	andn	r0,r5

80004808 <uhd_suspend>:

void uhd_suspend(void)
{
	if (uhd_ctrl_request_timeout) {
80004808:	49 28       	lddpc	r8,80004850 <uhd_suspend+0x48>
8000480a:	90 08       	ld.sh	r8,r8[0x0]
8000480c:	58 08       	cp.w	r8,0
8000480e:	c0 50       	breq	80004818 <uhd_suspend+0x10>
		// Delay suspend after setup requests
		uhd_b_suspend_requested = true;
80004810:	30 19       	mov	r9,1
80004812:	49 18       	lddpc	r8,80004854 <uhd_suspend+0x4c>
80004814:	b0 89       	st.b	r8[0x0],r9
		return;
80004816:	5e fc       	retal	r12
80004818:	fe 69 05 c4 	mov	r9,-129596
8000481c:	30 08       	mov	r8,0
8000481e:	10 9a       	mov	r10,r8
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
80004820:	e2 6c 00 00 	mov	r12,131072
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80004824:	72 0b       	ld.w	r11,r9[0x0]
{
	uhd_reset_callback = callback;
	uhd_start_reset();
}

void uhd_suspend(void)
80004826:	2f f8       	sub	r8,-1
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
80004828:	ee 1b 00 02 	eorh	r11,0x2
8000482c:	f7 db c2 21 	bfextu	r11,r11,0x11,0x1
80004830:	f6 08 09 4b 	lsl	r11,r11,r8
80004834:	16 4a       	or	r10,r11
80004836:	5c 5a       	castu.b	r10
80004838:	f2 cb ff d0 	sub	r11,r9,-48
		uhd_freeze_pipe(pipe);
8000483c:	97 0c       	st.w	r11[0x0],r12
8000483e:	2f c9       	sub	r9,-4
		uhd_b_suspend_requested = true;
		return;
	}
	// Save pipe freeze states and freeze pipes
	uhd_pipes_unfreeze = 0;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80004840:	58 68       	cp.w	r8,6
80004842:	cf 11       	brne	80004824 <uhd_suspend+0x1c>
80004844:	48 58       	lddpc	r8,80004858 <uhd_suspend+0x50>
80004846:	b0 8a       	st.b	r8[0x0],r10
		uhd_pipes_unfreeze |= (!Is_uhd_pipe_frozen(pipe)) << pipe;
		uhd_freeze_pipe(pipe);
	}
	// Wait three SOFs before entering in suspend state
	uhd_suspend_start = 3;
80004848:	30 39       	mov	r9,3
8000484a:	48 58       	lddpc	r8,8000485c <uhd_suspend+0x54>
8000484c:	b0 89       	st.b	r8[0x0],r9
8000484e:	5e fc       	retal	r12
80004850:	00 00       	add	r0,r0
80004852:	0b fc       	ld.ub	r12,r5[0x7]
80004854:	00 00       	add	r0,r0
80004856:	0b 00       	ld.w	r0,r5++
80004858:	00 00       	add	r0,r0
8000485a:	0a fd       	st.b	--r5,sp
8000485c:	00 00       	add	r0,r0
8000485e:	0a fc       	st.b	--r5,r12

80004860 <uhd_is_suspend>:
}

bool uhd_is_suspend(void)
{
	return !Is_uhd_sof_enabled();
80004860:	fe 68 04 00 	mov	r8,-130048
80004864:	70 0c       	ld.w	r12,r8[0x0]
80004866:	ec 1c 01 00 	eorl	r12,0x100
}
8000486a:	f9 dc c1 01 	bfextu	r12,r12,0x8,0x1
8000486e:	5e fc       	retal	r12

80004870 <uhd_ctrl_phase_zlp_in>:
 * \internal
 * \brief Starts the ZLP IN phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_in(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_IN;
80004870:	30 39       	mov	r9,3
80004872:	48 f8       	lddpc	r8,800048ac <uhd_ctrl_phase_zlp_in+0x3c>
80004874:	91 09       	st.w	r8[0x0],r9
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80004876:	fe 68 05 00 	mov	r8,-129792
8000487a:	70 09       	ld.w	r9,r8[0x0]
8000487c:	e0 19 fc ff 	andl	r9,0xfcff
80004880:	a9 a9       	sbr	r9,0x8
80004882:	91 09       	st.w	r8[0x0],r9
	uhd_ack_in_received(0);
80004884:	fe 69 05 60 	mov	r9,-129696
80004888:	30 18       	mov	r8,1
8000488a:	93 08       	st.w	r9[0x0],r8
	uhd_ack_short_packet(0);
8000488c:	e0 6a 00 80 	mov	r10,128
80004890:	93 0a       	st.w	r9[0x0],r10
	uhd_enable_in_received_interrupt(0);
80004892:	fe 69 05 f0 	mov	r9,-129552
80004896:	93 08       	st.w	r9[0x0],r8
	uhd_ack_fifocon(0);
80004898:	fe 68 06 20 	mov	r8,-129504
8000489c:	e0 69 40 00 	mov	r9,16384
800048a0:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
800048a2:	e2 69 00 00 	mov	r9,131072
800048a6:	91 09       	st.w	r8[0x0],r9
}
800048a8:	5e fc       	retal	r12
800048aa:	00 00       	add	r0,r0
800048ac:	00 00       	add	r0,r0
800048ae:	0b ec       	ld.ub	r12,r5[0x6]

800048b0 <uhd_ctrl_phase_data_out>:
/**
 * \internal
 * \brief Manages the DATA OUT phase on control endpoint
 */
static void uhd_ctrl_phase_data_out(void)
{
800048b0:	eb cd 40 e0 	pushm	r5-r7,lr
	uint8_t *ptr_ep_data;
	uint8_t ep_ctrl_size;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_OUT;
800048b4:	30 19       	mov	r9,1
800048b6:	4c 98       	lddpc	r8,800049d8 <uhd_ctrl_phase_data_out+0x128>
800048b8:	91 09       	st.w	r8[0x0],r9

	if (uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength) {
800048ba:	4c 98       	lddpc	r8,800049dc <uhd_ctrl_phase_data_out+0x12c>
800048bc:	70 0b       	ld.w	r11,r8[0x0]
800048be:	17 f9       	ld.ub	r9,r11[0x7]
800048c0:	f7 38 00 08 	ld.ub	r8,r11[8]
800048c4:	f1 e9 10 88 	or	r8,r8,r9<<0x8
800048c8:	4c 69       	lddpc	r9,800049e0 <uhd_ctrl_phase_data_out+0x130>
800048ca:	92 09       	ld.sh	r9,r9[0x0]
800048cc:	f0 09 19 00 	cp.h	r9,r8
800048d0:	c0 51       	brne	800048da <uhd_ctrl_phase_data_out+0x2a>
		// End of DATA phase
		uhd_ctrl_phase_zlp_in();
800048d2:	f0 1f 00 45 	mcall	800049e4 <uhd_ctrl_phase_data_out+0x134>
		return;
800048d6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
	}

	if (!uhd_ctrl_request_first->payload_size) {
800048da:	f7 09 00 10 	ld.sh	r9,r11[16]
800048de:	30 08       	mov	r8,0
800048e0:	f0 09 19 00 	cp.h	r9,r8
800048e4:	c1 21       	brne	80004908 <uhd_ctrl_phase_data_out+0x58>
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
				|| !uhd_ctrl_request_first->callback_run(
800048e6:	76 58       	ld.w	r8,r11[0x14]
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
800048e8:	58 08       	cp.w	r8,0
800048ea:	c0 b0       	breq	80004900 <uhd_ctrl_phase_data_out+0x50>
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
800048ec:	fe 69 04 24 	mov	r9,-130012
800048f0:	72 0c       	ld.w	r12,r9[0x0]
		return;
	}

	if (!uhd_ctrl_request_first->payload_size) {
		// Buffer empty, then request a new buffer
		if (uhd_ctrl_request_first->callback_run==NULL
800048f2:	f6 ca ff f0 	sub	r10,r11,-16
800048f6:	2f 4b       	sub	r11,-12
800048f8:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
800048fc:	5d 18       	icall	r8
800048fe:	c0 51       	brne	80004908 <uhd_ctrl_phase_data_out+0x58>
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
				&uhd_ctrl_request_first->payload,
				&uhd_ctrl_request_first->payload_size)) {
			// DATA phase aborted by host
			uhd_ctrl_phase_zlp_in();
80004900:	f0 1f 00 39 	mcall	800049e4 <uhd_ctrl_phase_data_out+0x134>
			return;
80004904:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
	}

#ifdef USB_HOST_HUB_SUPPORT
	// TODO
#else
	ep_ctrl_size = uhd_get_pipe_size(0);
80004908:	fe 68 05 00 	mov	r8,-129792
8000490c:	70 06       	ld.w	r6,r8[0x0]
8000490e:	ed d6 c0 83 	bfextu	r6,r6,0x4,0x3
80004912:	30 89       	mov	r9,8
80004914:	f2 06 09 46 	lsl	r6,r9,r6
80004918:	5c 56       	castu.b	r6
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
8000491a:	70 09       	ld.w	r9,r8[0x0]
8000491c:	e0 19 fc ff 	andl	r9,0xfcff
80004920:	a9 b9       	sbr	r9,0x9
80004922:	91 09       	st.w	r8[0x0],r9
	uhd_ack_out_ready(0);
80004924:	30 29       	mov	r9,2
80004926:	fe 68 05 60 	mov	r8,-129696
8000492a:	91 09       	st.w	r8[0x0],r9
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
8000492c:	4a c8       	lddpc	r8,800049dc <uhd_ctrl_phase_data_out+0x12c>
8000492e:	70 08       	ld.w	r8,r8[0x0]
80004930:	11 fa       	ld.ub	r10,r8[0x7]
80004932:	f1 39 00 08 	ld.ub	r9,r8[8]
80004936:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000493a:	4a aa       	lddpc	r10,800049e0 <uhd_ctrl_phase_data_out+0x130>
8000493c:	94 0a       	ld.sh	r10,r10[0x0]
8000493e:	f2 0a 19 00 	cp.h	r10,r9
80004942:	5f 3b       	srlo	r11
80004944:	30 09       	mov	r9,0
80004946:	f2 06 18 00 	cp.b	r6,r9
8000494a:	5f 1a       	srne	r10
8000494c:	f7 ea 00 0a 	and	r10,r11,r10
80004950:	f2 0a 18 00 	cp.b	r10,r9
80004954:	c3 30       	breq	800049ba <uhd_ctrl_phase_data_out+0x10a>
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
80004956:	f1 0a 00 10 	ld.sh	r10,r8[16]
8000495a:	30 09       	mov	r9,0
8000495c:	f2 0a 19 00 	cp.h	r10,r9
80004960:	c2 d0       	breq	800049ba <uhd_ctrl_phase_data_out+0x10a>
80004962:	fc 1b e0 00 	movh	r11,0xe000
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
		uhd_ctrl_nb_trans++;
80004966:	49 fa       	lddpc	r10,800049e0 <uhd_ctrl_phase_data_out+0x130>
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
80004968:	49 de       	lddpc	lr,800049dc <uhd_ctrl_phase_data_out+0x12c>

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
8000496a:	30 0c       	mov	r12,0
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
8000496c:	12 95       	mov	r5,r9
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
8000496e:	70 39       	ld.w	r9,r8[0xc]
80004970:	13 37       	ld.ub	r7,r9++
80004972:	16 c7       	st.b	r11++,r7
80004974:	91 39       	st.w	r8[0xc],r9
		uhd_ctrl_nb_trans++;
80004976:	94 08       	ld.sh	r8,r10[0x0]
80004978:	2f f8       	sub	r8,-1
8000497a:	b4 08       	st.h	r10[0x0],r8
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
8000497c:	7c 08       	ld.w	r8,lr[0x0]
8000497e:	f1 09 00 10 	ld.sh	r9,r8[16]
80004982:	20 19       	sub	r9,1
80004984:	f1 59 00 10 	st.h	r8[16],r9

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
	uhd_ack_out_ready(0);
	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
	while ((uhd_ctrl_nb_trans < uhd_ctrl_request_first->req.wLength)
80004988:	7c 08       	ld.w	r8,lr[0x0]
8000498a:	11 f7       	ld.ub	r7,r8[0x7]
8000498c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004990:	f3 e7 10 89 	or	r9,r9,r7<<0x8
80004994:	94 07       	ld.sh	r7,r10[0x0]
80004996:	f2 07 19 00 	cp.h	r7,r9
8000499a:	5f 37       	srlo	r7
8000499c:	ec 0b 01 09 	sub	r9,r6,r11
800049a0:	f8 09 18 00 	cp.b	r9,r12
800049a4:	5f 19       	srne	r9
800049a6:	ef e9 00 09 	and	r9,r7,r9
800049aa:	f8 09 18 00 	cp.b	r9,r12
800049ae:	c0 60       	breq	800049ba <uhd_ctrl_phase_data_out+0x10a>
			&& ep_ctrl_size && uhd_ctrl_request_first->payload_size) {
800049b0:	f1 09 00 10 	ld.sh	r9,r8[16]
800049b4:	ea 09 19 00 	cp.h	r9,r5
800049b8:	cd b1       	brne	8000496e <uhd_ctrl_phase_data_out+0xbe>
		*ptr_ep_data++ = *uhd_ctrl_request_first->payload++;
		uhd_ctrl_nb_trans++;
		ep_ctrl_size--;
		uhd_ctrl_request_first->payload_size--;
	}
	uhd_enable_out_ready_interrupt(0);
800049ba:	30 29       	mov	r9,2
800049bc:	fe 68 05 f0 	mov	r8,-129552
800049c0:	91 09       	st.w	r8[0x0],r9
	uhd_ack_fifocon(0);
800049c2:	fe 68 06 20 	mov	r8,-129504
800049c6:	e0 69 40 00 	mov	r9,16384
800049ca:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
800049cc:	e2 69 00 00 	mov	r9,131072
800049d0:	91 09       	st.w	r8[0x0],r9
800049d2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800049d6:	00 00       	add	r0,r0
800049d8:	00 00       	add	r0,r0
800049da:	0b ec       	ld.ub	r12,r5[0x6]
800049dc:	00 00       	add	r0,r0
800049de:	0b f0       	ld.ub	r0,r5[0x7]
800049e0:	00 00       	add	r0,r0
800049e2:	0b f4       	ld.ub	r4,r5[0x7]
800049e4:	80 00       	ld.sh	r0,r0[0x0]
800049e6:	48 70       	lddpc	r0,80004a00 <uhd_pipe_get_error+0x18>

800049e8 <uhd_pipe_get_error>:
 *
 * \return UHD transfer error
 */
static uhd_trans_status_t uhd_pipe_get_error(uint8_t pipe)
{
	uint32_t error = uhd_error_status(pipe) &
800049e8:	a3 6c       	lsl	r12,0x2
800049ea:	e0 3c f9 80 	sub	r12,129408
800049ee:	78 08       	ld.w	r8,r12[0x0]
			(AVR32_USBB_UPERR0_DATATGL_MASK |
			AVR32_USBB_UPERR0_TIMEOUT_MASK |
			AVR32_USBB_UPERR0_PID_MASK |
			AVR32_USBB_UPERR0_DATAPID_MASK);
	uhd_ack_all_errors(pipe);
800049f0:	30 09       	mov	r9,0
800049f2:	99 09       	st.w	r12[0x0],r9
800049f4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800049f8:	20 18       	sub	r8,1
800049fa:	58 28       	cp.w	r8,2
800049fc:	e0 88 00 04 	brls	80004a04 <uhd_pipe_get_error+0x1c>
80004a00:	30 6c       	mov	r12,6
80004a02:	5e fc       	retal	r12
80004a04:	48 29       	lddpc	r9,80004a0c <uhd_pipe_get_error+0x24>
80004a06:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
	case AVR32_USBB_UPERR0_DATAPID_MASK:
	case AVR32_USBB_UPERR0_PID_MASK:
	default:
		return UHD_TRANS_PIDFAILURE;
	}
}
80004a0a:	5e fc       	retal	r12
80004a0c:	80 00       	ld.sh	r0,r0[0x0]
80004a0e:	d9 44       	*unknown*

80004a10 <uhd_get_pipe>:
 * \param endp  Endpoint number
 *
 * \return Pipe number
 */
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
80004a10:	eb cd 40 fc 	pushm	r2-r7,lr
80004a14:	18 98       	mov	r8,r12
80004a16:	fe 6a 05 00 	mov	r10,-129792
80004a1a:	30 09       	mov	r9,0
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004a1c:	fe 64 00 00 	mov	r4,-131072
80004a20:	30 15       	mov	r5,1
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004a22:	37 f3       	mov	r3,127
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80004a24:	e0 62 00 80 	mov	r2,128
 * \param endp  Endpoint number
 *
 * \return Pipe number
 */
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
80004a28:	f9 d9 c0 08 	bfextu	r12,r9,0x0,0x8
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
80004a2c:	e8 fe 04 1c 	ld.w	lr,r4[1052]
80004a30:	12 96       	mov	r6,r9
80004a32:	ea 09 09 47 	lsl	r7,r5,r9
80004a36:	ef ee 00 0e 	and	lr,r7,lr
80004a3a:	c2 40       	breq	80004a82 <uhd_get_pipe+0x72>
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
80004a3c:	18 9e       	mov	lr,r12
80004a3e:	e2 1e 00 fc 	andl	lr,0xfc,COH
80004a42:	e0 3e fb dc 	sub	lr,130012
80004a46:	7c 07       	ld.w	r7,lr[0x0]
80004a48:	ed d9 c0 02 	bfextu	r6,r9,0x0,0x2
80004a4c:	a3 76       	lsl	r6,0x3
80004a4e:	e6 06 09 46 	lsl	r6,r3,r6
80004a52:	0c 9e       	mov	lr,r6
80004a54:	5c 9e       	brev	lr
80004a56:	fc 0e 12 00 	clz	lr,lr
80004a5a:	ef e6 00 06 	and	r6,r7,r6
80004a5e:	ec 0e 0a 46 	lsr	r6,r6,lr
80004a62:	0c 38       	cp.w	r8,r6
80004a64:	c0 f1       	brne	80004a82 <uhd_get_pipe+0x72>
			continue;
		}
		if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80004a66:	74 07       	ld.w	r7,r10[0x0]
80004a68:	74 0e       	ld.w	lr,r10[0x0]
80004a6a:	fd de c1 02 	bfextu	lr,lr,0x8,0x2
80004a6e:	58 1e       	cp.w	lr,1
80004a70:	e4 0e 17 00 	moveq	lr,r2
80004a74:	f9 be 01 00 	movne	lr,0
80004a78:	ef d7 c2 04 	bfextu	r7,r7,0x10,0x4
80004a7c:	0e 4e       	or	lr,r7
80004a7e:	1c 3b       	cp.w	r11,lr
80004a80:	c0 70       	breq	80004a8e <uhd_get_pipe+0x7e>
80004a82:	2f fc       	sub	r12,-1
80004a84:	5c 5c       	castu.b	r12
80004a86:	2f f9       	sub	r9,-1
80004a88:	2f ca       	sub	r10,-4
static uint8_t uhd_get_pipe(usb_add_t add, usb_ep_t endp)
{
	uint8_t pipe;

	// Search pipe
	for (pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80004a8a:	58 79       	cp.w	r9,7
80004a8c:	cc e1       	brne	80004a28 <uhd_get_pipe+0x18>
			continue;
		}
		break;
	}
	return pipe;
}
80004a8e:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80004a92:	d7 03       	nop

80004a94 <uhd_pipe_finish_job>:
 *
 * \param pipe   Pipe number
 * \param status Status of the transfer
 */
static void uhd_pipe_finish_job(uint8_t pipe, uhd_trans_status_t status)
{
80004a94:	eb cd 40 e0 	pushm	r5-r7,lr
	uhd_pipe_job_t *ptr_job;

	// Get job corresponding at endpoint
	ptr_job = &uhd_pipe_job[pipe - 1];
80004a98:	18 9a       	mov	r10,r12
80004a9a:	f8 c9 00 01 	sub	r9,r12,1
80004a9e:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004aa2:	49 d8       	lddpc	r8,80004b14 <uhd_pipe_finish_job+0x80>
80004aa4:	f0 09 00 29 	add	r9,r8,r9<<0x2
	if (ptr_job->busy == false) {
80004aa8:	72 08       	ld.w	r8,r9[0x0]
80004aaa:	58 08       	cp.w	r8,0
80004aac:	c3 24       	brge	80004b10 <uhd_pipe_finish_job+0x7c>
		return; // No job running
	}
	ptr_job->busy = false;
80004aae:	30 0e       	mov	lr,0
80004ab0:	f1 de d3 e1 	bfins	r8,lr,0x1f,0x1
80004ab4:	93 08       	st.w	r9[0x0],r8
	if (NULL == ptr_job->call_end) {
80004ab6:	72 48       	ld.w	r8,r9[0x10]
80004ab8:	58 08       	cp.w	r8,0
80004aba:	c2 b0       	breq	80004b10 <uhd_pipe_finish_job+0x7c>
		return; // No callback linked to job
	}
	ptr_job->call_end(uhd_get_configured_address(pipe),
			uhd_get_pipe_endpoint_address(pipe),
80004abc:	a3 6a       	lsl	r10,0x2
80004abe:	e0 3a fb 00 	sub	r10,129792
80004ac2:	74 0e       	ld.w	lr,r10[0x0]
80004ac4:	74 07       	ld.w	r7,r10[0x0]
	}
	ptr_job->busy = false;
	if (NULL == ptr_job->call_end) {
		return; // No callback linked to job
	}
	ptr_job->call_end(uhd_get_configured_address(pipe),
80004ac6:	ef d7 c1 02 	bfextu	r7,r7,0x8,0x2
80004aca:	e0 6a 00 80 	mov	r10,128
80004ace:	58 17       	cp.w	r7,1
80004ad0:	f4 07 17 00 	moveq	r7,r10
80004ad4:	f9 b7 01 00 	movne	r7,0
80004ad8:	18 9a       	mov	r10,r12
80004ada:	e2 1a 03 fc 	andl	r10,0x3fc,COH
80004ade:	e0 3a fb dc 	sub	r10,130012
80004ae2:	74 05       	ld.w	r5,r10[0x0]
80004ae4:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
80004ae8:	a3 7c       	lsl	r12,0x3
80004aea:	37 fa       	mov	r10,127
80004aec:	f4 0c 09 4a 	lsl	r10,r10,r12
80004af0:	14 96       	mov	r6,r10
80004af2:	5c 96       	brev	r6
80004af4:	ec 06 12 00 	clz	r6,r6
80004af8:	fd de c2 04 	bfextu	lr,lr,0x10,0x4
80004afc:	f5 e5 00 0c 	and	r12,r10,r5
80004b00:	f8 06 0a 4c 	lsr	r12,r12,r6
80004b04:	72 39       	ld.w	r9,r9[0xc]
80004b06:	16 9a       	mov	r10,r11
80004b08:	ef ee 10 0b 	or	r11,r7,lr
80004b0c:	5c 5c       	castu.b	r12
80004b0e:	5d 18       	icall	r8
80004b10:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004b14:	00 00       	add	r0,r0
80004b16:	0a 84       	andn	r4,r5

80004b18 <uhd_ep_abort_pipe>:
 *
 * \param pipe   Pipe number
 * \param status Reason of abort
 */
static void uhd_ep_abort_pipe(uint8_t pipe, uhd_trans_status_t status)
{
80004b18:	d4 01       	pushm	lr
80004b1a:	18 99       	mov	r9,r12
	// Stop transfer
	uhd_reset_pipe(pipe);
80004b1c:	fe 68 00 00 	mov	r8,-131072
80004b20:	f0 fe 04 1c 	ld.w	lr,r8[1052]
80004b24:	e0 7a 00 00 	mov	r10,65536
80004b28:	f4 0c 09 4a 	lsl	r10,r10,r12
80004b2c:	f5 ee 10 0e 	or	lr,r10,lr
80004b30:	f1 4e 04 1c 	st.w	r8[1052],lr
80004b34:	f0 fe 04 1c 	ld.w	lr,r8[1052]
80004b38:	5c da       	com	r10
80004b3a:	1c 6a       	and	r10,lr
80004b3c:	f1 4a 04 1c 	st.w	r8[1052],r10

	// Autoswitch bank and interrupts has been reseted, then re-enable it
	uhd_enable_pipe_bank_autoswitch(pipe);
80004b40:	f8 08 15 02 	lsl	r8,r12,0x2
80004b44:	fe 6e 05 00 	mov	lr,-129792
80004b48:	f0 0e 00 0a 	add	r10,r8,lr
80004b4c:	74 0e       	ld.w	lr,r10[0x0]
80004b4e:	ab ae       	sbr	lr,0xa
80004b50:	95 0e       	st.w	r10[0x0],lr
	uhd_enable_stall_interrupt(pipe);
80004b52:	fe 6e 05 f0 	mov	lr,-129552
80004b56:	f0 0e 00 0a 	add	r10,r8,lr
80004b5a:	34 0e       	mov	lr,64
80004b5c:	95 0e       	st.w	r10[0x0],lr
	uhd_enable_pipe_error_interrupt(pipe);
80004b5e:	30 8e       	mov	lr,8
80004b60:	95 0e       	st.w	r10[0x0],lr

	uhd_disable_out_ready_interrupt(pipe);
80004b62:	e0 38 f9 e0 	sub	r8,129504
80004b66:	30 2a       	mov	r10,2
80004b68:	91 0a       	st.w	r8[0x0],r10
	uhd_pipe_dma_set_control(pipe, 0);
80004b6a:	a5 69       	lsl	r9,0x4
80004b6c:	e0 39 f9 00 	sub	r9,129280
80004b70:	30 08       	mov	r8,0
80004b72:	93 28       	st.w	r9[0x8],r8
	uhd_pipe_finish_job(pipe, status);
80004b74:	f0 1f 00 02 	mcall	80004b7c <uhd_ep_abort_pipe+0x64>
}
80004b78:	d8 02       	popm	pc
80004b7a:	00 00       	add	r0,r0
80004b7c:	80 00       	ld.sh	r0,r0[0x0]
80004b7e:	4a 94       	lddpc	r4,80004c20 <uhd_pipe_trans_complet+0xa0>

80004b80 <uhd_pipe_trans_complet>:
 * \brief Computes and starts the next transfer on a pipe
 *
 * \param pipe  Pipe number
 */
static void uhd_pipe_trans_complet(uint8_t pipe)
{
80004b80:	eb cd 40 f8 	pushm	r3-r7,lr
	iram_size_t max_trans;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &uhd_pipe_job[pipe - 1];
80004b84:	18 9a       	mov	r10,r12
80004b86:	f8 c8 00 01 	sub	r8,r12,1
80004b8a:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004b8e:	4e a9       	lddpc	r9,80004d34 <uhd_pipe_trans_complet+0x1b4>
80004b90:	f2 08 00 28 	add	r8,r9,r8<<0x2

	if (!ptr_job->busy) {
80004b94:	70 09       	ld.w	r9,r8[0x0]
80004b96:	58 09       	cp.w	r9,0
80004b98:	e0 84 00 cc 	brge	80004d30 <uhd_pipe_trans_complet+0x1b0>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
80004b9c:	70 3e       	ld.w	lr,r8[0xc]
80004b9e:	70 27       	ld.w	r7,r8[0x8]
80004ba0:	0e 3e       	cp.w	lr,r7
80004ba2:	e0 80 00 9d 	breq	80004cdc <uhd_pipe_trans_complet+0x15c>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
		max_trans = UHD_PIPE_MAX_TRANS;
		if (uhd_is_pipe_in(pipe)) {
80004ba6:	f8 06 15 02 	lsl	r6,r12,0x2
80004baa:	fe 6b 05 00 	mov	r11,-129792
80004bae:	ec 0b 00 09 	add	r9,r6,r11
80004bb2:	72 0b       	ld.w	r11,r9[0x0]
80004bb4:	f7 db c1 02 	bfextu	r11,r11,0x8,0x2
80004bb8:	58 1b       	cp.w	r11,1
80004bba:	c1 21       	brne	80004bde <uhd_pipe_trans_complet+0x5e>
			// 256 is the maximum of IN requests via UPINRQ
			if ((256L*uhd_get_pipe_size(pipe))<UHD_PIPE_MAX_TRANS) {
80004bbc:	72 0b       	ld.w	r11,r9[0x0]
80004bbe:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80004bc2:	e0 65 08 00 	mov	r5,2048
80004bc6:	ea 0b 09 4b 	lsl	r11,r5,r11
80004bca:	e0 4b ff ff 	cp.w	r11,65535
80004bce:	e0 89 00 08 	brgt	80004bde <uhd_pipe_trans_complet+0x5e>
				 max_trans = 256L * uhd_get_pipe_size(pipe);
80004bd2:	72 0b       	ld.w	r11,r9[0x0]
80004bd4:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80004bd8:	ea 0b 09 4b 	lsl	r11,r5,r11
80004bdc:	c0 38       	rjmp	80004be2 <uhd_pipe_trans_complet+0x62>
80004bde:	e0 7b 00 00 	mov	r11,65536
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
80004be2:	ee 0e 01 0e 	sub	lr,r7,lr
80004be6:	1c 3b       	cp.w	r11,lr
80004be8:	fc 0b 17 b0 	movhi	r11,lr
			// The USB hardware supports a maximum
			// transfer size of UHD_PIPE_MAX_TRANS Bytes
			next_trans = max_trans;
		}

		if (next_trans == UHD_PIPE_MAX_TRANS) {
80004bec:	e0 5b 00 00 	cp.w	r11,65536
80004bf0:	c0 31       	brne	80004bf6 <uhd_pipe_trans_complet+0x76>
80004bf2:	30 07       	mov	r7,0
80004bf4:	c0 38       	rjmp	80004bfa <uhd_pipe_trans_complet+0x7a>
			// Set 0 to transfer the maximum
			uhd_dma_ctrl = (0 <<
					AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		} else {
			uhd_dma_ctrl = (next_trans <<
80004bf6:	f6 07 15 10 	lsl	r7,r11,0x10
					AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UHDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		}

		if (uhd_is_pipe_out(pipe)) {
80004bfa:	72 0e       	ld.w	lr,r9[0x0]
80004bfc:	fd de c1 02 	bfextu	lr,lr,0x8,0x2
80004c00:	58 2e       	cp.w	lr,2
80004c02:	c1 21       	brne	80004c26 <uhd_pipe_trans_complet+0xa6>
			if (0 != next_trans % uhd_get_pipe_size(pipe)) {
80004c04:	72 0e       	ld.w	lr,r9[0x0]
80004c06:	fd de c0 83 	bfextu	lr,lr,0x4,0x3
80004c0a:	30 85       	mov	r5,8
80004c0c:	ea 0e 09 4e 	lsl	lr,r5,lr
80004c10:	20 1e       	sub	lr,1
80004c12:	f7 ee 00 0e 	and	lr,r11,lr
80004c16:	c1 70       	breq	80004c44 <uhd_pipe_trans_complet+0xc4>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
80004c18:	0a 47       	or	r7,r5
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
80004c1a:	70 0e       	ld.w	lr,r8[0x0]
80004c1c:	30 05       	mov	r5,0
80004c1e:	fd d5 d3 c1 	bfins	lr,r5,0x1e,0x1
80004c22:	91 0e       	st.w	r8[0x0],lr
80004c24:	c1 08       	rjmp	80004c44 <uhd_pipe_trans_complet+0xc4>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != uhd_get_pipe_type(pipe))
80004c26:	72 0e       	ld.w	lr,r9[0x0]
80004c28:	fd de c1 82 	bfextu	lr,lr,0xc,0x2
80004c2c:	58 1e       	cp.w	lr,1
80004c2e:	c0 91       	brne	80004c40 <uhd_pipe_trans_complet+0xc0>
					|| (next_trans <= uhd_get_pipe_size(pipe))) {
80004c30:	72 0e       	ld.w	lr,r9[0x0]
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != uhd_get_pipe_type(pipe))
80004c32:	fd de c0 83 	bfextu	lr,lr,0x4,0x3
80004c36:	30 85       	mov	r5,8
80004c38:	ea 0e 09 4e 	lsl	lr,r5,lr
80004c3c:	16 3e       	cp.w	lr,r11
80004c3e:	c0 33       	brcs	80004c44 <uhd_pipe_trans_complet+0xc4>
					|| (next_trans <= uhd_get_pipe_size(pipe))) {
				// Enable short packet reception
				uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_EOT_IRQ_EN_MASK
80004c40:	e8 17 00 14 	orl	r7,0x14
						| AVR32_USBB_UHDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		uhd_pipe_dma_set_addr(pipe, (U32) &ptr_job->buf[ptr_job->nb_trans]);
80004c44:	f4 0e 15 04 	lsl	lr,r10,0x4
80004c48:	e0 3e f9 00 	sub	lr,129280
80004c4c:	70 14       	ld.w	r4,r8[0x4]
80004c4e:	70 35       	ld.w	r5,r8[0xc]
80004c50:	e8 05 00 05 	add	r5,r4,r5
80004c54:	9d 15       	st.w	lr[0x4],r5

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004c56:	e1 b4 00 00 	mfsr	r4,0x0
	cpu_irq_disable();
80004c5a:	d3 03       	ssrf	0x10
				AVR32_USBB_UHDMA1_CONTROL_CH_EN_MASK;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if( !(uhd_pipe_dma_get_status(pipe)
80004c5c:	7c 35       	ld.w	r5,lr[0xc]
80004c5e:	e2 15 00 10 	andl	r5,0x10,COH
80004c62:	c3 71       	brne	80004cd0 <uhd_pipe_trans_complet+0x150>
				& AVR32_USBB_UHDMA1_STATUS_EOT_STA_MASK)) {
			if (uhd_is_pipe_in(pipe)) {
80004c64:	72 0a       	ld.w	r10,r9[0x0]
80004c66:	f5 da c1 02 	bfextu	r10,r10,0x8,0x2
80004c6a:	58 1a       	cp.w	r10,1
80004c6c:	c1 d1       	brne	80004ca6 <uhd_pipe_trans_complet+0x126>
				uhd_in_request_number(pipe,
80004c6e:	fe 6c 06 50 	mov	r12,-129456
80004c72:	ec 0c 00 0a 	add	r10,r6,r12
80004c76:	74 05       	ld.w	r5,r10[0x0]
80004c78:	72 0c       	ld.w	r12,r9[0x0]
80004c7a:	72 09       	ld.w	r9,r9[0x0]
80004c7c:	f9 dc c0 83 	bfextu	r12,r12,0x4,0x3
80004c80:	30 83       	mov	r3,8
80004c82:	e6 0c 09 4c 	lsl	r12,r3,r12
80004c86:	20 1c       	sub	r12,1
80004c88:	16 0c       	add	r12,r11
80004c8a:	f3 d9 c0 83 	bfextu	r9,r9,0x4,0x3
80004c8e:	2f d9       	sub	r9,-3
80004c90:	f8 09 0a 4c 	lsr	r12,r12,r9
80004c94:	20 1c       	sub	r12,1
80004c96:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8
80004c9a:	0a 99       	mov	r9,r5
80004c9c:	e0 19 ff 00 	andl	r9,0xff00
80004ca0:	f9 e9 10 09 	or	r9,r12,r9
80004ca4:	95 09       	st.w	r10[0x0],r9
						(next_trans+uhd_get_pipe_size(pipe)-1)/uhd_get_pipe_size(pipe));
			}
			uhd_disable_bank_interrupt(pipe);
80004ca6:	e0 36 f9 e0 	sub	r6,129504
80004caa:	e0 69 10 00 	mov	r9,4096
80004cae:	8d 09       	st.w	r6[0x0],r9
			uhd_unfreeze_pipe(pipe);
80004cb0:	e2 69 00 00 	mov	r9,131072
80004cb4:	8d 09       	st.w	r6[0x0],r9
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		uhd_pipe_dma_set_addr(pipe, (U32) &ptr_job->buf[ptr_job->nb_trans]);
		uhd_dma_ctrl |= AVR32_USBB_UHDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80004cb6:	e8 17 00 21 	orl	r7,0x21
				uhd_in_request_number(pipe,
						(next_trans+uhd_get_pipe_size(pipe)-1)/uhd_get_pipe_size(pipe));
			}
			uhd_disable_bank_interrupt(pipe);
			uhd_unfreeze_pipe(pipe);
			uhd_pipe_dma_set_control(pipe, uhd_dma_ctrl);
80004cba:	9d 27       	st.w	lr[0x8],r7
			ptr_job->nb_trans += next_trans;
80004cbc:	70 39       	ld.w	r9,r8[0xc]
80004cbe:	f2 0b 00 0b 	add	r11,r9,r11
80004cc2:	91 3b       	st.w	r8[0xc],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004cc4:	e6 14 00 01 	andh	r4,0x1,COH
80004cc8:	c0 21       	brne	80004ccc <uhd_pipe_trans_complet+0x14c>
      cpu_irq_enable();
80004cca:	d5 03       	csrf	0x10
			cpu_irq_restore(flags);
			return;
80004ccc:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004cd0:	e6 14 00 01 	andh	r4,0x1,COH
80004cd4:	c0 21       	brne	80004cd8 <uhd_pipe_trans_complet+0x158>
      cpu_irq_enable();
80004cd6:	d5 03       	csrf	0x10
		}
		cpu_irq_restore(flags);
		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->nb_trans;
80004cd8:	70 39       	ld.w	r9,r8[0xc]
80004cda:	91 29       	st.w	r8[0x8],r9
	}
	if (uhd_is_pipe_out(pipe)) {
80004cdc:	a3 6a       	lsl	r10,0x2
80004cde:	fe 6b 05 00 	mov	r11,-129792
80004ce2:	f4 0b 00 09 	add	r9,r10,r11
80004ce6:	72 09       	ld.w	r9,r9[0x0]
80004ce8:	f3 d9 c1 02 	bfextu	r9,r9,0x8,0x2
80004cec:	58 29       	cp.w	r9,2
80004cee:	c1 e1       	brne	80004d2a <uhd_pipe_trans_complet+0x1aa>
		if (ptr_job->b_shortpacket) {
80004cf0:	70 08       	ld.w	r8,r8[0x0]
80004cf2:	e6 18 40 00 	andh	r8,0x4000,COH
80004cf6:	c1 a0       	breq	80004d2a <uhd_pipe_trans_complet+0x1aa>
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			uhd_ack_out_ready(pipe);
80004cf8:	fe 69 05 60 	mov	r9,-129696
80004cfc:	f4 09 00 08 	add	r8,r10,r9
80004d00:	30 29       	mov	r9,2
80004d02:	91 09       	st.w	r8[0x0],r9
			if (Is_uhd_write_enabled(pipe)) {
80004d04:	fe 6c 05 30 	mov	r12,-129744
80004d08:	f4 0c 00 08 	add	r8,r10,r12
80004d0c:	70 08       	ld.w	r8,r8[0x0]
80004d0e:	e6 18 00 01 	andh	r8,0x1,COH
80004d12:	c0 60       	breq	80004d1e <uhd_pipe_trans_complet+0x19e>
				// Force interrupt in case of pipe already free
				uhd_raise_out_ready(pipe);
80004d14:	fe 6b 05 90 	mov	r11,-129648
80004d18:	f4 0b 00 08 	add	r8,r10,r11
80004d1c:	91 09       	st.w	r8[0x0],r9
			}
			uhd_enable_out_ready_interrupt(pipe);
80004d1e:	e0 3a fa 10 	sub	r10,129552
80004d22:	30 28       	mov	r8,2
80004d24:	95 08       	st.w	r10[0x0],r8
			return;
80004d26:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
		}
	}
	// Call callback to signal end of transfer
	uhd_pipe_finish_job(pipe, UHD_TRANS_NOERROR);
80004d2a:	30 0b       	mov	r11,0
80004d2c:	f0 1f 00 03 	mcall	80004d38 <uhd_pipe_trans_complet+0x1b8>
80004d30:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80004d34:	00 00       	add	r0,r0
80004d36:	0a 84       	andn	r4,r5
80004d38:	80 00       	ld.sh	r0,r0[0x0]
80004d3a:	4a 94       	lddpc	r4,80004ddc <uhd_sleep_mode+0x1c>

80004d3c <uhd_ep_run>:
		bool b_shortpacket,
		uint8_t *buf,
		iram_size_t buf_size,
		uint16_t timeout,
		uhd_callback_trans_t callback)
{
80004d3c:	eb cd 40 f8 	pushm	r3-r7,lr
80004d40:	fa c4 ff e8 	sub	r4,sp,-24
80004d44:	14 93       	mov	r3,r10
80004d46:	12 96       	mov	r6,r9
80004d48:	10 95       	mov	r5,r8
80004d4a:	68 07       	ld.w	r7,r4[0x0]
80004d4c:	68 14       	ld.w	r4,r4[0x4]
	irqflags_t flags;
	uint8_t pipe;
	uhd_pipe_job_t *ptr_job;

	pipe = uhd_get_pipe(add,endp);
80004d4e:	f0 1f 00 1a 	mcall	80004db4 <uhd_ep_run+0x78>
	if (pipe == AVR32_USBB_EPT_NUM) {
80004d52:	30 78       	mov	r8,7
80004d54:	f0 0c 18 00 	cp.b	r12,r8
80004d58:	c0 31       	brne	80004d5e <uhd_ep_run+0x22>
80004d5a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		return false; // pipe not found
	}

	// Get job about pipe
	ptr_job = &uhd_pipe_job[pipe-1];
80004d5e:	f8 c8 00 01 	sub	r8,r12,1
80004d62:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004d66:	49 59       	lddpc	r9,80004db8 <uhd_ep_run+0x7c>
80004d68:	f2 08 00 28 	add	r8,r9,r8<<0x2

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004d6c:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80004d70:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
80004d72:	70 09       	ld.w	r9,r8[0x0]
80004d74:	58 09       	cp.w	r9,0
80004d76:	c0 74       	brge	80004d84 <uhd_ep_run+0x48>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004d78:	e6 1a 00 01 	andh	r10,0x1,COH
80004d7c:	c0 21       	brne	80004d80 <uhd_ep_run+0x44>
      cpu_irq_enable();
80004d7e:	d5 03       	csrf	0x10
   }

	barrier();
80004d80:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false; // Job already on going
	}
	ptr_job->busy = true;
80004d84:	70 09       	ld.w	r9,r8[0x0]
80004d86:	30 1b       	mov	r11,1
80004d88:	f3 db d3 e1 	bfins	r9,r11,0x1f,0x1
80004d8c:	91 09       	st.w	r8[0x0],r9

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
80004d8e:	91 16       	st.w	r8[0x4],r6
	ptr_job->buf_size = buf_size;
80004d90:	91 25       	st.w	r8[0x8],r5
	ptr_job->nb_trans = 0;
80004d92:	30 09       	mov	r9,0
80004d94:	91 39       	st.w	r8[0xc],r9
	ptr_job->timeout = timeout;
80004d96:	b0 17       	st.h	r8[0x2],r7
	ptr_job->b_shortpacket = b_shortpacket;
80004d98:	70 09       	ld.w	r9,r8[0x0]
80004d9a:	f3 d3 d3 c1 	bfins	r9,r3,0x1e,0x1
80004d9e:	91 09       	st.w	r8[0x0],r9
	ptr_job->call_end = callback;
80004da0:	91 44       	st.w	r8[0x10],r4
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004da2:	e6 1a 00 01 	andh	r10,0x1,COH
80004da6:	c0 21       	brne	80004daa <uhd_ep_run+0x6e>
      cpu_irq_enable();
80004da8:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Request first transfer
	uhd_pipe_trans_complet(pipe);
80004daa:	f0 1f 00 05 	mcall	80004dbc <uhd_ep_run+0x80>
80004dae:	e3 cf 90 f8 	ldm	sp++,r3-r7,pc,r12=1
80004db2:	00 00       	add	r0,r0
80004db4:	80 00       	ld.sh	r0,r0[0x0]
80004db6:	4a 10       	lddpc	r0,80004e38 <uhd_sleep_mode+0x78>
80004db8:	00 00       	add	r0,r0
80004dba:	0a 84       	andn	r4,r5
80004dbc:	80 00       	ld.sh	r0,r0[0x0]
80004dbe:	4b 80       	lddpc	r0,80004e9c <uhd_resume+0x28>

80004dc0 <uhd_sleep_mode>:
/*! \brief Manages the sleep mode following the USBB state
 *
 * \param new_state  New USBB state
 */
static void uhd_sleep_mode(enum uhd_usbb_state_enum new_state)
{
80004dc0:	20 6d       	sub	sp,24
		SLEEPMGR_STOP,   // UHD_STATE_NO_VBUS
#endif
		SLEEPMGR_IDLE,   // UHD_STATE_DISCONNECT
		SLEEPMGR_STATIC, // UHD_STATE_SUSPEND
		SLEEPMGR_IDLE,   // UHD_STATE_IDLE
	};
80004dc2:	4a a9       	lddpc	r9,80004e68 <uhd_sleep_mode+0xa8>
80004dc4:	f2 ea 00 00 	ld.d	r10,r9[0]
80004dc8:	fa eb 00 00 	st.d	sp[0],r10
80004dcc:	f2 ea 00 08 	ld.d	r10,r9[8]
80004dd0:	fa eb 00 08 	st.d	sp[8],r10
80004dd4:	f2 ea 00 10 	ld.d	r10,r9[16]
80004dd8:	fa eb 00 10 	st.d	sp[16],r10
	static enum uhd_usbb_state_enum uhd_state = UHD_STATE_OFF;

	if (uhd_state == new_state) {
80004ddc:	4a 48       	lddpc	r8,80004e6c <uhd_sleep_mode+0xac>
80004dde:	70 08       	ld.w	r8,r8[0x0]
80004de0:	18 38       	cp.w	r8,r12
80004de2:	c4 10       	breq	80004e64 <uhd_sleep_mode+0xa4>
		return; // No change
	}
	if (new_state != UHD_STATE_OFF) {
80004de4:	58 0c       	cp.w	r12,0
80004de6:	c1 d0       	breq	80004e20 <uhd_sleep_mode+0x60>
		// Lock new limit
		sleepmgr_lock_mode( sleep_mode[new_state] );
80004de8:	fa c9 ff e8 	sub	r9,sp,-24
80004dec:	f2 0c 00 28 	add	r8,r9,r12<<0x2
80004df0:	f0 f8 ff e8 	ld.w	r8,r8[-24]
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80004df4:	49 f9       	lddpc	r9,80004e70 <uhd_sleep_mode+0xb0>
80004df6:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80004dfa:	3f f9       	mov	r9,-1
80004dfc:	f2 0a 18 00 	cp.b	r10,r9
80004e00:	c0 21       	brne	80004e04 <uhd_sleep_mode+0x44>
80004e02:	c0 08       	rjmp	80004e02 <uhd_sleep_mode+0x42>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004e04:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80004e08:	d3 03       	ssrf	0x10
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80004e0a:	49 a9       	lddpc	r9,80004e70 <uhd_sleep_mode+0xb0>
80004e0c:	f2 08 07 0b 	ld.ub	r11,r9[r8]
80004e10:	2f fb       	sub	r11,-1
80004e12:	f2 08 0b 0b 	st.b	r9[r8],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004e16:	14 98       	mov	r8,r10
80004e18:	e6 18 00 01 	andh	r8,0x1,COH
80004e1c:	c0 21       	brne	80004e20 <uhd_sleep_mode+0x60>
      cpu_irq_enable();
80004e1e:	d5 03       	csrf	0x10
	}
	if (uhd_state != UHD_STATE_OFF) {
80004e20:	49 38       	lddpc	r8,80004e6c <uhd_sleep_mode+0xac>
80004e22:	70 08       	ld.w	r8,r8[0x0]
80004e24:	58 08       	cp.w	r8,0
80004e26:	c1 d0       	breq	80004e60 <uhd_sleep_mode+0xa0>
		// Unlock old limit
		sleepmgr_unlock_mode( sleep_mode[uhd_state] );
80004e28:	fa c9 ff e8 	sub	r9,sp,-24
80004e2c:	f2 08 00 28 	add	r8,r9,r8<<0x2
80004e30:	f0 f8 ff e8 	ld.w	r8,r8[-24]
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
80004e34:	48 f9       	lddpc	r9,80004e70 <uhd_sleep_mode+0xb0>
80004e36:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80004e3a:	30 09       	mov	r9,0
80004e3c:	f2 0a 18 00 	cp.b	r10,r9
80004e40:	c0 21       	brne	80004e44 <uhd_sleep_mode+0x84>
80004e42:	c0 08       	rjmp	80004e42 <uhd_sleep_mode+0x82>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004e44:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80004e48:	d3 03       	ssrf	0x10
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
80004e4a:	48 a9       	lddpc	r9,80004e70 <uhd_sleep_mode+0xb0>
80004e4c:	f2 08 07 0b 	ld.ub	r11,r9[r8]
80004e50:	20 1b       	sub	r11,1
80004e52:	f2 08 0b 0b 	st.b	r9[r8],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004e56:	14 98       	mov	r8,r10
80004e58:	e6 18 00 01 	andh	r8,0x1,COH
80004e5c:	c0 21       	brne	80004e60 <uhd_sleep_mode+0xa0>
      cpu_irq_enable();
80004e5e:	d5 03       	csrf	0x10
	}
	uhd_state = new_state;
80004e60:	48 38       	lddpc	r8,80004e6c <uhd_sleep_mode+0xac>
80004e62:	91 0c       	st.w	r8[0x0],r12
}
80004e64:	2f ad       	sub	sp,-24
80004e66:	5e fc       	retal	r12
80004e68:	80 00       	ld.sh	r0,r0[0x0]
80004e6a:	d9 2c       	*unknown*
80004e6c:	00 00       	add	r0,r0
80004e6e:	0a 7c       	tst	r12,r5
80004e70:	00 00       	add	r0,r0
80004e72:	0c 00       	add	r0,r6

80004e74 <uhd_resume>:
{
	return !Is_uhd_sof_enabled();
}

void uhd_resume(void)
{
80004e74:	d4 01       	pushm	lr
	if (Is_uhd_sof_enabled()) {
80004e76:	fe 68 04 00 	mov	r8,-130048
80004e7a:	70 08       	ld.w	r8,r8[0x0]
80004e7c:	e2 18 01 00 	andl	r8,0x100,COH
80004e80:	c0 e0       	breq	80004e9c <uhd_resume+0x28>
		// Currently in IDLE mode (!=Suspend)
		if (uhd_suspend_start) {
80004e82:	49 38       	lddpc	r8,80004ecc <uhd_resume+0x58>
80004e84:	11 89       	ld.ub	r9,r8[0x0]
80004e86:	30 08       	mov	r8,0
80004e88:	f0 09 18 00 	cp.b	r9,r8
80004e8c:	c1 e0       	breq	80004ec8 <uhd_resume+0x54>
			// Suspend mode on going
			// then stop it and start resume event
			uhd_suspend_start = 0;
80004e8e:	10 99       	mov	r9,r8
80004e90:	48 f8       	lddpc	r8,80004ecc <uhd_resume+0x58>
80004e92:	b0 89       	st.b	r8[0x0],r9
			uhd_resume_start = 1;
80004e94:	30 19       	mov	r9,1
80004e96:	48 f8       	lddpc	r8,80004ed0 <uhd_resume+0x5c>
80004e98:	b0 89       	st.b	r8[0x0],r9
80004e9a:	d8 02       	popm	pc
		}
		return;
	}
	// Check USB clock ready after a potential sleep mode < IDLE
	while (!Is_otg_clock_usable());
80004e9c:	fe 69 08 04 	mov	r9,-129020
80004ea0:	72 08       	ld.w	r8,r9[0x0]
80004ea2:	e2 18 40 00 	andl	r8,0x4000,COH
80004ea6:	cf d0       	breq	80004ea0 <uhd_resume+0x2c>
	otg_unfreeze_clock();
80004ea8:	fe 68 08 00 	mov	r8,-129024
80004eac:	70 09       	ld.w	r9,r8[0x0]
80004eae:	af c9       	cbr	r9,0xe
80004eb0:	91 09       	st.w	r8[0x0],r9
	uhd_enable_sof();
80004eb2:	fe 68 04 00 	mov	r8,-130048
80004eb6:	70 09       	ld.w	r9,r8[0x0]
80004eb8:	a9 a9       	sbr	r9,0x8
80004eba:	91 09       	st.w	r8[0x0],r9
	uhd_send_resume();
80004ebc:	70 09       	ld.w	r9,r8[0x0]
80004ebe:	ab a9       	sbr	r9,0xa
80004ec0:	91 09       	st.w	r8[0x0],r9
	uhd_sleep_mode(UHD_STATE_IDLE);
80004ec2:	30 5c       	mov	r12,5
80004ec4:	f0 1f 00 04 	mcall	80004ed4 <uhd_resume+0x60>
80004ec8:	d8 02       	popm	pc
80004eca:	00 00       	add	r0,r0
80004ecc:	00 00       	add	r0,r0
80004ece:	0a fc       	st.b	--r5,r12
80004ed0:	00 00       	add	r0,r0
80004ed2:	0a ff       	st.b	--r5,pc
80004ed4:	80 00       	ld.sh	r0,r0[0x0]
80004ed6:	4d c0       	lddpc	r0,80005044 <uhd_setup_request+0x20>

80004ed8 <uhd_ctrl_request_end>:
 * \internal
 * \brief Call the callback linked to control request
 * and start the next request from the queue.
*/
static void uhd_ctrl_request_end(uhd_trans_status_t status)
{
80004ed8:	eb cd 40 e0 	pushm	r5-r7,lr
80004edc:	18 95       	mov	r5,r12
	irqflags_t flags;
	uhd_callback_setup_end_t callback_end;
	struct uhd_ctrl_request_t *request_to_free;
	bool b_new_request;

	uhd_ctrl_request_timeout = 0;
80004ede:	30 09       	mov	r9,0
80004ee0:	49 78       	lddpc	r8,80004f3c <uhd_ctrl_request_end+0x64>
80004ee2:	b0 09       	st.h	r8[0x0],r9

	// Remove request from the control request list
	callback_end = uhd_ctrl_request_first->callback_end;
80004ee4:	49 78       	lddpc	r8,80004f40 <uhd_ctrl_request_end+0x68>
80004ee6:	70 0c       	ld.w	r12,r8[0x0]
80004ee8:	78 66       	ld.w	r6,r12[0x18]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004eea:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80004eee:	d3 03       	ssrf	0x10
	request_to_free = uhd_ctrl_request_first;
	flags = cpu_irq_save();
	uhd_ctrl_request_first = uhd_ctrl_request_first->next_request;
80004ef0:	70 0a       	ld.w	r10,r8[0x0]
80004ef2:	74 77       	ld.w	r7,r10[0x1c]
80004ef4:	91 07       	st.w	r8[0x0],r7
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004ef6:	12 98       	mov	r8,r9
80004ef8:	e6 18 00 01 	andh	r8,0x1,COH
80004efc:	c0 21       	brne	80004f00 <uhd_ctrl_request_end+0x28>
      cpu_irq_enable();
80004efe:	d5 03       	csrf	0x10
	b_new_request = (uhd_ctrl_request_first != NULL);
	cpu_irq_restore(flags);
	free(request_to_free);
80004f00:	f0 1f 00 11 	mcall	80004f44 <uhd_ctrl_request_end+0x6c>

	// Call callback
	if (callback_end != NULL) {
80004f04:	58 06       	cp.w	r6,0
80004f06:	c0 a0       	breq	80004f1a <uhd_ctrl_request_end+0x42>
		callback_end(uhd_get_configured_address(0), status, uhd_ctrl_nb_trans);
80004f08:	fe 68 04 24 	mov	r8,-130012
80004f0c:	70 0c       	ld.w	r12,r8[0x0]
80004f0e:	48 f8       	lddpc	r8,80004f48 <uhd_ctrl_request_end+0x70>
80004f10:	90 8a       	ld.uh	r10,r8[0x0]
80004f12:	0a 9b       	mov	r11,r5
80004f14:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80004f18:	5d 16       	icall	r6
	}

	// If a setup request is pending and no started by previous callback
	if (b_new_request) {
80004f1a:	58 07       	cp.w	r7,0
80004f1c:	c0 30       	breq	80004f22 <uhd_ctrl_request_end+0x4a>
		uhd_ctrl_phase_setup();
80004f1e:	f0 1f 00 0c 	mcall	80004f4c <uhd_ctrl_request_end+0x74>
	}
	if (uhd_b_suspend_requested) {
80004f22:	48 c8       	lddpc	r8,80004f50 <uhd_ctrl_request_end+0x78>
80004f24:	11 89       	ld.ub	r9,r8[0x0]
80004f26:	30 08       	mov	r8,0
80004f28:	f0 09 18 00 	cp.b	r9,r8
80004f2c:	c0 60       	breq	80004f38 <uhd_ctrl_request_end+0x60>
		// A suspend request has been delay after all setup request
		uhd_b_suspend_requested = false;
80004f2e:	10 99       	mov	r9,r8
80004f30:	48 88       	lddpc	r8,80004f50 <uhd_ctrl_request_end+0x78>
80004f32:	b0 89       	st.b	r8[0x0],r9
		uhd_suspend();
80004f34:	f0 1f 00 08 	mcall	80004f54 <uhd_ctrl_request_end+0x7c>
80004f38:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004f3c:	00 00       	add	r0,r0
80004f3e:	0b fc       	ld.ub	r12,r5[0x7]
80004f40:	00 00       	add	r0,r0
80004f42:	0b f0       	ld.ub	r0,r5[0x7]
80004f44:	80 00       	ld.sh	r0,r0[0x0]
80004f46:	7c 0c       	ld.w	r12,lr[0x0]
80004f48:	00 00       	add	r0,r0
80004f4a:	0b f4       	ld.ub	r4,r5[0x7]
80004f4c:	80 00       	ld.sh	r0,r0[0x0]
80004f4e:	4f 58       	lddpc	r8,80005120 <uhd_ep_free+0x78>
80004f50:	00 00       	add	r0,r0
80004f52:	0b 00       	ld.w	r0,r5++
80004f54:	80 00       	ld.sh	r0,r0[0x0]
80004f56:	48 08       	lddpc	r8,80004f54 <uhd_ctrl_request_end+0x7c>

80004f58 <uhd_ctrl_phase_setup>:
/**
 * \internal
 * \brief Sends a USB setup packet to start a control request sequence
 */
static void uhd_ctrl_phase_setup(void)
{
80004f58:	eb cd 40 80 	pushm	r7,lr
80004f5c:	20 2d       	sub	sp,8
		usb_setup_req_t req;
		uint64_t value64;
	} setup;
	volatile uint64_t *ptr_ep_data;

	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_SETUP;
80004f5e:	30 07       	mov	r7,0
80004f60:	4a b8       	lddpc	r8,8000500c <uhd_ctrl_phase_setup+0xb4>
80004f62:	91 07       	st.w	r8[0x0],r7
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));
80004f64:	4a b8       	lddpc	r8,80005010 <uhd_ctrl_phase_setup+0xb8>
80004f66:	70 0b       	ld.w	r11,r8[0x0]
80004f68:	30 8a       	mov	r10,8
80004f6a:	2f fb       	sub	r11,-1
80004f6c:	1a 9c       	mov	r12,sp
80004f6e:	f0 1f 00 2a 	mcall	80005014 <uhd_ctrl_phase_setup+0xbc>
80004f72:	40 09       	lddsp	r9,sp[0x0]
80004f74:	40 18       	lddsp	r8,sp[0x4]

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
80004f76:	f5 d9 b0 10 	bfexts	r10,r9,0x0,0x10
80004f7a:	5c ca       	swap.bh	r10
80004f7c:	5c 8a       	casts.h	r10
80004f7e:	f3 da d0 10 	bfins	r9,r10,0x0,0x10
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
80004f82:	f0 0a 14 10 	asr	r10,r8,0x10
80004f86:	5c ca       	swap.bh	r10
80004f88:	5c 8a       	casts.h	r10
80004f8a:	f1 da d2 10 	bfins	r8,r10,0x10,0x10
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80004f8e:	f5 d8 b0 10 	bfexts	r10,r8,0x0,0x10
80004f92:	5c ca       	swap.bh	r10
80004f94:	5c 8a       	casts.h	r10
	uhd_ctrl_nb_trans = 0;
80004f96:	4a 1b       	lddpc	r11,80005018 <uhd_ctrl_phase_setup+0xc0>
80004f98:	b6 07       	st.h	r11[0x0],r7
	}
#error TODO check address in list
	// Reconfigure USB address of pipe 0 used for all control endpoints
	uhd_configure_address(0, uhd_ctrl_request_first->add);
#else
	if (!Is_uhd_pipe_enabled(0) ||
80004f9a:	fe 6b 00 00 	mov	r11,-131072
80004f9e:	f6 fb 04 1c 	ld.w	r11,r11[1052]
80004fa2:	f7 db c0 01 	bfextu	r11,r11,0x0,0x1
80004fa6:	c0 b0       	breq	80004fbc <uhd_ctrl_phase_setup+0x64>
			(uhd_ctrl_request_first->add != uhd_get_configured_address(0))) {
80004fa8:	fe 6b 04 24 	mov	r11,-130012
80004fac:	76 0b       	ld.w	r11,r11[0x0]
80004fae:	49 9c       	lddpc	r12,80005010 <uhd_ctrl_phase_setup+0xb8>
80004fb0:	78 0c       	ld.w	r12,r12[0x0]
80004fb2:	19 8c       	ld.ub	r12,r12[0x0]
80004fb4:	f7 db c0 07 	bfextu	r11,r11,0x0,0x7
80004fb8:	16 3c       	cp.w	r12,r11
80004fba:	c0 50       	breq	80004fc4 <uhd_ctrl_phase_setup+0x6c>
		uhd_ctrl_request_end(UHD_TRANS_DISCONNECT);
80004fbc:	30 1c       	mov	r12,1
80004fbe:	f0 1f 00 18 	mcall	8000501c <uhd_ctrl_phase_setup+0xc4>
		return; // Endpoint not valid
80004fc2:	c2 28       	rjmp	80005006 <uhd_ctrl_phase_setup+0xae>
	}
#endif

	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
80004fc4:	fe 6b 05 00 	mov	r11,-129792
80004fc8:	76 0c       	ld.w	r12,r11[0x0]
80004fca:	e0 1c fc ff 	andl	r12,0xfcff
80004fce:	97 0c       	st.w	r11[0x0],r12
	uhd_ack_setup_ready(0);
80004fd0:	30 4c       	mov	r12,4
80004fd2:	fe 6b 05 60 	mov	r11,-129696
80004fd6:	97 0c       	st.w	r11[0x0],r12
	memcpy( &setup.req, &uhd_ctrl_request_first->req, sizeof(usb_setup_req_t));

	// Manage LSB/MSB to fit with CPU usage
	setup.req.wValue = cpu_to_le16(setup.req.wValue);
	setup.req.wIndex = cpu_to_le16(setup.req.wIndex);
	setup.req.wLength = cpu_to_le16(setup.req.wLength);
80004fd8:	f1 da d0 10 	bfins	r8,r10,0x0,0x10
	// Fill pipe
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_SETUP);
	uhd_ack_setup_ready(0);
	Assert(sizeof(setup) == sizeof(uint64_t));
	ptr_ep_data = (volatile uint64_t *)&uhd_get_pipe_fifo_access(0, 64);
	*ptr_ep_data = setup.value64;
80004fdc:	12 9b       	mov	r11,r9
80004fde:	10 9a       	mov	r10,r8
80004fe0:	fc 18 e0 00 	movh	r8,0xe000
80004fe4:	f0 eb 00 00 	st.d	r8[0],r10

	uhd_ctrl_request_timeout = 5000;
80004fe8:	e0 69 13 88 	mov	r9,5000
80004fec:	48 d8       	lddpc	r8,80005020 <uhd_ctrl_phase_setup+0xc8>
80004fee:	b0 09       	st.h	r8[0x0],r9
	uhd_enable_setup_ready_interrupt(0);
80004ff0:	fe 68 05 f0 	mov	r8,-129552
80004ff4:	91 0c       	st.w	r8[0x0],r12
	uhd_ack_fifocon(0);
80004ff6:	fe 68 06 20 	mov	r8,-129504
80004ffa:	e0 69 40 00 	mov	r9,16384
80004ffe:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
80005000:	e2 69 00 00 	mov	r9,131072
80005004:	91 09       	st.w	r8[0x0],r9
}
80005006:	2f ed       	sub	sp,-8
80005008:	e3 cd 80 80 	ldm	sp++,r7,pc
8000500c:	00 00       	add	r0,r0
8000500e:	0b ec       	ld.ub	r12,r5[0x6]
80005010:	00 00       	add	r0,r0
80005012:	0b f0       	ld.ub	r0,r5[0x7]
80005014:	80 00       	ld.sh	r0,r0[0x0]
80005016:	80 54       	ld.sh	r4,r0[0xa]
80005018:	00 00       	add	r0,r0
8000501a:	0b f4       	ld.ub	r4,r5[0x7]
8000501c:	80 00       	ld.sh	r0,r0[0x0]
8000501e:	4e d8       	lddpc	r8,800051d0 <uhd_ep_alloc+0x54>
80005020:	00 00       	add	r0,r0
80005022:	0b fc       	ld.ub	r12,r5[0x7]

80005024 <uhd_setup_request>:
		usb_setup_req_t *req,
		uint8_t *payload,
		uint16_t payload_size,
		uhd_callback_setup_run_t callback_run,
		uhd_callback_setup_end_t callback_end)
{
80005024:	eb cd 40 fe 	pushm	r1-r7,lr
80005028:	18 95       	mov	r5,r12
8000502a:	16 96       	mov	r6,r11
8000502c:	14 93       	mov	r3,r10
8000502e:	12 94       	mov	r4,r9
80005030:	10 92       	mov	r2,r8
80005032:	40 81       	lddsp	r1,sp[0x20]
	irqflags_t flags;
	struct uhd_ctrl_request_t *request;
	bool b_start_request = false;

	request = malloc( sizeof(struct uhd_ctrl_request_t) );
80005034:	32 0c       	mov	r12,32
80005036:	f0 1f 00 18 	mcall	80005094 <uhd_setup_request+0x70>
8000503a:	18 97       	mov	r7,r12
	if (request == NULL) {
8000503c:	c0 31       	brne	80005042 <uhd_setup_request+0x1e>
8000503e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
		Assert(false);
		return false;
	}

	// Fill structure
	request->add = (uint8_t) add;
80005042:	18 c5       	st.b	r12++,r5
	memcpy(&request->req, req, sizeof(usb_setup_req_t));
80005044:	30 8a       	mov	r10,8
80005046:	0c 9b       	mov	r11,r6
80005048:	f0 1f 00 14 	mcall	80005098 <uhd_setup_request+0x74>
	request->payload = payload;
8000504c:	8f 33       	st.w	r7[0xc],r3
	request->payload_size = payload_size;
8000504e:	ef 54 00 10 	st.h	r7[16],r4
	request->callback_run = callback_run;
80005052:	8f 52       	st.w	r7[0x14],r2
	request->callback_end = callback_end;
80005054:	8f 61       	st.w	r7[0x18],r1
	request->next_request = NULL;
80005056:	30 08       	mov	r8,0
80005058:	8f 78       	st.w	r7[0x1c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000505a:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000505e:	d3 03       	ssrf	0x10

	// Add this request in the queue
	flags = cpu_irq_save();
	if (uhd_ctrl_request_first == NULL) {
80005060:	48 f8       	lddpc	r8,8000509c <uhd_setup_request+0x78>
80005062:	70 08       	ld.w	r8,r8[0x0]
80005064:	58 08       	cp.w	r8,0
80005066:	c0 51       	brne	80005070 <uhd_setup_request+0x4c>
		uhd_ctrl_request_first = request;
80005068:	48 d8       	lddpc	r8,8000509c <uhd_setup_request+0x78>
8000506a:	91 07       	st.w	r8[0x0],r7
8000506c:	30 18       	mov	r8,1
8000506e:	c0 58       	rjmp	80005078 <uhd_setup_request+0x54>
		b_start_request = true;
	} else {
		uhd_ctrl_request_last->next_request = request;
80005070:	48 c8       	lddpc	r8,800050a0 <uhd_setup_request+0x7c>
80005072:	70 08       	ld.w	r8,r8[0x0]
80005074:	91 77       	st.w	r8[0x1c],r7
80005076:	30 08       	mov	r8,0
	}
	uhd_ctrl_request_last = request;
80005078:	48 aa       	lddpc	r10,800050a0 <uhd_setup_request+0x7c>
8000507a:	95 07       	st.w	r10[0x0],r7
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000507c:	e6 19 00 01 	andh	r9,0x1,COH
80005080:	c0 21       	brne	80005084 <uhd_setup_request+0x60>
      cpu_irq_enable();
80005082:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (b_start_request) {
80005084:	58 08       	cp.w	r8,0
80005086:	c0 31       	brne	8000508c <uhd_setup_request+0x68>
80005088:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
		// Start immediately request
		uhd_ctrl_phase_setup();
8000508c:	f0 1f 00 06 	mcall	800050a4 <uhd_setup_request+0x80>
80005090:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80005094:	80 00       	ld.sh	r0,r0[0x0]
80005096:	7c 1c       	ld.w	r12,lr[0x4]
80005098:	80 00       	ld.sh	r0,r0[0x0]
8000509a:	80 54       	ld.sh	r4,r0[0xa]
8000509c:	00 00       	add	r0,r0
8000509e:	0b f0       	ld.ub	r0,r5[0x7]
800050a0:	00 00       	add	r0,r0
800050a2:	0b f8       	ld.ub	r8,r5[0x7]
800050a4:	80 00       	ld.sh	r0,r0[0x0]
800050a6:	4f 58       	lddpc	r8,80005278 <uhd_ep_alloc+0xfc>

800050a8 <uhd_ep_free>:
	return false;
}


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
800050a8:	d4 31       	pushm	r0-r7,lr
800050aa:	18 92       	mov	r2,r12
800050ac:	16 90       	mov	r0,r11
800050ae:	30 16       	mov	r6,1
800050b0:	30 07       	mov	r7,0
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800050b2:	fe 64 00 00 	mov	r4,-131072
800050b6:	0c 93       	mov	r3,r6
		}
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
800050b8:	30 65       	mov	r5,6
		if (!Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800050ba:	37 f1       	mov	r1,127
800050bc:	c0 48       	rjmp	800050c4 <uhd_ep_free+0x1c>
	return false;
}


void uhd_ep_free(usb_add_t add, usb_ep_t endp)
{
800050be:	2f f7       	sub	r7,-1
800050c0:	2f f6       	sub	r6,-1
800050c2:	5c 56       	castu.b	r6
800050c4:	0e 98       	mov	r8,r7
800050c6:	5c 58       	castu.b	r8
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (!Is_uhd_pipe_enabled(pipe)) {
800050c8:	e8 fa 04 1c 	ld.w	r10,r4[1052]
800050cc:	10 9c       	mov	r12,r8
800050ce:	e6 08 09 49 	lsl	r9,r3,r8
800050d2:	f3 ea 00 0a 	and	r10,r9,r10
800050d6:	c4 70       	breq	80005164 <uhd_ep_free+0xbc>
			continue;
		}
		if (add != uhd_get_configured_address(pipe)) {
800050d8:	10 9a       	mov	r10,r8
800050da:	e2 1a 00 fc 	andl	r10,0xfc,COH
800050de:	e0 3a fb dc 	sub	r10,130012
800050e2:	74 0e       	ld.w	lr,r10[0x0]
800050e4:	f5 d8 c0 02 	bfextu	r10,r8,0x0,0x2
800050e8:	a3 7a       	lsl	r10,0x3
800050ea:	e2 0a 09 4a 	lsl	r10,r1,r10
800050ee:	14 9b       	mov	r11,r10
800050f0:	5c 9b       	brev	r11
800050f2:	f6 0b 12 00 	clz	r11,r11
800050f6:	1c 6a       	and	r10,lr
800050f8:	f4 0b 0a 4a 	lsr	r10,r10,r11
800050fc:	14 32       	cp.w	r2,r10
800050fe:	c3 31       	brne	80005164 <uhd_ep_free+0xbc>
			continue;
		}
		if (endp != 0xFF) {
80005100:	3f fe       	mov	lr,-1
80005102:	fc 00 18 00 	cp.b	r0,lr
80005106:	c1 50       	breq	80005130 <uhd_ep_free+0x88>
			// Disable specific endpoint number
			if (endp != uhd_get_pipe_endpoint_address(pipe)) {
80005108:	f0 0a 15 02 	lsl	r10,r8,0x2
8000510c:	e0 3a fb 00 	sub	r10,129792
80005110:	74 0b       	ld.w	r11,r10[0x0]
80005112:	74 0a       	ld.w	r10,r10[0x0]
80005114:	f5 da c1 02 	bfextu	r10,r10,0x8,0x2
80005118:	e0 6e 00 80 	mov	lr,128
8000511c:	58 1a       	cp.w	r10,1
8000511e:	fc 0a 17 00 	moveq	r10,lr
80005122:	f9 ba 01 00 	movne	r10,0
80005126:	f7 db c2 04 	bfextu	r11,r11,0x10,0x4
8000512a:	16 4a       	or	r10,r11
8000512c:	14 30       	cp.w	r0,r10
8000512e:	c1 b1       	brne	80005164 <uhd_ep_free+0xbc>
				continue; // Mismatch
			}
		}
		// Unalloc pipe
		uhd_disable_pipe(pipe);
80005130:	e8 fa 04 1c 	ld.w	r10,r4[1052]
80005134:	5c d9       	com	r9
80005136:	14 69       	and	r9,r10
80005138:	e9 49 04 1c 	st.w	r4[1052],r9
		uhd_unallocate_memory(pipe);
8000513c:	f0 09 15 02 	lsl	r9,r8,0x2
80005140:	e0 39 fb 00 	sub	r9,129792
80005144:	72 0a       	ld.w	r10,r9[0x0]
80005146:	a1 da       	cbr	r10,0x1
80005148:	93 0a       	st.w	r9[0x0],r10

		// Stop transfer on this pipe
#ifndef USB_HOST_HUB_SUPPORT
		if (pipe == 0) {
8000514a:	58 08       	cp.w	r8,0
8000514c:	c0 91       	brne	8000515e <uhd_ep_free+0xb6>
			// Endpoint control
			if (uhd_ctrl_request_timeout) {
8000514e:	48 9a       	lddpc	r10,80005170 <uhd_ep_free+0xc8>
80005150:	94 08       	ld.sh	r8,r10[0x0]
80005152:	58 08       	cp.w	r8,0
80005154:	c0 80       	breq	80005164 <uhd_ep_free+0xbc>
				uhd_ctrl_request_end(UHD_TRANS_DISCONNECT);
80005156:	06 9c       	mov	r12,r3
80005158:	f0 1f 00 07 	mcall	80005174 <uhd_ep_free+0xcc>
8000515c:	cb 1b       	rjmp	800050be <uhd_ep_free+0x16>
			}
			continue;
		}
#endif
		// Endpoint interrupt, bulk or isochronous
		uhd_ep_abort_pipe(pipe, UHD_TRANS_DISCONNECT);
8000515e:	06 9b       	mov	r11,r3
80005160:	f0 1f 00 06 	mcall	80005178 <uhd_ep_free+0xd0>
		}
		return;
	}
#endif
	// Search endpoint(s) in all pipes
	for (uint8_t pipe = 0; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80005164:	ea 06 18 00 	cp.b	r6,r5
80005168:	fe 98 ff ab 	brls	800050be <uhd_ep_free+0x16>
		}
#endif
		// Endpoint interrupt, bulk or isochronous
		uhd_ep_abort_pipe(pipe, UHD_TRANS_DISCONNECT);
	}
}
8000516c:	d8 32       	popm	r0-r7,pc
8000516e:	00 00       	add	r0,r0
80005170:	00 00       	add	r0,r0
80005172:	0b fc       	ld.ub	r12,r5[0x7]
80005174:	80 00       	ld.sh	r0,r0[0x0]
80005176:	4e d8       	lddpc	r8,80005328 <uhd_ep0_alloc+0x3e>
80005178:	80 00       	ld.sh	r0,r0[0x0]
8000517a:	4b 18       	lddpc	r8,8000523c <uhd_ep_alloc+0xc0>

8000517c <uhd_ep_alloc>:
	uhd_enable_pipe_interrupt(0);
	return true;
}

bool uhd_ep_alloc(usb_add_t add, usb_ep_desc_t * ep_desc)
{
8000517c:	d4 31       	pushm	r0-r7,lr
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		if (Is_uhd_pipe_enabled(pipe)) {
8000517e:	fe 68 00 00 	mov	r8,-131072
80005182:	f0 f8 04 1c 	ld.w	r8,r8[1052]
80005186:	e2 18 00 02 	andl	r8,0x2,COH
8000518a:	c1 60       	breq	800051b6 <uhd_ep_alloc+0x3a>
8000518c:	30 09       	mov	r9,0
8000518e:	fe 64 00 00 	mov	r4,-131072
80005192:	30 15       	mov	r5,1
80005194:	f2 c6 ff fe 	sub	r6,r9,-2
80005198:	5c 56       	castu.b	r6
8000519a:	e8 fa 04 1c 	ld.w	r10,r4[1052]
8000519e:	f2 c8 ff fe 	sub	r8,r9,-2
800051a2:	ea 08 09 4e 	lsl	lr,r5,r8
800051a6:	1c 97       	mov	r7,lr
800051a8:	fd ea 00 0a 	and	r10,lr,r10
800051ac:	c0 90       	breq	800051be <uhd_ep_alloc+0x42>
800051ae:	2f f9       	sub	r9,-1
	uint8_t ep_type;
	uint8_t ep_dir;
	uint8_t ep_interval;
	uint8_t bank;

	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
800051b0:	58 59       	cp.w	r9,5
800051b2:	cf 11       	brne	80005194 <uhd_ep_alloc+0x18>
800051b4:	c9 a8       	rjmp	800052e8 <uhd_ep_alloc+0x16c>
800051b6:	30 27       	mov	r7,2
800051b8:	0e 9e       	mov	lr,r7
800051ba:	30 18       	mov	r8,1
800051bc:	10 96       	mov	r6,r8
		if (Is_uhd_pipe_enabled(pipe)) {
			continue;
		}
		uhd_enable_pipe(pipe);
800051be:	fe 69 00 00 	mov	r9,-131072
800051c2:	f2 fa 04 1c 	ld.w	r10,r9[1052]
800051c6:	ef ea 10 0a 	or	r10,r7,r10
800051ca:	f3 4a 04 1c 	st.w	r9[1052],r10
		ep_addr = ep_desc->bEndpointAddress & USB_EP_ADDR_MASK;
800051ce:	17 aa       	ld.ub	r10,r11[0x2]
		ep_dir = (ep_desc->bEndpointAddress & USB_EP_DIR_IN)?
800051d0:	30 09       	mov	r9,0
800051d2:	f4 09 18 00 	cp.b	r9,r10
800051d6:	f9 b3 09 01 	movgt	r3,1
800051da:	f9 b3 0a 02 	movle	r3,2
				AVR32_USBB_UPCFG0_PTOKEN_IN:
				AVR32_USBB_UPCFG0_PTOKEN_OUT,
		ep_type = ep_desc->bmAttributes&USB_EP_TYPE_MASK;
800051de:	17 b5       	ld.ub	r5,r11[0x3]
800051e0:	f3 d5 c0 02 	bfextu	r9,r5,0x0,0x2
		// Bank choice
		switch(ep_type) {
800051e4:	30 25       	mov	r5,2
800051e6:	ea 09 18 00 	cp.b	r9,r5
800051ea:	c0 e0       	breq	80005206 <uhd_ep_alloc+0x8a>
800051ec:	30 35       	mov	r5,3
800051ee:	ea 09 18 00 	cp.b	r9,r5
800051f2:	c0 70       	breq	80005200 <uhd_ep_alloc+0x84>
800051f4:	30 15       	mov	r5,1
800051f6:	ea 09 18 00 	cp.b	r9,r5
800051fa:	c7 71       	brne	800052e8 <uhd_ep_alloc+0x16c>
		case USB_EP_TYPE_ISOCHRONOUS:
			bank = UHD_ISOCHRONOUS_NB_BANK;
			ep_interval = ep_desc->bInterval;
800051fc:	17 e2       	ld.ub	r2,r11[0x6]
800051fe:	c0 58       	rjmp	80005208 <uhd_ep_alloc+0x8c>
			break;
		case USB_EP_TYPE_INTERRUPT:
			bank = UHD_INTERRUPT_NB_BANK;
			ep_interval = ep_desc->bInterval;
80005200:	17 e2       	ld.ub	r2,r11[0x6]
80005202:	30 01       	mov	r1,0
80005204:	c0 38       	rjmp	8000520a <uhd_ep_alloc+0x8e>
80005206:	30 02       	mov	r2,0
80005208:	30 11       	mov	r1,1
		default:
			Assert(false);
			return false;
		}

		uhd_configure_pipe(pipe, ep_interval, ep_addr, ep_type, ep_dir,
8000520a:	ec 04 15 02 	lsl	r4,r6,0x2
8000520e:	fe 60 05 00 	mov	r0,-129792
80005212:	e8 00 00 05 	add	r5,r4,r0
80005216:	17 c0       	ld.ub	r0,r11[0x4]
80005218:	17 db       	ld.ub	r11,r11[0x5]
8000521a:	f7 e0 10 8b 	or	r11,r11,r0<<0x8
8000521e:	5c cb       	swap.bh	r11
80005220:	5c 7b       	castu.h	r11
80005222:	30 80       	mov	r0,8
80005224:	f6 00 0c 4b 	max	r11,r11,r0
80005228:	e0 60 04 00 	mov	r0,1024
8000522c:	f6 00 0d 4b 	min	r11,r11,r0
80005230:	a1 7b       	lsl	r11,0x1
80005232:	20 1b       	sub	r11,1
80005234:	f6 0b 12 00 	clz	r11,r11
80005238:	f5 da c0 04 	bfextu	r10,r10,0x0,0x4
8000523c:	ad 69       	lsl	r9,0xc
8000523e:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80005242:	00 49       	or	r9,r0
80005244:	f3 e3 10 83 	or	r3,r9,r3<<0x8
80005248:	e7 e2 11 82 	or	r2,r3,r2<<0x18
8000524c:	f6 09 11 1c 	rsub	r9,r11,28
80005250:	e5 e9 10 42 	or	r2,r2,r9<<0x4
80005254:	e5 e1 10 22 	or	r2,r2,r1<<0x2
80005258:	8b 02       	st.w	r5[0x0],r2
				le16_to_cpu(ep_desc->wMaxPacketSize),
				bank, AVR32_USBB_UPCFG0_AUTOSW_MASK);
		uhd_allocate_memory(pipe);
8000525a:	6a 09       	ld.w	r9,r5[0x0]
8000525c:	a1 b9       	sbr	r9,0x1
8000525e:	8b 09       	st.w	r5[0x0],r9
		if (!Is_uhd_pipe_configured(pipe)) {
80005260:	fe 6a 05 30 	mov	r10,-129744
80005264:	e8 0a 00 09 	add	r9,r4,r10
80005268:	72 09       	ld.w	r9,r9[0x0]
8000526a:	e6 19 00 04 	andh	r9,0x4,COH
8000526e:	c0 a1       	brne	80005282 <uhd_ep_alloc+0x106>
			uhd_disable_pipe(pipe);
80005270:	fe 68 00 00 	mov	r8,-131072
80005274:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80005278:	5c de       	com	lr
8000527a:	12 6e       	and	lr,r9
8000527c:	f1 4e 04 1c 	st.w	r8[1052],lr
80005280:	d8 3a       	popm	r0-r7,pc,r12=0
			return false;
		}
		uhd_configure_address(pipe, add);
80005282:	e2 16 00 fc 	andl	r6,0xfc,COH
80005286:	e0 36 fb dc 	sub	r6,130012
8000528a:	6c 0a       	ld.w	r10,r6[0x0]
8000528c:	f3 d8 c0 02 	bfextu	r9,r8,0x0,0x2
80005290:	a3 79       	lsl	r9,0x3
80005292:	37 fb       	mov	r11,127
80005294:	f6 09 09 49 	lsl	r9,r11,r9
80005298:	12 9b       	mov	r11,r9
8000529a:	5c 9b       	brev	r11
8000529c:	f6 0b 12 00 	clz	r11,r11
800052a0:	f8 0b 09 4c 	lsl	r12,r12,r11
800052a4:	12 6c       	and	r12,r9
800052a6:	5c d9       	com	r9
800052a8:	14 69       	and	r9,r10
800052aa:	f9 e9 10 09 	or	r9,r12,r9
800052ae:	8d 09       	st.w	r6[0x0],r9
		uhd_enable_pipe(pipe);
800052b0:	fe 69 00 00 	mov	r9,-131072
800052b4:	f2 fa 04 1c 	ld.w	r10,r9[1052]
800052b8:	14 47       	or	r7,r10
800052ba:	f3 47 04 1c 	st.w	r9[1052],r7

		// Enable endpoint interrupts
		uhd_enable_pipe_dma_interrupt(pipe);
800052be:	f0 ca 00 01 	sub	r10,r8,1
800052c2:	fc 1b 02 00 	movh	r11,0x200
800052c6:	f6 0a 09 4a 	lsl	r10,r11,r10
800052ca:	f3 4a 04 18 	st.w	r9[1048],r10
		uhd_enable_stall_interrupt(pipe);
800052ce:	e0 34 fa 10 	sub	r4,129552
800052d2:	34 0a       	mov	r10,64
800052d4:	89 0a       	st.w	r4[0x0],r10
		uhd_enable_pipe_error_interrupt(pipe);
800052d6:	30 8a       	mov	r10,8
800052d8:	89 0a       	st.w	r4[0x0],r10
		uhd_enable_pipe_interrupt(pipe);
800052da:	e0 6a 01 00 	mov	r10,256
800052de:	f4 08 09 48 	lsl	r8,r10,r8
800052e2:	f3 48 04 18 	st.w	r9[1048],r8
800052e6:	da 3a       	popm	r0-r7,pc,r12=1
		return true;
800052e8:	d8 3a       	popm	r0-r7,pc,r12=0

800052ea <uhd_ep0_alloc>:
	uhd_sleep_mode(UHD_STATE_IDLE);
}

bool uhd_ep0_alloc(usb_add_t add, uint8_t ep_size)
{
	if (ep_size < 8) {
800052ea:	30 78       	mov	r8,7
800052ec:	f0 0b 18 00 	cp.b	r11,r8
800052f0:	e0 8b 00 03 	brhi	800052f6 <uhd_ep0_alloc+0xc>
800052f4:	5e fd       	retal	0
#error TODO Add USB address in a list
		return true;
	}
#endif

	uhd_enable_pipe(0);
800052f6:	fe 68 00 00 	mov	r8,-131072
800052fa:	f0 f9 04 1c 	ld.w	r9,r8[1052]
800052fe:	a1 a9       	sbr	r9,0x0
80005300:	f1 49 04 1c 	st.w	r8[1052],r9
	uhd_configure_pipe(0, // Pipe 0
80005304:	30 89       	mov	r9,8
80005306:	f6 09 0c 4b 	max	r11,r11,r9
8000530a:	e0 69 04 00 	mov	r9,1024
8000530e:	f6 09 0d 49 	min	r9,r11,r9
80005312:	a1 79       	lsl	r9,0x1
80005314:	20 19       	sub	r9,1
80005316:	f2 09 12 00 	clz	r9,r9
8000531a:	f2 09 11 1c 	rsub	r9,r9,28
8000531e:	a5 69       	lsl	r9,0x4
80005320:	fe 68 05 00 	mov	r8,-129792
80005324:	91 09       	st.w	r8[0x0],r9
#else
			ep_size,
#endif
			AVR32_USBB_UECFG0_EPBK_SINGLE, 0);

	uhd_allocate_memory(0);
80005326:	70 09       	ld.w	r9,r8[0x0]
80005328:	a1 b9       	sbr	r9,0x1
8000532a:	91 09       	st.w	r8[0x0],r9
	if (!Is_uhd_pipe_configured(0)) {
8000532c:	fe 68 05 30 	mov	r8,-129744
80005330:	70 08       	ld.w	r8,r8[0x0]
80005332:	e6 18 00 04 	andh	r8,0x4,COH
80005336:	c0 91       	brne	80005348 <uhd_ep0_alloc+0x5e>
		uhd_disable_pipe(0);
80005338:	fe 68 00 00 	mov	r8,-131072
8000533c:	f0 f9 04 1c 	ld.w	r9,r8[1052]
80005340:	a1 c9       	cbr	r9,0x0
80005342:	f1 49 04 1c 	st.w	r8[1052],r9
80005346:	5e fd       	retal	0
		return false;
	}
	uhd_configure_address(0, add);
80005348:	fe 68 04 24 	mov	r8,-130012
8000534c:	70 09       	ld.w	r9,r8[0x0]
8000534e:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80005352:	e0 19 ff 80 	andl	r9,0xff80
80005356:	12 4c       	or	r12,r9
80005358:	91 0c       	st.w	r8[0x0],r12

	// Always enable stall and error interrupts of control endpoint
	uhd_enable_stall_interrupt(0);
8000535a:	fe 68 05 f0 	mov	r8,-129552
8000535e:	34 09       	mov	r9,64
80005360:	91 09       	st.w	r8[0x0],r9
	uhd_enable_pipe_error_interrupt(0);
80005362:	30 89       	mov	r9,8
80005364:	91 09       	st.w	r8[0x0],r9
	uhd_enable_pipe_interrupt(0);
80005366:	e0 69 01 00 	mov	r9,256
8000536a:	fe 68 00 00 	mov	r8,-131072
8000536e:	f1 49 04 18 	st.w	r8[1048],r9
80005372:	5e ff       	retal	1

80005374 <otg_dual_disable>:
# endif
}


void otg_dual_disable(void)
{
80005374:	eb cd 40 80 	pushm	r7,lr
	if (!otg_initialized) {
80005378:	49 48       	lddpc	r8,800053c8 <otg_dual_disable+0x54>
8000537a:	11 89       	ld.ub	r9,r8[0x0]
8000537c:	30 08       	mov	r8,0
8000537e:	f0 09 18 00 	cp.b	r9,r8
80005382:	c2 00       	breq	800053c2 <otg_dual_disable+0x4e>
		return; // Dual role not initialized
	}
	otg_initialized = false;
80005384:	10 99       	mov	r9,r8
80005386:	49 18       	lddpc	r8,800053c8 <otg_dual_disable+0x54>
80005388:	b0 89       	st.b	r8[0x0],r9

	// Do not authorize asynchronous USB interrupts
	AVR32_PM.AWEN.usb_waken = 0;
8000538a:	fe 78 0c 00 	mov	r8,-62464
8000538e:	f0 f9 01 44 	ld.w	r9,r8[324]
80005392:	30 07       	mov	r7,0
80005394:	f3 d7 d0 01 	bfins	r9,r7,0x0,0x1
80005398:	f1 49 01 44 	st.w	r8[324],r9
	otg_unfreeze_clock();
8000539c:	fe 68 08 00 	mov	r8,-129024
800053a0:	70 09       	ld.w	r9,r8[0x0]
800053a2:	af c9       	cbr	r9,0xe
800053a4:	91 09       	st.w	r8[0x0],r9
# ifdef USB_ID
	otg_disable_id_interrupt();
800053a6:	70 09       	ld.w	r9,r8[0x0]
800053a8:	a1 c9       	cbr	r9,0x0
800053aa:	91 09       	st.w	r8[0x0],r9
# endif
	otg_disable();
800053ac:	70 09       	ld.w	r9,r8[0x0]
800053ae:	af d9       	cbr	r9,0xf
800053b0:	91 09       	st.w	r8[0x0],r9
	otg_disable_pad();
800053b2:	70 09       	ld.w	r9,r8[0x0]
800053b4:	ad c9       	cbr	r9,0xc
800053b6:	91 09       	st.w	r8[0x0],r9
	sysclk_disable_usb();
800053b8:	f0 1f 00 05 	mcall	800053cc <otg_dual_disable+0x58>
	uhd_sleep_mode(UHD_STATE_OFF);
800053bc:	0e 9c       	mov	r12,r7
800053be:	f0 1f 00 05 	mcall	800053d0 <otg_dual_disable+0x5c>
800053c2:	e3 cd 80 80 	ldm	sp++,r7,pc
800053c6:	00 00       	add	r0,r0
800053c8:	00 00       	add	r0,r0
800053ca:	0a fe       	st.b	--r5,lr
800053cc:	80 00       	ld.sh	r0,r0[0x0]
800053ce:	5e 68       	retmi	r8
800053d0:	80 00       	ld.sh	r0,r0[0x0]
800053d2:	4d c0       	lddpc	r0,80005540 <uhd_enable+0x38>

800053d4 <uhd_disable>:
	cpu_irq_restore(flags);
}


void uhd_disable(bool b_id_stop)
{
800053d4:	eb cd 40 c0 	pushm	r6-r7,lr
800053d8:	18 96       	mov	r6,r12
	irqflags_t flags;

	// Check USB clock ready after a potential sleep mode < IDLE
	while (!Is_otg_clock_usable());
800053da:	fe 68 08 04 	mov	r8,-129020
800053de:	70 09       	ld.w	r9,r8[0x0]
800053e0:	e2 19 40 00 	andl	r9,0x4000,COH
800053e4:	cf d0       	breq	800053de <uhd_disable+0xa>
	otg_unfreeze_clock();
800053e6:	fe 67 08 00 	mov	r7,-129024
800053ea:	6e 08       	ld.w	r8,r7[0x0]
800053ec:	af c8       	cbr	r8,0xe
800053ee:	8f 08       	st.w	r7[0x0],r8

	// Disable Vbus change and error interrupts
	Clr_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSTE_MASK
800053f0:	fe 68 00 00 	mov	r8,-131072
800053f4:	f0 f9 08 00 	ld.w	r9,r8[2048]
800053f8:	e0 19 ff f5 	andl	r9,0xfff5
800053fc:	f1 49 08 00 	st.w	r8[2048],r9
			| AVR32_USBB_USBCON_VBERRE_MASK);

	// Disable main control interrupt
	// (Connection, disconnection, SOF and reset)
	AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_DCONNIEC_MASK
80005400:	37 f9       	mov	r9,127
80005402:	f1 49 04 14 	st.w	r8[1044],r9
			| AVR32_USBB_UHINTECLR_HSOFIEC_MASK
			| AVR32_USBB_UHINTECLR_RSTIEC_MASK
			| AVR32_USBB_UHINTECLR_HWUPIEC_MASK
			| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
			| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
	uhd_disable_sof();
80005406:	fe 68 04 00 	mov	r8,-130048
8000540a:	70 09       	ld.w	r9,r8[0x0]
8000540c:	a9 c9       	cbr	r9,0x8
8000540e:	91 09       	st.w	r8[0x0],r9
	uhd_disable_vbus();
80005410:	e0 69 02 00 	mov	r9,512
80005414:	fe 68 08 08 	mov	r8,-129016
80005418:	91 09       	st.w	r8[0x0],r9
	uhc_notify_connection(false);
8000541a:	30 0c       	mov	r12,0
8000541c:	f0 1f 00 0b 	mcall	80005448 <uhd_disable+0x74>
	otg_freeze_clock();
80005420:	6e 08       	ld.w	r8,r7[0x0]
80005422:	af a8       	sbr	r8,0xe
80005424:	8f 08       	st.w	r7[0x0],r8

#ifdef USB_ID
	uhd_sleep_mode(UHD_STATE_WAIT_ID_HOST);
80005426:	30 1c       	mov	r12,1
80005428:	f0 1f 00 09 	mcall	8000544c <uhd_disable+0x78>
	if (!b_id_stop) {
8000542c:	58 06       	cp.w	r6,0
8000542e:	c0 a0       	breq	80005442 <uhd_disable+0x6e>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005430:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80005434:	d3 03       	ssrf	0x10
		return; // No need to disable host, it is done automatically by hardware
	}
#endif

	flags = cpu_irq_save();
	otg_dual_disable();
80005436:	f0 1f 00 07 	mcall	80005450 <uhd_disable+0x7c>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000543a:	e6 17 00 01 	andh	r7,0x1,COH
8000543e:	c0 21       	brne	80005442 <uhd_disable+0x6e>
      cpu_irq_enable();
80005440:	d5 03       	csrf	0x10
   }

	barrier();
80005442:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005446:	00 00       	add	r0,r0
80005448:	80 00       	ld.sh	r0,r0[0x0]
8000544a:	70 20       	ld.w	r0,r8[0x8]
8000544c:	80 00       	ld.sh	r0,r0[0x0]
8000544e:	4d c0       	lddpc	r0,800055bc <uhd_enable+0xb4>
80005450:	80 00       	ld.sh	r0,r0[0x0]
80005452:	53 74       	stdsp	sp[0xdc],r4

80005454 <otg_dual_enable>:
	}
	otg_data_memory_barrier();
}

bool otg_dual_enable(void)
{
80005454:	d4 01       	pushm	lr
	if (otg_initialized) {
80005456:	4a 58       	lddpc	r8,800054e8 <otg_dual_enable+0x94>
80005458:	11 89       	ld.ub	r9,r8[0x0]
8000545a:	30 08       	mov	r8,0
8000545c:	f0 09 18 00 	cp.b	r9,r8
80005460:	c0 20       	breq	80005464 <otg_dual_enable+0x10>
80005462:	d8 0a       	popm	pc,r12=0
		return false; // Dual role already initialized
	}
	otg_initialized = true;
80005464:	30 19       	mov	r9,1
80005466:	4a 18       	lddpc	r8,800054e8 <otg_dual_enable+0x94>
80005468:	b0 89       	st.b	r8[0x0],r9

	//* Enable USB hardware clock
	sysclk_enable_usb();
8000546a:	f0 1f 00 21 	mcall	800054ec <otg_dual_enable+0x98>

	//* Link USB interrupt on OTG interrupt in dual role
	irq_register_handler(otg_interrupt, AVR32_USBB_IRQ, UHD_USB_INT_LEVEL);
8000546e:	30 0a       	mov	r10,0
80005470:	e0 6b 02 20 	mov	r11,544
80005474:	49 fc       	lddpc	r12,800054f0 <otg_dual_enable+0x9c>
80005476:	f0 1f 00 20 	mcall	800054f4 <otg_dual_enable+0xa0>
 *  AVR32_PM_AWEN_xxxxWEN_MASK in the part-specific header file under
 *  "toolchain folder"/avr32/inc(lude)/avr32/)
 */
__always_inline static void pm_asyn_wake_up_enable(unsigned long awen_mask)
{
  AVR32_PM.awen |= awen_mask;
8000547a:	fe 78 0c 00 	mov	r8,-62464
8000547e:	f0 f9 01 44 	ld.w	r9,r8[324]
80005482:	a1 a9       	sbr	r9,0x0
80005484:	f1 49 01 44 	st.w	r8[324],r9
	pm_asyn_wake_up_enable(AVR32_PM_AWEN_USB_WAKEN_MASK);

# ifdef USB_ID
	// By default USBB is already configured with ID pin enable
	// The USBB must be enabled to provide interrupt
	otg_input_id_pin();
80005488:	fe 78 10 00 	mov	r8,-61440
8000548c:	e0 69 08 00 	mov	r9,2048
80005490:	91 59       	st.w	r8[0x14],r9
80005492:	91 a9       	st.w	r8[0x28],r9
80005494:	91 29       	st.w	r8[0x8],r9
80005496:	f1 49 00 74 	st.w	r8[116],r9
	otg_unfreeze_clock();
8000549a:	fe 68 08 00 	mov	r8,-129024
8000549e:	70 09       	ld.w	r9,r8[0x0]
800054a0:	af c9       	cbr	r9,0xe
800054a2:	91 09       	st.w	r8[0x0],r9
	otg_enable();
800054a4:	70 09       	ld.w	r9,r8[0x0]
800054a6:	af b9       	sbr	r9,0xf
800054a8:	91 09       	st.w	r8[0x0],r9
	otg_enable_id_interrupt();
800054aa:	70 09       	ld.w	r9,r8[0x0]
800054ac:	a1 a9       	sbr	r9,0x0
800054ae:	91 09       	st.w	r8[0x0],r9
	otg_ack_id_transition();
800054b0:	30 1a       	mov	r10,1
800054b2:	fe 69 08 08 	mov	r9,-129016
800054b6:	93 0a       	st.w	r9[0x0],r10
	otg_freeze_clock();
800054b8:	70 09       	ld.w	r9,r8[0x0]
800054ba:	af a9       	sbr	r9,0xe
800054bc:	91 09       	st.w	r8[0x0],r9
	if (Is_otg_id_device()) {
800054be:	fe 68 08 04 	mov	r8,-129020
800054c2:	70 08       	ld.w	r8,r8[0x0]
800054c4:	e2 18 04 00 	andl	r8,0x400,COH
800054c8:	c0 a0       	breq	800054dc <otg_dual_enable+0x88>
		uhd_sleep_mode(UHD_STATE_WAIT_ID_HOST);
800054ca:	14 9c       	mov	r12,r10
800054cc:	f0 1f 00 0b 	mcall	800054f8 <otg_dual_enable+0xa4>
		UHC_MODE_CHANGE(false);
800054d0:	30 0c       	mov	r12,0
800054d2:	f0 1f 00 0b 	mcall	800054fc <otg_dual_enable+0xa8>
		udc_start();
800054d6:	f0 1f 00 0b 	mcall	80005500 <otg_dual_enable+0xac>
800054da:	da 0a       	popm	pc,r12=1
	} else {
		UHC_MODE_CHANGE(true);
800054dc:	30 1c       	mov	r12,1
800054de:	f0 1f 00 08 	mcall	800054fc <otg_dual_enable+0xa8>
		uhc_start();
800054e2:	f0 1f 00 09 	mcall	80005504 <otg_dual_enable+0xb0>
800054e6:	da 0a       	popm	pc,r12=1
800054e8:	00 00       	add	r0,r0
800054ea:	0a fe       	st.b	--r5,lr
800054ec:	80 00       	ld.sh	r0,r0[0x0]
800054ee:	5f 00       	sreq	r0
800054f0:	80 00       	ld.sh	r0,r0[0x0]
800054f2:	56 10       	stdsp	sp[0x184],r0
800054f4:	80 00       	ld.sh	r0,r0[0x0]
800054f6:	35 d8       	mov	r8,93
800054f8:	80 00       	ld.sh	r0,r0[0x0]
800054fa:	4d c0       	lddpc	r0,80005668 <otg_interrupt+0x58>
800054fc:	80 00       	ld.sh	r0,r0[0x0]
800054fe:	2d d4       	sub	r4,-35
80005500:	80 00       	ld.sh	r0,r0[0x0]
80005502:	6e 60       	ld.w	r0,r7[0x18]
80005504:	80 00       	ld.sh	r0,r0[0x0]
80005506:	6f c4       	ld.w	r4,r7[0x70]

80005508 <uhd_enable>:
	uhd_sleep_mode(UHD_STATE_OFF);
}


void uhd_enable(void)
{
80005508:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000550c:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80005510:	d3 03       	ssrf	0x10
	irqflags_t flags;

	// To avoid USB interrupt before end of initialization
	flags = cpu_irq_save();

	if (otg_dual_enable()) {
80005512:	f0 1f 00 38 	mcall	800055f0 <uhd_enable+0xe8>
80005516:	c0 70       	breq	80005524 <uhd_enable+0x1c>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005518:	e6 17 00 01 	andh	r7,0x1,COH
8000551c:	c0 21       	brne	80005520 <uhd_enable+0x18>
      cpu_irq_enable();
8000551e:	d5 03       	csrf	0x10
		// The current mode has been started by otg_dual_enable()
		cpu_irq_restore(flags);
		return;
80005520:	e3 cd 80 80 	ldm	sp++,r7,pc
	}

#ifdef USB_ID
	// Check that the host mode is selected by ID pin
	if (!Is_otg_id_host()) {
80005524:	fe 68 08 04 	mov	r8,-129020
80005528:	70 08       	ld.w	r8,r8[0x0]
8000552a:	e2 18 04 00 	andl	r8,0x400,COH
8000552e:	c0 70       	breq	8000553c <uhd_enable+0x34>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005530:	e6 17 00 01 	andh	r7,0x1,COH
80005534:	c0 21       	brne	80005538 <uhd_enable+0x30>
      cpu_irq_enable();
80005536:	d5 03       	csrf	0x10
		cpu_irq_restore(flags);
		return; // Host is not the current mode
80005538:	e3 cd 80 80 	ldm	sp++,r7,pc
	otg_force_host_mode();
#endif

	// Enable USB hardware
#ifdef USB_VBOF
	uhd_output_vbof_pin();
8000553c:	fe 78 10 00 	mov	r8,-61440
80005540:	e2 69 00 00 	mov	r9,131072
80005544:	f1 49 01 14 	st.w	r8[276],r9
80005548:	f1 49 01 28 	st.w	r8[296],r9
8000554c:	f1 49 01 08 	st.w	r8[264],r9
80005550:	f1 49 01 88 	st.w	r8[392],r9
80005554:	f1 49 01 78 	st.w	r8[376],r9
# if USB_VBOF_ACTIVE_LEVEL == HIGH
	uhd_set_vbof_active_high();
# else // USB_VBOF_ACTIVE_LEVEL == LOW
	uhd_set_vbof_active_low();
80005558:	fe 68 08 00 	mov	r8,-129024
8000555c:	70 09       	ld.w	r9,r8[0x0]
8000555e:	ad b9       	sbr	r9,0xd
80005560:	91 09       	st.w	r8[0x0],r9
# endif
#endif
	otg_enable_pad();
80005562:	70 09       	ld.w	r9,r8[0x0]
80005564:	ad a9       	sbr	r9,0xc
80005566:	91 09       	st.w	r8[0x0],r9
	otg_enable();
80005568:	70 09       	ld.w	r9,r8[0x0]
8000556a:	af b9       	sbr	r9,0xf
8000556c:	91 09       	st.w	r8[0x0],r9

	uhd_ctrl_request_first = NULL;
8000556e:	30 09       	mov	r9,0
80005570:	4a 1a       	lddpc	r10,800055f4 <uhd_enable+0xec>
80005572:	95 09       	st.w	r10[0x0],r9
	uhd_ctrl_request_last = NULL;
80005574:	4a 1a       	lddpc	r10,800055f8 <uhd_enable+0xf0>
80005576:	95 09       	st.w	r10[0x0],r9
	uhd_ctrl_request_timeout = 0;
80005578:	12 9a       	mov	r10,r9
8000557a:	4a 1b       	lddpc	r11,800055fc <uhd_enable+0xf4>
8000557c:	b6 09       	st.h	r11[0x0],r9
	uhd_suspend_start = 0;
8000557e:	4a 19       	lddpc	r9,80005600 <uhd_enable+0xf8>
80005580:	b2 8a       	st.b	r9[0x0],r10
	uhd_resume_start = 0;
80005582:	4a 19       	lddpc	r9,80005604 <uhd_enable+0xfc>
80005584:	b2 8a       	st.b	r9[0x0],r10
	uhd_b_suspend_requested = false;
80005586:	4a 19       	lddpc	r9,80005608 <uhd_enable+0x100>
80005588:	b2 8a       	st.b	r9[0x0],r10

	otg_unfreeze_clock();
8000558a:	70 09       	ld.w	r9,r8[0x0]
8000558c:	af c9       	cbr	r9,0xe
8000558e:	91 09       	st.w	r8[0x0],r9
	uhd_disable_high_speed_mode();
#  endif
#endif

	// Clear all interrupts that may have been set by a previous host mode
	AVR32_USBB.uhintclr = AVR32_USBB_UHINTCLR_DCONNIC_MASK
80005590:	fe 68 00 00 	mov	r8,-131072
80005594:	37 f9       	mov	r9,127
80005596:	f1 49 04 08 	st.w	r8[1032],r9
			| AVR32_USBB_UHINTCLR_DDISCIC_MASK | AVR32_USBB_UHINTCLR_HSOFIC_MASK
			| AVR32_USBB_UHINTCLR_HWUPIC_MASK | AVR32_USBB_UHINTCLR_RSMEDIC_MASK
			| AVR32_USBB_UHINTCLR_RSTIC_MASK | AVR32_USBB_UHINTCLR_RXRSMIC_MASK;
	otg_ack_vbus_transition();
8000559a:	30 2a       	mov	r10,2
8000559c:	fe 69 08 08 	mov	r9,-129016
800055a0:	93 0a       	st.w	r9[0x0],r10

	// Enable Vbus change and error interrupts
	// Disable automatic Vbus control after Vbus error
	Set_bits(AVR32_USBB.usbcon, AVR32_USBB_USBCON_VBUSHWC_MASK
800055a2:	f0 f9 08 00 	ld.w	r9,r8[2048]
800055a6:	e8 19 01 0a 	orl	r9,0x10a
800055aa:	f1 49 08 00 	st.w	r8[2048],r9
			|AVR32_USBB_USBCON_VBUSTE_MASK
			|AVR32_USBB_USBCON_VBERRE_MASK);
	uhd_enable_vbus();
800055ae:	e0 69 02 00 	mov	r9,512
800055b2:	fe 68 08 0c 	mov	r8,-129012
800055b6:	91 09       	st.w	r8[0x0],r9

	// Force Vbus interrupt when Vbus is always high
	// This is possible due to a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
800055b8:	fe 68 08 04 	mov	r8,-129020
800055bc:	70 08       	ld.w	r8,r8[0x0]
800055be:	e2 18 08 00 	andl	r8,0x800,COH
800055c2:	c0 40       	breq	800055ca <uhd_enable+0xc2>
		otg_raise_vbus_transition();
800055c4:	fe 68 08 0c 	mov	r8,-129012
800055c8:	91 0a       	st.w	r8[0x0],r10
	}

	// Enable main control interrupt
	// Connection, SOF and reset
	AVR32_USBB.uhinteset = AVR32_USBB_UHINTESET_DCONNIES_MASK
800055ca:	32 59       	mov	r9,37
800055cc:	fe 68 00 00 	mov	r8,-131072
800055d0:	f1 49 04 18 	st.w	r8[1048],r9
			| AVR32_USBB_UHINTESET_HSOFIES_MASK
			| AVR32_USBB_UHINTESET_RSTIES_MASK;

	otg_freeze_clock();
800055d4:	fe 68 08 00 	mov	r8,-129024
800055d8:	70 09       	ld.w	r9,r8[0x0]
800055da:	af a9       	sbr	r9,0xe
800055dc:	91 09       	st.w	r8[0x0],r9
	uhd_sleep_mode(UHD_STATE_NO_VBUS);
800055de:	30 2c       	mov	r12,2
800055e0:	f0 1f 00 0b 	mcall	8000560c <uhd_enable+0x104>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800055e4:	e6 17 00 01 	andh	r7,0x1,COH
800055e8:	c0 21       	brne	800055ec <uhd_enable+0xe4>
      cpu_irq_enable();
800055ea:	d5 03       	csrf	0x10
   }

	barrier();
800055ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800055f0:	80 00       	ld.sh	r0,r0[0x0]
800055f2:	54 54       	stdsp	sp[0x114],r4
800055f4:	00 00       	add	r0,r0
800055f6:	0b f0       	ld.ub	r0,r5[0x7]
800055f8:	00 00       	add	r0,r0
800055fa:	0b f8       	ld.ub	r8,r5[0x7]
800055fc:	00 00       	add	r0,r0
800055fe:	0b fc       	ld.ub	r12,r5[0x7]
80005600:	00 00       	add	r0,r0
80005602:	0a fc       	st.b	--r5,r12
80005604:	00 00       	add	r0,r0
80005606:	0a ff       	st.b	--r5,pc
80005608:	00 00       	add	r0,r0
8000560a:	0b 00       	ld.w	r0,r5++
8000560c:	80 00       	ld.sh	r0,r0[0x0]
8000560e:	4d c0       	lddpc	r0,8000577c <otg_interrupt+0x16c>

80005610 <otg_interrupt>:
 * (=during INTX is masked).
 * See Technical reference $3.8.3 Masking interrupt requests
 * in peripheral modules.
 */
ISR(otg_interrupt, AVR32_USBB_IRQ_GROUP, UHD_USB_INT_LEVEL)
{
80005610:	d4 31       	pushm	r0-r7,lr
80005612:	20 1d       	sub	sp,4
	bool b_mode_device;

#ifdef USB_ID
	if (Is_otg_id_transition()) {
80005614:	fe 68 08 04 	mov	r8,-129020
80005618:	70 08       	ld.w	r8,r8[0x0]
8000561a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000561e:	c2 c0       	breq	80005676 <otg_interrupt+0x66>
		while (!Is_otg_clock_usable());
80005620:	fe 69 08 04 	mov	r9,-129020
80005624:	72 08       	ld.w	r8,r9[0x0]
80005626:	e2 18 40 00 	andl	r8,0x4000,COH
8000562a:	cf d0       	breq	80005624 <otg_interrupt+0x14>
		otg_unfreeze_clock();
8000562c:	fe 68 08 00 	mov	r8,-129024
80005630:	70 09       	ld.w	r9,r8[0x0]
80005632:	af c9       	cbr	r9,0xe
80005634:	91 09       	st.w	r8[0x0],r9
		otg_ack_id_transition();
80005636:	30 1a       	mov	r10,1
80005638:	fe 69 08 08 	mov	r9,-129016
8000563c:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock();
8000563e:	70 09       	ld.w	r9,r8[0x0]
80005640:	af a9       	sbr	r9,0xe
80005642:	91 09       	st.w	r8[0x0],r9
		if (Is_otg_id_device()) {
80005644:	fe 68 08 04 	mov	r8,-129020
80005648:	70 08       	ld.w	r8,r8[0x0]
8000564a:	e2 18 04 00 	andl	r8,0x400,COH
8000564e:	c0 b0       	breq	80005664 <otg_interrupt+0x54>
			uhc_stop(false);
80005650:	30 0c       	mov	r12,0
80005652:	f0 1f 01 bd 	mcall	80005d44 <otg_interrupt+0x734>
			UHC_MODE_CHANGE(false);
80005656:	30 0c       	mov	r12,0
80005658:	f0 1f 01 bc 	mcall	80005d48 <otg_interrupt+0x738>
			udc_start();
8000565c:	f0 1f 01 bc 	mcall	80005d4c <otg_interrupt+0x73c>
80005660:	e0 8f 03 6f 	bral	80005d3e <otg_interrupt+0x72e>
		} else {
			udc_stop();
80005664:	f0 1f 01 bb 	mcall	80005d50 <otg_interrupt+0x740>
			UHC_MODE_CHANGE(true);
80005668:	30 1c       	mov	r12,1
8000566a:	f0 1f 01 b8 	mcall	80005d48 <otg_interrupt+0x738>
			uhc_start();
8000566e:	f0 1f 01 ba 	mcall	80005d54 <otg_interrupt+0x744>
80005672:	e0 8f 03 66 	bral	80005d3e <otg_interrupt+0x72e>
		}
		return;
	}
	b_mode_device = Is_otg_id_device();
80005676:	fe 68 08 04 	mov	r8,-129020
8000567a:	70 08       	ld.w	r8,r8[0x0]
#else
	b_mode_device = Is_otg_device_mode_forced();
#endif

	// Redirection to host or device interrupt
	if (b_mode_device) {
8000567c:	e2 18 04 00 	andl	r8,0x400,COH
80005680:	c0 50       	breq	8000568a <otg_interrupt+0x7a>
		udd_interrupt();
80005682:	f0 1f 01 b6 	mcall	80005d58 <otg_interrupt+0x748>
80005686:	e0 8f 03 58 	bral	80005d36 <otg_interrupt+0x726>
static void uhd_interrupt(void)
{
	uint8_t pipe_int;

	// Manage SOF interrupt
	if (Is_uhd_sof()) {
8000568a:	fe 68 04 04 	mov	r8,-130044
8000568e:	70 08       	ld.w	r8,r8[0x0]
80005690:	e2 18 00 20 	andl	r8,0x20,COH
80005694:	e0 80 00 8f 	breq	800057b2 <otg_interrupt+0x1a2>
		uhd_ack_sof();
80005698:	32 09       	mov	r9,32
8000569a:	fe 68 04 08 	mov	r8,-130040
8000569e:	91 09       	st.w	r8[0x0],r9
			return;
		}
	}

	// Manage a delay to enter in suspend
	if (uhd_suspend_start) {
800056a0:	fe f8 06 bc 	ld.w	r8,pc[1724]
800056a4:	11 88       	ld.ub	r8,r8[0x0]
800056a6:	58 08       	cp.w	r8,0
800056a8:	c3 00       	breq	80005708 <otg_interrupt+0xf8>
		if (--uhd_suspend_start == 0) {
800056aa:	20 18       	sub	r8,1
800056ac:	5c 58       	castu.b	r8
800056ae:	fe f9 06 ae 	ld.w	r9,pc[1710]
800056b2:	b2 88       	st.b	r9[0x0],r8
800056b4:	58 08       	cp.w	r8,0
800056b6:	c0 80       	breq	800056c6 <otg_interrupt+0xb6>
800056b8:	e0 8f 03 3f 	bral	80005d36 <otg_interrupt+0x726>
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
#endif
				if (Is_uhd_disconnection()) {
800056bc:	74 08       	ld.w	r8,r10[0x0]
800056be:	e2 18 00 02 	andl	r8,0x2,COH
800056c2:	c0 60       	breq	800056ce <otg_interrupt+0xbe>
800056c4:	c0 c8       	rjmp	800056dc <otg_interrupt+0xcc>
			// then wait end of SOF generation
			// to be sure that disable SOF has been accepted
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
800056c6:	fe 69 04 20 	mov	r9,-130016
#endif
				if (Is_uhd_disconnection()) {
800056ca:	fe 6a 04 04 	mov	r10,-130044
			// then wait end of SOF generation
			// to be sure that disable SOF has been accepted
#ifdef AVR32_USBB_USBSTA_SPEED_HIGH // If UTMI
			while (115<uhd_get_frame_position()) {
#else
			while (185<uhd_get_frame_position()) {
800056ce:	72 08       	ld.w	r8,r9[0x0]
800056d0:	f1 d8 c2 08 	bfextu	r8,r8,0x10,0x8
800056d4:	e0 48 00 b9 	cp.w	r8,185
800056d8:	fe 9b ff f2 	brhi	800056bc <otg_interrupt+0xac>
#endif
				if (Is_uhd_disconnection()) {
					break;
				}
			}
			uhd_disable_sof();
800056dc:	fe 68 04 00 	mov	r8,-130048
800056e0:	70 09       	ld.w	r9,r8[0x0]
800056e2:	a9 c9       	cbr	r9,0x8
800056e4:	91 09       	st.w	r8[0x0],r9

			// Ack previous wakeup and resumes interrupts
			AVR32_USBB.uhintclr = AVR32_USBB_UHINTCLR_HWUPIC_MASK
800056e6:	fe 68 00 00 	mov	r8,-131072
800056ea:	35 89       	mov	r9,88
800056ec:	f1 49 04 08 	st.w	r8[1032],r9
					|AVR32_USBB_UHINTCLR_RSMEDIC_MASK
					|AVR32_USBB_UHINTCLR_RXRSMIC_MASK;

			// Enable wakeup/resumes interrupts
			AVR32_USBB.uhinteset = AVR32_USBB_UHINTESET_HWUPIES_MASK
800056f0:	f1 49 04 18 	st.w	r8[1048],r9
					|AVR32_USBB_UHINTESET_RSMEDIES_MASK
					|AVR32_USBB_UHINTESET_RXRSMIES_MASK;

			otg_freeze_clock();
800056f4:	fe 68 08 00 	mov	r8,-129024
800056f8:	70 09       	ld.w	r9,r8[0x0]
800056fa:	af a9       	sbr	r9,0xe
800056fc:	91 09       	st.w	r8[0x0],r9
			uhd_sleep_mode(UHD_STATE_SUSPEND);
800056fe:	30 4c       	mov	r12,4
80005700:	f0 1f 01 98 	mcall	80005d60 <otg_interrupt+0x750>
80005704:	e0 8f 03 19 	bral	80005d36 <otg_interrupt+0x726>
		}
		return; // Abort SOF events
	}
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
80005708:	fe f8 06 5c 	ld.w	r8,pc[1628]
8000570c:	11 88       	ld.ub	r8,r8[0x0]
8000570e:	58 08       	cp.w	r8,0
80005710:	c1 e0       	breq	8000574c <otg_interrupt+0x13c>
		if (--uhd_resume_start == 0) {
80005712:	20 18       	sub	r8,1
80005714:	5c 58       	castu.b	r8
80005716:	fe f9 06 4e 	ld.w	r9,pc[1614]
8000571a:	b2 88       	st.b	r9[0x0],r8
8000571c:	58 08       	cp.w	r8,0
8000571e:	e0 81 03 0c 	brne	80005d36 <otg_interrupt+0x726>
80005722:	fe 69 06 24 	mov	r9,-129500
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
80005726:	fe fb 06 42 	ld.w	r11,pc[1602]
					uhd_unfreeze_pipe(pipe);
8000572a:	e2 6c 00 00 	mov	r12,131072
 * is enabled because this one can not occurred during the USB ISR
 * (=during INTX is masked).
 * See Technical reference $3.8.3 Masking interrupt requests
 * in peripheral modules.
 */
ISR(otg_interrupt, AVR32_USBB_IRQ_GROUP, UHD_USB_INT_LEVEL)
8000572e:	2f f8       	sub	r8,-1
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
		if (--uhd_resume_start == 0) {
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
80005730:	17 8a       	ld.ub	r10,r11[0x0]
80005732:	f4 08 08 4a 	asr	r10,r10,r8
80005736:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
					uhd_unfreeze_pipe(pipe);
8000573a:	f3 fc 1a 00 	st.wne	r9[0x0],r12
8000573e:	2f c9       	sub	r9,-4
	}
	// Manage a delay to exit of suspend
	if (uhd_resume_start) {
		if (--uhd_resume_start == 0) {
			// Restore pipes unfreezed
			for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
80005740:	58 68       	cp.w	r8,6
80005742:	cf 61       	brne	8000572e <otg_interrupt+0x11e>
				if ((uhd_pipes_unfreeze >> pipe) & 0x01) {
					uhd_unfreeze_pipe(pipe);
				}
			}
			uhc_notify_resume();
80005744:	f0 1f 01 8a 	mcall	80005d6c <otg_interrupt+0x75c>
80005748:	e0 8f 02 f7 	bral	80005d36 <otg_interrupt+0x726>
		}
		return; // Abort SOF events
	}
	// Manage the timeout on endpoint control transfer
	if (uhd_ctrl_request_timeout) {
8000574c:	fe f8 06 24 	ld.w	r8,pc[1572]
80005750:	90 08       	ld.sh	r8,r8[0x0]
80005752:	58 08       	cp.w	r8,0
80005754:	c1 10       	breq	80005776 <otg_interrupt+0x166>
		// Setup request on-going
		if (--uhd_ctrl_request_timeout == 0) {
80005756:	fe f8 06 1a 	ld.w	r8,pc[1562]
8000575a:	90 09       	ld.sh	r9,r8[0x0]
8000575c:	20 19       	sub	r9,1
8000575e:	b0 09       	st.h	r8[0x0],r9
80005760:	90 08       	ld.sh	r8,r8[0x0]
80005762:	58 08       	cp.w	r8,0
80005764:	c0 91       	brne	80005776 <otg_interrupt+0x166>
			// Stop request
			uhd_freeze_pipe(0);
80005766:	e2 69 00 00 	mov	r9,131072
8000576a:	fe 68 05 f0 	mov	r8,-129552
8000576e:	91 09       	st.w	r8[0x0],r9
			uhd_ctrl_request_end(UHD_TRANS_TIMEOUT);
80005770:	30 7c       	mov	r12,7
80005772:	f0 1f 01 81 	mcall	80005d74 <otg_interrupt+0x764>
80005776:	fe f7 06 02 	ld.w	r7,pc[1538]
8000577a:	30 06       	mov	r6,0
		if (ptr_job->busy == true) {
			if (ptr_job->timeout) {
				// Timeout enabled on this job
				if (--ptr_job->timeout == 0) {
					// Abort job
					uhd_ep_abort_pipe(pipe,UHD_TRANS_TIMEOUT);
8000577c:	30 75       	mov	r5,7
	}
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
		ptr_job = &uhd_pipe_job[pipe-1];
		if (ptr_job->busy == true) {
8000577e:	6e 08       	ld.w	r8,r7[0x0]
80005780:	58 08       	cp.w	r8,0
80005782:	c0 d4       	brge	8000579c <otg_interrupt+0x18c>
			if (ptr_job->timeout) {
80005784:	8e 18       	ld.sh	r8,r7[0x2]
80005786:	58 08       	cp.w	r8,0
80005788:	c0 a0       	breq	8000579c <otg_interrupt+0x18c>
				// Timeout enabled on this job
				if (--ptr_job->timeout == 0) {
8000578a:	20 18       	sub	r8,1
8000578c:	5c 88       	casts.h	r8
8000578e:	ae 18       	st.h	r7[0x2],r8
80005790:	c0 61       	brne	8000579c <otg_interrupt+0x18c>
					// Abort job
					uhd_ep_abort_pipe(pipe,UHD_TRANS_TIMEOUT);
80005792:	0a 9b       	mov	r11,r5
80005794:	ec cc ff ff 	sub	r12,r6,-1
80005798:	f0 1f 01 79 	mcall	80005d7c <otg_interrupt+0x76c>
8000579c:	2f f6       	sub	r6,-1
8000579e:	2e c7       	sub	r7,-20
			uhd_ctrl_request_end(UHD_TRANS_TIMEOUT);
		}
	}
	// Manage the timeouts on endpoint transfer
	uhd_pipe_job_t *ptr_job;
	for (uint8_t pipe = 1; pipe < AVR32_USBB_EPT_NUM; pipe++) {
800057a0:	58 66       	cp.w	r6,6
800057a2:	ce e1       	brne	8000577e <otg_interrupt+0x16e>
				}
			}
		}
	}
	// Notify the UHC
	uhc_notify_sof(false);
800057a4:	30 0c       	mov	r12,0
800057a6:	f0 1f 01 77 	mcall	80005d80 <otg_interrupt+0x770>

	// Notify the user application
	UHC_SOF_EVENT();
800057aa:	f0 1f 01 77 	mcall	80005d84 <otg_interrupt+0x774>
800057ae:	e0 8f 02 c4 	bral	80005d36 <otg_interrupt+0x726>
		uhd_sof_interrupt();
		return;
	}

	// Manage pipe interrupts
	pipe_int = uhd_get_interrupt_pipe_number();
800057b2:	fe 68 00 00 	mov	r8,-131072
800057b6:	f0 f9 04 04 	ld.w	r9,r8[1028]
800057ba:	f0 f7 04 10 	ld.w	r7,r8[1040]
800057be:	f2 08 16 08 	lsr	r8,r9,0x8
800057c2:	f1 e7 02 87 	and	r7,r8,r7>>0x8
800057c6:	a7 b7       	sbr	r7,0x7
800057c8:	5c 97       	brev	r7
800057ca:	ee 07 12 00 	clz	r7,r7
	if (pipe_int == 0) {
800057ce:	e0 81 01 24 	brne	80005a16 <otg_interrupt+0x406>
{
	// A setup request is on-going
	Assert(uhd_ctrl_request_timeout!=0);

	// Disable setup, IN and OUT interrupts of control endpoint
	AVR32_USBB.upcon0clr = AVR32_USBB_UPCON0CLR_TXSTPEC_MASK
800057d2:	30 79       	mov	r9,7
800057d4:	fe 68 00 00 	mov	r8,-131072
800057d8:	f1 49 06 20 	st.w	r8[1568],r9
			| AVR32_USBB_UPCON0CLR_RXINEC_MASK
			| AVR32_USBB_UPCON0CLR_TXOUTEC_MASK;

	// Search event on control endpoint
	if (Is_uhd_setup_ready(0)) {
800057dc:	fe 68 05 30 	mov	r8,-129744
800057e0:	70 08       	ld.w	r8,r8[0x0]
800057e2:	e2 18 00 04 	andl	r8,0x4,COH
800057e6:	c3 f0       	breq	80005864 <otg_interrupt+0x254>
		// SETUP packet sent
		uhd_freeze_pipe(0);
800057e8:	e2 69 00 00 	mov	r9,131072
800057ec:	fe 68 05 f0 	mov	r8,-129552
800057f0:	91 09       	st.w	r8[0x0],r9
		uhd_ack_setup_ready(0);
800057f2:	30 49       	mov	r9,4
800057f4:	fe 68 05 60 	mov	r8,-129696
800057f8:	91 09       	st.w	r8[0x0],r9
		Assert(uhd_ctrl_request_phase == UHD_CTRL_REQ_PHASE_SETUP);

		// Start DATA phase
		if ((uhd_ctrl_request_first->req.bmRequestType & USB_REQ_DIR_MASK)
800057fa:	fe f8 05 8e 	ld.w	r8,pc[1422]
800057fe:	70 08       	ld.w	r8,r8[0x0]
80005800:	11 9a       	ld.ub	r10,r8[0x1]
80005802:	30 09       	mov	r9,0
80005804:	f2 0a 18 00 	cp.b	r10,r9
80005808:	c2 04       	brge	80005848 <otg_interrupt+0x238>
 * \internal
 * \brief Starts the DATA IN phase on control endpoint
 */
static void uhd_ctrl_phase_data_in_start(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_DATA_IN;
8000580a:	30 29       	mov	r9,2
8000580c:	fe f8 05 80 	ld.w	r8,pc[1408]
80005810:	91 09       	st.w	r8[0x0],r9
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_IN);
80005812:	fe 68 05 00 	mov	r8,-129792
80005816:	70 09       	ld.w	r9,r8[0x0]
80005818:	e0 19 fc ff 	andl	r9,0xfcff
8000581c:	a9 a9       	sbr	r9,0x8
8000581e:	91 09       	st.w	r8[0x0],r9
	uhd_ack_in_received(0);
80005820:	fe 69 05 60 	mov	r9,-129696
80005824:	30 18       	mov	r8,1
80005826:	93 08       	st.w	r9[0x0],r8
	uhd_ack_short_packet(0);
80005828:	e0 6a 00 80 	mov	r10,128
8000582c:	93 0a       	st.w	r9[0x0],r10
	uhd_enable_in_received_interrupt(0);
8000582e:	fe 69 05 f0 	mov	r9,-129552
80005832:	93 08       	st.w	r9[0x0],r8
	uhd_ack_fifocon(0);
80005834:	fe 68 06 20 	mov	r8,-129504
80005838:	e0 69 40 00 	mov	r9,16384
8000583c:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
8000583e:	e2 69 00 00 	mov	r9,131072
80005842:	91 09       	st.w	r8[0x0],r9
80005844:	e0 8f 02 79 	bral	80005d36 <otg_interrupt+0x726>
		// Start DATA phase
		if ((uhd_ctrl_request_first->req.bmRequestType & USB_REQ_DIR_MASK)
				== USB_REQ_DIR_IN ) {
			uhd_ctrl_phase_data_in_start();
		} else {
			if (uhd_ctrl_request_first->req.wLength) {
80005848:	11 f9       	ld.ub	r9,r8[0x7]
8000584a:	f1 38 00 08 	ld.ub	r8,r8[8]
8000584e:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80005852:	c0 50       	breq	8000585c <otg_interrupt+0x24c>
				uhd_ctrl_phase_data_out();
80005854:	f0 1f 01 4f 	mcall	80005d90 <otg_interrupt+0x780>
80005858:	e0 8f 02 6f 	bral	80005d36 <otg_interrupt+0x726>
			} else {
				// No DATA phase
				uhd_ctrl_phase_zlp_in();
8000585c:	f0 1f 01 4e 	mcall	80005d94 <otg_interrupt+0x784>
80005860:	e0 8f 02 6b 	bral	80005d36 <otg_interrupt+0x726>
			}
		}
		return;
	}
	if (Is_uhd_in_received(0)) {
80005864:	fe 68 05 30 	mov	r8,-129744
80005868:	70 08       	ld.w	r8,r8[0x0]
8000586a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000586e:	e0 80 00 96 	breq	8000599a <otg_interrupt+0x38a>
		// In case of low USB speed and with a high CPU frequency,
		// a ACK from host can be always running on USB line
		// then wait end of ACK on IN pipe.
		while(!Is_uhd_pipe_frozen(0));
80005872:	fe 69 05 c0 	mov	r9,-129600
80005876:	72 08       	ld.w	r8,r9[0x0]
80005878:	e6 18 00 02 	andh	r8,0x2,COH
8000587c:	cf d0       	breq	80005876 <otg_interrupt+0x266>

		// IN packet received
		uhd_ack_in_received(0);
8000587e:	30 19       	mov	r9,1
80005880:	fe 68 05 60 	mov	r8,-129696
80005884:	91 09       	st.w	r8[0x0],r9
		switch(uhd_ctrl_request_phase) {
80005886:	fe f8 05 06 	ld.w	r8,pc[1286]
8000588a:	70 08       	ld.w	r8,r8[0x0]
8000588c:	58 28       	cp.w	r8,2
8000588e:	c0 50       	breq	80005898 <otg_interrupt+0x288>
80005890:	58 38       	cp.w	r8,3
80005892:	e0 81 02 52 	brne	80005d36 <otg_interrupt+0x726>
80005896:	c7 d8       	rjmp	80005990 <otg_interrupt+0x380>
	bool b_short_packet;
	uint8_t *ptr_ep_data;
	uint8_t nb_byte_received;

	// Get information to read data
	nb_byte_received = uhd_byte_count(0);
80005898:	fe 68 05 30 	mov	r8,-129744
8000589c:	70 07       	ld.w	r7,r8[0x0]
8000589e:	ef d7 c2 88 	bfextu	r7,r7,0x14,0x8
	//! In HUB mode, the control pipe is always configured to 64B
	//! thus the short packet flag must be computed
	b_short_packet = (nb_byte_received != uhd_get_pipe_size(0));
	uhd_ack_short_packet(0);
#else
	b_short_packet = Is_uhd_short_packet(0);
800058a2:	70 08       	ld.w	r8,r8[0x0]
800058a4:	50 08       	stdsp	sp[0x0],r8
800058a6:	fc 12 e0 00 	movh	r2,0xe000
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
800058aa:	fe f4 04 de 	ld.w	r4,pc[1246]
800058ae:	30 06       	mov	r6,0
800058b0:	30 05       	mov	r5,0
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
		uhd_ctrl_nb_trans++;
800058b2:	fe f3 04 e6 	ld.w	r3,pc[1254]
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
800058b6:	0a 91       	mov	r1,r5
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
800058b8:	fe 60 04 24 	mov	r0,-130012
800058bc:	c1 08       	rjmp	800058dc <otg_interrupt+0x2cc>

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
		*uhd_ctrl_request_first->payload++ = *ptr_ep_data++;
800058be:	05 39       	ld.ub	r9,r2++
800058c0:	76 38       	ld.w	r8,r11[0xc]
800058c2:	10 c9       	st.b	r8++,r9
800058c4:	97 38       	st.w	r11[0xc],r8
		uhd_ctrl_nb_trans++;
800058c6:	86 08       	ld.sh	r8,r3[0x0]
800058c8:	2f f8       	sub	r8,-1
800058ca:	a6 08       	st.h	r3[0x0],r8
		uhd_ctrl_request_first->payload_size--;
800058cc:	68 08       	ld.w	r8,r4[0x0]
800058ce:	f1 09 00 10 	ld.sh	r9,r8[16]
800058d2:	20 19       	sub	r9,1
800058d4:	f1 59 00 10 	st.h	r8[16],r9
		nb_byte_received--;
800058d8:	20 17       	sub	r7,1
800058da:	5c 57       	castu.b	r7
#endif

	ptr_ep_data = (uint8_t *) & uhd_get_pipe_fifo_access(0, 8);
uhd_ctrl_receiv_in_read_data:
	// Copy data from pipe to payload buffer
	while (uhd_ctrl_request_first->payload_size && nb_byte_received) {
800058dc:	68 0b       	ld.w	r11,r4[0x0]
800058de:	f7 09 00 10 	ld.sh	r9,r11[16]
800058e2:	ec 07 18 00 	cp.b	r7,r6
800058e6:	5f 18       	srne	r8
800058e8:	ea 09 19 00 	cp.h	r9,r5
800058ec:	5f 1a       	srne	r10
800058ee:	f1 ea 00 0a 	and	r10,r8,r10
800058f2:	ec 0a 18 00 	cp.b	r10,r6
800058f6:	ce 41       	brne	800058be <otg_interrupt+0x2ae>
		uhd_ctrl_nb_trans++;
		uhd_ctrl_request_first->payload_size--;
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
800058f8:	ea 09 19 00 	cp.h	r9,r5
800058fc:	5f 09       	sreq	r9
800058fe:	12 68       	and	r8,r9
80005900:	e2 08 18 00 	cp.b	r8,r1
80005904:	c0 d0       	breq	8000591e <otg_interrupt+0x30e>
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
				|| !uhd_ctrl_request_first->callback_run(
80005906:	76 58       	ld.w	r8,r11[0x14]
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
80005908:	58 08       	cp.w	r8,0
8000590a:	c1 90       	breq	8000593c <otg_interrupt+0x32c>
				|| !uhd_ctrl_request_first->callback_run(
				uhd_get_configured_address(0),
8000590c:	60 0c       	ld.w	r12,r0[0x0]
		nb_byte_received--;
	}

	if (!uhd_ctrl_request_first->payload_size && nb_byte_received) {
		// payload buffer is full to store data remaining
		if (uhd_ctrl_request_first->callback_run == NULL
8000590e:	f6 ca ff f0 	sub	r10,r11,-16
80005912:	2f 4b       	sub	r11,-12
80005914:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80005918:	5d 18       	icall	r8
8000591a:	ce 11       	brne	800058dc <otg_interrupt+0x2cc>
8000591c:	c1 08       	rjmp	8000593c <otg_interrupt+0x32c>
		// thus the data load can restart.
		goto uhd_ctrl_receiv_in_read_data;
	}

	// Test short packet
	if ((uhd_ctrl_nb_trans == uhd_ctrl_request_first->req.wLength)
8000591e:	17 f9       	ld.ub	r9,r11[0x7]
80005920:	f7 38 00 08 	ld.ub	r8,r11[8]
80005924:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80005928:	fe f9 04 70 	ld.w	r9,pc[1136]
8000592c:	92 09       	ld.sh	r9,r9[0x0]
8000592e:	f0 09 19 00 	cp.h	r9,r8
80005932:	c0 50       	breq	8000593c <otg_interrupt+0x32c>
80005934:	40 08       	lddsp	r8,sp[0x0]
80005936:	e2 18 00 80 	andl	r8,0x80,COH
8000593a:	c1 d0       	breq	80005974 <otg_interrupt+0x364>
 * \internal
 * \brief Starts the ZLP OUT phase on control endpoint
 */
static void uhd_ctrl_phase_zlp_out(void)
{
	uhd_ctrl_request_phase = UHD_CTRL_REQ_PHASE_ZLP_OUT;
8000593c:	30 49       	mov	r9,4
8000593e:	fe f8 04 4e 	ld.w	r8,pc[1102]
80005942:	91 09       	st.w	r8[0x0],r9
	uhd_configure_pipe_token(0, AVR32_USBB_PTOKEN_OUT);
80005944:	fe 68 05 00 	mov	r8,-129792
80005948:	70 09       	ld.w	r9,r8[0x0]
8000594a:	e0 19 fc ff 	andl	r9,0xfcff
8000594e:	a9 b9       	sbr	r9,0x9
80005950:	91 09       	st.w	r8[0x0],r9
	uhd_ack_out_ready(0);
80005952:	30 28       	mov	r8,2
80005954:	fe 69 05 60 	mov	r9,-129696
80005958:	93 08       	st.w	r9[0x0],r8
	uhd_enable_out_ready_interrupt(0);
8000595a:	fe 69 05 f0 	mov	r9,-129552
8000595e:	93 08       	st.w	r9[0x0],r8
	uhd_ack_fifocon(0);
80005960:	fe 68 06 20 	mov	r8,-129504
80005964:	e0 69 40 00 	mov	r9,16384
80005968:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
8000596a:	e2 69 00 00 	mov	r9,131072
8000596e:	91 09       	st.w	r8[0x0],r9
80005970:	e0 8f 01 e3 	bral	80005d36 <otg_interrupt+0x726>
		uhd_ctrl_phase_zlp_out();
		return;
	}

	// Send a new IN packet request
	uhd_enable_in_received_interrupt(0);
80005974:	30 19       	mov	r9,1
80005976:	fe 68 05 f0 	mov	r8,-129552
8000597a:	91 09       	st.w	r8[0x0],r9
	uhd_ack_fifocon(0);
8000597c:	fe 68 06 20 	mov	r8,-129504
80005980:	e0 69 40 00 	mov	r9,16384
80005984:	91 09       	st.w	r8[0x0],r9
	uhd_unfreeze_pipe(0);
80005986:	e2 69 00 00 	mov	r9,131072
8000598a:	91 09       	st.w	r8[0x0],r9
8000598c:	e0 8f 01 d5 	bral	80005d36 <otg_interrupt+0x726>
		switch(uhd_ctrl_request_phase) {
		case UHD_CTRL_REQ_PHASE_DATA_IN:
			uhd_ctrl_phase_data_in();
			break;
		case UHD_CTRL_REQ_PHASE_ZLP_IN:
			uhd_ctrl_request_end(UHD_TRANS_NOERROR);
80005990:	30 0c       	mov	r12,0
80005992:	f0 1f 00 f9 	mcall	80005d74 <otg_interrupt+0x764>
80005996:	e0 8f 01 d0 	bral	80005d36 <otg_interrupt+0x726>
			Assert(false);
			break;
		}
		return;
	}
	if (Is_uhd_out_ready(0)) {
8000599a:	fe 68 05 30 	mov	r8,-129744
8000599e:	70 08       	ld.w	r8,r8[0x0]
800059a0:	e2 18 00 02 	andl	r8,0x2,COH
800059a4:	c1 c0       	breq	800059dc <otg_interrupt+0x3cc>
		// OUT packet sent
		uhd_freeze_pipe(0);
800059a6:	e2 69 00 00 	mov	r9,131072
800059aa:	fe 68 05 f0 	mov	r8,-129552
800059ae:	91 09       	st.w	r8[0x0],r9
		uhd_ack_out_ready(0);
800059b0:	30 29       	mov	r9,2
800059b2:	fe 68 05 60 	mov	r8,-129696
800059b6:	91 09       	st.w	r8[0x0],r9
		switch(uhd_ctrl_request_phase) {
800059b8:	fe f8 03 d4 	ld.w	r8,pc[980]
800059bc:	70 08       	ld.w	r8,r8[0x0]
800059be:	58 18       	cp.w	r8,1
800059c0:	c0 50       	breq	800059ca <otg_interrupt+0x3ba>
800059c2:	58 48       	cp.w	r8,4
800059c4:	e0 81 01 b9 	brne	80005d36 <otg_interrupt+0x726>
800059c8:	c0 58       	rjmp	800059d2 <otg_interrupt+0x3c2>
		case UHD_CTRL_REQ_PHASE_DATA_OUT:
			uhd_ctrl_phase_data_out();
800059ca:	f0 1f 00 f2 	mcall	80005d90 <otg_interrupt+0x780>
800059ce:	e0 8f 01 b4 	bral	80005d36 <otg_interrupt+0x726>
			break;
		case UHD_CTRL_REQ_PHASE_ZLP_OUT:
			uhd_ctrl_request_end(UHD_TRANS_NOERROR);
800059d2:	30 0c       	mov	r12,0
800059d4:	f0 1f 00 e8 	mcall	80005d74 <otg_interrupt+0x764>
800059d8:	e0 8f 01 af 	bral	80005d36 <otg_interrupt+0x726>
			Assert(false);
			break;
		}
		return;
	}
	if (Is_uhd_stall(0)) {
800059dc:	fe 68 05 30 	mov	r8,-129744
800059e0:	70 08       	ld.w	r8,r8[0x0]
800059e2:	e2 18 00 40 	andl	r8,0x40,COH
800059e6:	c0 a0       	breq	800059fa <otg_interrupt+0x3ea>
		// Stall Handshake received
		uhd_ack_stall(0);
800059e8:	34 09       	mov	r9,64
800059ea:	fe 68 05 60 	mov	r8,-129696
800059ee:	91 09       	st.w	r8[0x0],r9
		uhd_ctrl_request_end(UHD_TRANS_STALL);
800059f0:	30 4c       	mov	r12,4
800059f2:	f0 1f 00 e1 	mcall	80005d74 <otg_interrupt+0x764>
800059f6:	e0 8f 01 a0 	bral	80005d36 <otg_interrupt+0x726>
		return;
	}
	if (Is_uhd_pipe_error(0)) {
800059fa:	fe 68 05 30 	mov	r8,-129744
800059fe:	70 08       	ld.w	r8,r8[0x0]
80005a00:	e2 18 00 08 	andl	r8,0x8,COH
80005a04:	e0 80 01 99 	breq	80005d36 <otg_interrupt+0x726>
		// Get and ack error
		uhd_ctrl_request_end(uhd_pipe_get_error(0));
80005a08:	30 0c       	mov	r12,0
80005a0a:	f0 1f 00 e5 	mcall	80005d9c <otg_interrupt+0x78c>
80005a0e:	f0 1f 00 da 	mcall	80005d74 <otg_interrupt+0x764>
80005a12:	e0 8f 01 92 	bral	80005d36 <otg_interrupt+0x726>
	if (pipe_int == 0) {
		// Interrupt acked by control endpoint managed
		uhd_ctrl_interrupt();
		return;
	}
	if (pipe_int != AVR32_USBB_EPT_NUM) {
80005a16:	30 78       	mov	r8,7
80005a18:	f0 07 18 00 	cp.b	r7,r8
80005a1c:	c6 60       	breq	80005ae8 <otg_interrupt+0x4d8>
 *
 * \param pipe  Pipe number
 */
static void uhd_pipe_interrupt(uint8_t pipe)
{
	if (Is_uhd_bank_interrupt_enabled(pipe) && (0==uhd_nb_busy_bank(pipe))) {
80005a1e:	ee 08 15 02 	lsl	r8,r7,0x2
80005a22:	fe 6a 05 c0 	mov	r10,-129600
80005a26:	f0 0a 00 09 	add	r9,r8,r10
80005a2a:	72 0a       	ld.w	r10,r9[0x0]
80005a2c:	e2 1a 10 00 	andl	r10,0x1000,COH
80005a30:	c1 40       	breq	80005a58 <otg_interrupt+0x448>
80005a32:	fe 6c 05 30 	mov	r12,-129744
80005a36:	f0 0c 00 0a 	add	r10,r8,r12
80005a3a:	74 0a       	ld.w	r10,r10[0x0]
80005a3c:	f5 da c1 82 	bfextu	r10,r10,0xc,0x2
80005a40:	c0 c1       	brne	80005a58 <otg_interrupt+0x448>
		uhd_disable_bank_interrupt(pipe);
80005a42:	e0 38 f9 e0 	sub	r8,129504
80005a46:	e0 69 10 00 	mov	r9,4096
80005a4a:	91 09       	st.w	r8[0x0],r9
		uhd_pipe_finish_job(pipe, UHD_TRANS_NOERROR);
80005a4c:	30 0b       	mov	r11,0
80005a4e:	0e 9c       	mov	r12,r7
80005a50:	f0 1f 00 d4 	mcall	80005da0 <otg_interrupt+0x790>
80005a54:	e0 8f 01 71 	bral	80005d36 <otg_interrupt+0x726>
		return;
	}
	if (Is_uhd_out_ready_interrupt_enabled(pipe) && Is_uhd_out_ready(pipe)) {
80005a58:	72 09       	ld.w	r9,r9[0x0]
80005a5a:	e2 19 00 02 	andl	r9,0x2,COH
80005a5e:	c2 00       	breq	80005a9e <otg_interrupt+0x48e>
80005a60:	fe 6b 05 30 	mov	r11,-129744
80005a64:	f0 0b 00 09 	add	r9,r8,r11
80005a68:	72 09       	ld.w	r9,r9[0x0]
80005a6a:	e2 19 00 02 	andl	r9,0x2,COH
80005a6e:	c1 80       	breq	80005a9e <otg_interrupt+0x48e>
		uhd_disable_out_ready_interrupt(pipe);
80005a70:	fe 6a 06 20 	mov	r10,-129504
80005a74:	f0 0a 00 09 	add	r9,r8,r10
80005a78:	30 2a       	mov	r10,2
80005a7a:	93 0a       	st.w	r9[0x0],r10
		// One bank is free then send a ZLP
		uhd_ack_out_ready(pipe);
80005a7c:	fe 6c 05 60 	mov	r12,-129696
80005a80:	f0 0c 00 0b 	add	r11,r8,r12
80005a84:	97 0a       	st.w	r11[0x0],r10
		uhd_ack_fifocon(pipe);
80005a86:	e0 6a 40 00 	mov	r10,16384
80005a8a:	93 0a       	st.w	r9[0x0],r10
		uhd_unfreeze_pipe(pipe);
80005a8c:	e2 6a 00 00 	mov	r10,131072
80005a90:	93 0a       	st.w	r9[0x0],r10
		uhd_enable_bank_interrupt(pipe);
80005a92:	e0 38 fa 10 	sub	r8,129552
80005a96:	e0 69 10 00 	mov	r9,4096
80005a9a:	91 09       	st.w	r8[0x0],r9
80005a9c:	c4 d9       	rjmp	80005d36 <otg_interrupt+0x726>
		return;
	}
	if (Is_uhd_stall(pipe)) {
80005a9e:	fe 6b 05 30 	mov	r11,-129744
80005aa2:	f0 0b 00 09 	add	r9,r8,r11
80005aa6:	72 0a       	ld.w	r10,r9[0x0]
80005aa8:	e2 1a 00 40 	andl	r10,0x40,COH
80005aac:	c1 10       	breq	80005ace <otg_interrupt+0x4be>
		uhd_ack_stall(pipe);
80005aae:	fe 6a 05 60 	mov	r10,-129696
80005ab2:	f0 0a 00 09 	add	r9,r8,r10
80005ab6:	34 0a       	mov	r10,64
80005ab8:	93 0a       	st.w	r9[0x0],r10
		uhd_reset_data_toggle(pipe);
80005aba:	e0 38 fa 10 	sub	r8,129552
80005abe:	e4 69 00 00 	mov	r9,262144
80005ac2:	91 09       	st.w	r8[0x0],r9
		uhd_ep_abort_pipe(pipe, UHD_TRANS_STALL);
80005ac4:	30 4b       	mov	r11,4
80005ac6:	0e 9c       	mov	r12,r7
80005ac8:	f0 1f 00 ad 	mcall	80005d7c <otg_interrupt+0x76c>
80005acc:	c3 59       	rjmp	80005d36 <otg_interrupt+0x726>
		return;
	}
	if (Is_uhd_pipe_error(pipe)) {
80005ace:	72 08       	ld.w	r8,r9[0x0]
80005ad0:	e2 18 00 08 	andl	r8,0x8,COH
80005ad4:	e0 80 01 31 	breq	80005d36 <otg_interrupt+0x726>
		// Get and ack error
		uhd_ep_abort_pipe(pipe, uhd_pipe_get_error(pipe));
80005ad8:	0e 9c       	mov	r12,r7
80005ada:	f0 1f 00 b1 	mcall	80005d9c <otg_interrupt+0x78c>
80005ade:	18 9b       	mov	r11,r12
80005ae0:	0e 9c       	mov	r12,r7
80005ae2:	f0 1f 00 a7 	mcall	80005d7c <otg_interrupt+0x76c>
80005ae6:	c2 89       	rjmp	80005d36 <otg_interrupt+0x726>
	if (pipe_int != AVR32_USBB_EPT_NUM) {
		// Interrupt acked by bulk/interrupt/isochronous endpoint
		uhd_pipe_interrupt(pipe_int);
		return;
	}
	pipe_int = uhd_get_pipe_dma_interrupt_number();
80005ae8:	fe 68 00 00 	mov	r8,-131072
80005aec:	f0 f9 04 04 	ld.w	r9,r8[1028]
80005af0:	f0 fc 04 10 	ld.w	r12,r8[1040]
80005af4:	f2 08 16 19 	lsr	r8,r9,0x19
80005af8:	f1 ec 03 9c 	and	r12,r8,r12>>0x19
80005afc:	a7 ac       	sbr	r12,0x6
80005afe:	5c 9c       	brev	r12
80005b00:	f8 0c 12 00 	clz	r12,r12
80005b04:	2f fc       	sub	r12,-1
	if (pipe_int != AVR32_USBB_EPT_NUM) {
80005b06:	30 78       	mov	r8,7
80005b08:	f0 0c 18 00 	cp.b	r12,r8
80005b0c:	c4 20       	breq	80005b90 <otg_interrupt+0x580>
static void uhd_pipe_interrupt_dma(uint8_t pipe)
{
	uhd_pipe_job_t *ptr_job;
	uint32_t nb_remaining;

	if (uhd_pipe_dma_get_status(pipe)
80005b0e:	18 9a       	mov	r10,r12
80005b10:	f8 08 15 04 	lsl	r8,r12,0x4
80005b14:	e0 38 f9 00 	sub	r8,129280
80005b18:	70 39       	ld.w	r9,r8[0xc]
80005b1a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80005b1e:	e0 81 01 0c 	brne	80005d36 <otg_interrupt+0x726>
			& AVR32_USBB_UHDMA1_STATUS_CH_EN_MASK) {
		return; // Ignore EOT_STA interrupt
	}
	// Save number of data no transfered
	nb_remaining = (uhd_pipe_dma_get_status(pipe) &
80005b22:	70 3b       	ld.w	r11,r8[0xc]
80005b24:	b1 8b       	lsr	r11,0x10
			AVR32_USBB_UHDMA1_STATUS_CH_BYTE_CNT_MASK)
			>> AVR32_USBB_UHDMA1_STATUS_CH_BYTE_CNT_OFFSET;
	if (nb_remaining) {
80005b26:	c0 d0       	breq	80005b40 <otg_interrupt+0x530>
		// Get job corresponding at endpoint
		ptr_job = &uhd_pipe_job[pipe - 1];
80005b28:	f8 c8 00 01 	sub	r8,r12,1
80005b2c:	f0 08 00 28 	add	r8,r8,r8<<0x2
80005b30:	fe f9 02 48 	ld.w	r9,pc[584]
80005b34:	f2 08 00 28 	add	r8,r9,r8<<0x2

		// Transfer no complete (short packet or ZLP) then:
		// Update number of transfered data
		ptr_job->nb_trans -= nb_remaining;
80005b38:	70 39       	ld.w	r9,r8[0xc]
80005b3a:	16 19       	sub	r9,r11
80005b3c:	91 39       	st.w	r8[0xc],r9

		// Set transfer complete to stop the transfer
		ptr_job->buf_size = ptr_job->nb_trans;
80005b3e:	91 29       	st.w	r8[0x8],r9
	}

	if (uhd_is_pipe_out(pipe)) {
80005b40:	f4 08 15 02 	lsl	r8,r10,0x2
80005b44:	fe 6a 05 00 	mov	r10,-129792
80005b48:	f0 0a 00 09 	add	r9,r8,r10
80005b4c:	72 09       	ld.w	r9,r9[0x0]
80005b4e:	f3 d9 c1 02 	bfextu	r9,r9,0x8,0x2
80005b52:	58 29       	cp.w	r9,2
80005b54:	c0 71       	brne	80005b62 <otg_interrupt+0x552>
		// Wait that all banks are free to freeze clock of OUT endpoint
		// and call callback
		uhd_enable_bank_interrupt(pipe);
80005b56:	e0 38 fa 10 	sub	r8,129552
80005b5a:	e0 69 10 00 	mov	r9,4096
80005b5e:	91 09       	st.w	r8[0x0],r9
80005b60:	ce b8       	rjmp	80005d36 <otg_interrupt+0x726>
	} else {
		if (!Is_uhd_pipe_frozen(pipe)) {
80005b62:	fe 6a 05 c0 	mov	r10,-129600
80005b66:	f0 0a 00 09 	add	r9,r8,r10
80005b6a:	72 0a       	ld.w	r10,r9[0x0]
80005b6c:	e6 1a 00 02 	andh	r10,0x2,COH
80005b70:	c0 d1       	brne	80005b8a <otg_interrupt+0x57a>
			// Pipe is not freeze in case of :
			// - incomplete transfer when the request number INRQ is not complete.
			// - low USB speed and with a high CPU frequency,
			// a ACK from host can be always running on USB line.

			if (nb_remaining) {
80005b72:	58 0b       	cp.w	r11,0
80005b74:	c0 70       	breq	80005b82 <otg_interrupt+0x572>
				// Freeze pipe in case of incomplete transfer
				uhd_freeze_pipe(pipe);
80005b76:	e0 38 fa 10 	sub	r8,129552
80005b7a:	e2 69 00 00 	mov	r9,131072
80005b7e:	91 09       	st.w	r8[0x0],r9
80005b80:	c0 58       	rjmp	80005b8a <otg_interrupt+0x57a>
			} else {
				// Wait freeze in case of ASK on going
				while (!Is_uhd_pipe_frozen(pipe)) {
80005b82:	72 08       	ld.w	r8,r9[0x0]
80005b84:	e6 18 00 02 	andh	r8,0x2,COH
80005b88:	cf d0       	breq	80005b82 <otg_interrupt+0x572>
				}
			}
		}
		uhd_pipe_trans_complet(pipe);
80005b8a:	f0 1f 00 87 	mcall	80005da4 <otg_interrupt+0x794>
80005b8e:	cd 48       	rjmp	80005d36 <otg_interrupt+0x726>
		// Interrupt DMA acked by bulk/interrupt/isochronous endpoint
		uhd_pipe_interrupt_dma(pipe_int);
		return;
	}
	// USB bus reset detection
	if (Is_uhd_reset_sent()) {
80005b90:	fe 68 04 04 	mov	r8,-130044
80005b94:	70 08       	ld.w	r8,r8[0x0]
80005b96:	e2 18 00 04 	andl	r8,0x4,COH
80005b9a:	c0 d0       	breq	80005bb4 <otg_interrupt+0x5a4>
		uhd_ack_reset_sent();
80005b9c:	30 49       	mov	r9,4
80005b9e:	fe 68 04 08 	mov	r8,-130040
80005ba2:	91 09       	st.w	r8[0x0],r9
		if (uhd_reset_callback != NULL) {
80005ba4:	fe f8 02 04 	ld.w	r8,pc[516]
80005ba8:	70 08       	ld.w	r8,r8[0x0]
80005baa:	58 08       	cp.w	r8,0
80005bac:	e0 80 00 c5 	breq	80005d36 <otg_interrupt+0x726>
			uhd_reset_callback();
80005bb0:	5d 18       	icall	r8
80005bb2:	cc 28       	rjmp	80005d36 <otg_interrupt+0x726>
		}
		return;
	}

	// Manage dis/connection event
	if (Is_uhd_disconnection() && Is_uhd_disconnection_int_enabled()) {
80005bb4:	fe 68 04 04 	mov	r8,-130044
80005bb8:	70 08       	ld.w	r8,r8[0x0]
80005bba:	e2 18 00 02 	andl	r8,0x2,COH
80005bbe:	c2 80       	breq	80005c0e <otg_interrupt+0x5fe>
80005bc0:	fe 68 04 10 	mov	r8,-130032
80005bc4:	70 08       	ld.w	r8,r8[0x0]
80005bc6:	e2 18 00 02 	andl	r8,0x2,COH
80005bca:	c2 20       	breq	80005c0e <otg_interrupt+0x5fe>
		uhd_ack_disconnection();
80005bcc:	30 28       	mov	r8,2
80005bce:	fe 69 04 08 	mov	r9,-130040
80005bd2:	93 08       	st.w	r9[0x0],r8
		uhd_disable_disconnection_int();
80005bd4:	fe 69 04 14 	mov	r9,-130028
80005bd8:	93 08       	st.w	r9[0x0],r8
		// Stop reset signal, in case of disconnection during reset
		uhd_stop_reset();
80005bda:	fe 68 04 00 	mov	r8,-130048
80005bde:	70 09       	ld.w	r9,r8[0x0]
80005be0:	a9 d9       	cbr	r9,0x9
80005be2:	91 09       	st.w	r8[0x0],r9
		// Disable wakeup/resumes interrupts,
		// in case of disconnection during suspend mode
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
80005be4:	35 89       	mov	r9,88
80005be6:	fe 68 00 00 	mov	r8,-131072
80005bea:	f1 49 04 14 	st.w	r8[1044],r9
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_sleep_mode(UHD_STATE_DISCONNECT);
80005bee:	30 3c       	mov	r12,3
80005bf0:	f0 1f 00 5c 	mcall	80005d60 <otg_interrupt+0x750>
		uhd_enable_connection_int();
80005bf4:	30 19       	mov	r9,1
80005bf6:	fe 68 04 18 	mov	r8,-130024
80005bfa:	91 09       	st.w	r8[0x0],r9
		uhd_suspend_start = 0;
80005bfc:	30 08       	mov	r8,0
80005bfe:	4d 89       	lddpc	r9,80005d5c <otg_interrupt+0x74c>
80005c00:	b2 88       	st.b	r9[0x0],r8
		uhd_resume_start = 0;
80005c02:	4d 99       	lddpc	r9,80005d64 <otg_interrupt+0x754>
80005c04:	b2 88       	st.b	r9[0x0],r8
		uhc_notify_connection(false);
80005c06:	30 0c       	mov	r12,0
80005c08:	f0 1f 00 69 	mcall	80005dac <otg_interrupt+0x79c>
80005c0c:	c9 58       	rjmp	80005d36 <otg_interrupt+0x726>
		return;
	}
	if (Is_uhd_connection() && Is_uhd_connection_int_enabled()) {
80005c0e:	fe 68 04 04 	mov	r8,-130044
80005c12:	70 08       	ld.w	r8,r8[0x0]
80005c14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005c18:	c2 30       	breq	80005c5e <otg_interrupt+0x64e>
80005c1a:	fe 68 04 10 	mov	r8,-130032
80005c1e:	70 08       	ld.w	r8,r8[0x0]
80005c20:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005c24:	c1 d0       	breq	80005c5e <otg_interrupt+0x64e>
		uhd_ack_connection();
80005c26:	30 17       	mov	r7,1
80005c28:	fe 68 04 08 	mov	r8,-130040
80005c2c:	91 07       	st.w	r8[0x0],r7
		uhd_disable_connection_int();
80005c2e:	fe 68 04 14 	mov	r8,-130028
80005c32:	91 07       	st.w	r8[0x0],r7
		uhd_enable_disconnection_int();
80005c34:	30 29       	mov	r9,2
80005c36:	fe 68 04 18 	mov	r8,-130024
80005c3a:	91 09       	st.w	r8[0x0],r9
		uhd_enable_sof();
80005c3c:	fe 68 04 00 	mov	r8,-130048
80005c40:	70 09       	ld.w	r9,r8[0x0]
80005c42:	a9 a9       	sbr	r9,0x8
80005c44:	91 09       	st.w	r8[0x0],r9
		uhd_sleep_mode(UHD_STATE_IDLE);
80005c46:	30 5c       	mov	r12,5
80005c48:	f0 1f 00 46 	mcall	80005d60 <otg_interrupt+0x750>
		uhd_suspend_start = 0;
80005c4c:	30 08       	mov	r8,0
80005c4e:	4c 49       	lddpc	r9,80005d5c <otg_interrupt+0x74c>
80005c50:	b2 88       	st.b	r9[0x0],r8
		uhd_resume_start = 0;
80005c52:	4c 59       	lddpc	r9,80005d64 <otg_interrupt+0x754>
80005c54:	b2 88       	st.b	r9[0x0],r8
		uhc_notify_connection(true);
80005c56:	0e 9c       	mov	r12,r7
80005c58:	f0 1f 00 55 	mcall	80005dac <otg_interrupt+0x79c>
80005c5c:	c6 d8       	rjmp	80005d36 <otg_interrupt+0x726>
		return;
	}

	// Manage Vbus error
	if (Is_uhd_vbus_error_interrupt()) {
80005c5e:	fe 68 08 04 	mov	r8,-129020
80005c62:	70 08       	ld.w	r8,r8[0x0]
80005c64:	e2 18 00 08 	andl	r8,0x8,COH
80005c68:	c0 80       	breq	80005c78 <otg_interrupt+0x668>
		uhd_ack_vbus_error_interrupt();
80005c6a:	30 89       	mov	r9,8
80005c6c:	fe 68 08 08 	mov	r8,-129016
80005c70:	91 09       	st.w	r8[0x0],r9
		UHC_VBUS_ERROR();
80005c72:	f0 1f 00 50 	mcall	80005db0 <otg_interrupt+0x7a0>
80005c76:	c6 08       	rjmp	80005d36 <otg_interrupt+0x726>
		return;
	}

	// Check USB clock ready after asynchronous interrupt
	while (!Is_otg_clock_usable());
80005c78:	fe 69 08 04 	mov	r9,-129020
80005c7c:	72 08       	ld.w	r8,r9[0x0]
80005c7e:	e2 18 40 00 	andl	r8,0x4000,COH
80005c82:	cf d0       	breq	80005c7c <otg_interrupt+0x66c>
	otg_unfreeze_clock();
80005c84:	fe 68 08 00 	mov	r8,-129024
80005c88:	70 09       	ld.w	r9,r8[0x0]
80005c8a:	af c9       	cbr	r9,0xe
80005c8c:	91 09       	st.w	r8[0x0],r9

	if (Is_uhd_wakeup_interrupt_enabled() && (Is_uhd_wakeup() ||
80005c8e:	fe 68 04 10 	mov	r8,-130032
80005c92:	70 08       	ld.w	r8,r8[0x0]
80005c94:	e2 18 00 40 	andl	r8,0x40,COH
80005c98:	c2 d0       	breq	80005cf2 <otg_interrupt+0x6e2>
80005c9a:	fe 68 04 04 	mov	r8,-130044
80005c9e:	70 08       	ld.w	r8,r8[0x0]
80005ca0:	e2 18 00 40 	andl	r8,0x40,COH
80005ca4:	c0 d1       	brne	80005cbe <otg_interrupt+0x6ae>
			Is_uhd_downstream_resume() || Is_uhd_upstream_resume())) {
80005ca6:	fe 68 04 04 	mov	r8,-130044
80005caa:	70 08       	ld.w	r8,r8[0x0]

	// Check USB clock ready after asynchronous interrupt
	while (!Is_otg_clock_usable());
	otg_unfreeze_clock();

	if (Is_uhd_wakeup_interrupt_enabled() && (Is_uhd_wakeup() ||
80005cac:	e2 18 00 08 	andl	r8,0x8,COH
80005cb0:	c0 71       	brne	80005cbe <otg_interrupt+0x6ae>
			Is_uhd_downstream_resume() || Is_uhd_upstream_resume())) {
80005cb2:	fe 68 04 04 	mov	r8,-130044
80005cb6:	70 08       	ld.w	r8,r8[0x0]

	// Check USB clock ready after asynchronous interrupt
	while (!Is_otg_clock_usable());
	otg_unfreeze_clock();

	if (Is_uhd_wakeup_interrupt_enabled() && (Is_uhd_wakeup() ||
80005cb8:	e2 18 00 10 	andl	r8,0x10,COH
80005cbc:	c1 b0       	breq	80005cf2 <otg_interrupt+0x6e2>
			Is_uhd_downstream_resume() || Is_uhd_upstream_resume())) {
		// Disable wakeup/resumes interrupts
		AVR32_USBB.uhinteclr = AVR32_USBB_UHINTECLR_HWUPIEC_MASK
80005cbe:	35 89       	mov	r9,88
80005cc0:	fe 68 00 00 	mov	r8,-131072
80005cc4:	f1 49 04 14 	st.w	r8[1044],r9
				| AVR32_USBB_UHINTECLR_RSMEDIEC_MASK
				| AVR32_USBB_UHINTECLR_RXRSMIEC_MASK;
		uhd_enable_sof();
80005cc8:	fe 68 04 00 	mov	r8,-130048
80005ccc:	70 09       	ld.w	r9,r8[0x0]
80005cce:	a9 a9       	sbr	r9,0x8
80005cd0:	91 09       	st.w	r8[0x0],r9
		if ((!Is_uhd_downstream_resume())
80005cd2:	fe 68 04 04 	mov	r8,-130044
80005cd6:	70 08       	ld.w	r8,r8[0x0]
80005cd8:	e2 18 00 08 	andl	r8,0x8,COH
80005cdc:	c0 41       	brne	80005ce4 <otg_interrupt+0x6d4>
				&&(!Is_uhd_disconnection())) {
80005cde:	fe 68 04 04 	mov	r8,-130044
80005ce2:	70 08       	ld.w	r8,r8[0x0]
			if (Is_uhd_high_speed_mode()) {
				uhd_send_resume();
			}
		}
		// Wait 50ms before restarting transfer
		uhd_resume_start = 50;
80005ce4:	33 29       	mov	r9,50
80005ce6:	4a 08       	lddpc	r8,80005d64 <otg_interrupt+0x754>
80005ce8:	b0 89       	st.b	r8[0x0],r9
		uhd_sleep_mode(UHD_STATE_IDLE);
80005cea:	30 5c       	mov	r12,5
80005cec:	f0 1f 00 1d 	mcall	80005d60 <otg_interrupt+0x750>
80005cf0:	c2 38       	rjmp	80005d36 <otg_interrupt+0x726>
		return;
	}

	// Manage Vbus state change
	if (Is_otg_vbus_transition()) {
80005cf2:	fe 68 08 04 	mov	r8,-129020
80005cf6:	70 08       	ld.w	r8,r8[0x0]
80005cf8:	e2 18 00 02 	andl	r8,0x2,COH
80005cfc:	c1 d0       	breq	80005d36 <otg_interrupt+0x726>
		otg_ack_vbus_transition();
80005cfe:	30 29       	mov	r9,2
80005d00:	fe 68 08 08 	mov	r8,-129016
80005d04:	91 09       	st.w	r8[0x0],r9
		if (Is_otg_vbus_high()) {
80005d06:	fe 68 08 04 	mov	r8,-129020
80005d0a:	70 08       	ld.w	r8,r8[0x0]
80005d0c:	e2 18 08 00 	andl	r8,0x800,COH
80005d10:	c0 80       	breq	80005d20 <otg_interrupt+0x710>
			uhd_sleep_mode(UHD_STATE_DISCONNECT);
80005d12:	30 3c       	mov	r12,3
80005d14:	f0 1f 00 13 	mcall	80005d60 <otg_interrupt+0x750>
			UHC_VBUS_CHANGE(true);
80005d18:	30 1c       	mov	r12,1
80005d1a:	f0 1f 00 27 	mcall	80005db4 <otg_interrupt+0x7a4>
80005d1e:	c0 c8       	rjmp	80005d36 <otg_interrupt+0x726>
		} else {
			uhd_sleep_mode(UHD_STATE_NO_VBUS);
80005d20:	30 2c       	mov	r12,2
80005d22:	f0 1f 00 10 	mcall	80005d60 <otg_interrupt+0x750>
			otg_freeze_clock();
80005d26:	fe 68 08 00 	mov	r8,-129024
80005d2a:	70 09       	ld.w	r9,r8[0x0]
80005d2c:	af a9       	sbr	r9,0xe
80005d2e:	91 09       	st.w	r8[0x0],r9
			UHC_VBUS_CHANGE(false);
80005d30:	30 0c       	mov	r12,0
80005d32:	f0 1f 00 21 	mcall	80005db4 <otg_interrupt+0x7a4>
	if (b_mode_device) {
		udd_interrupt();
	} else {
		uhd_interrupt();
	}
	otg_data_memory_barrier();
80005d36:	fe 68 00 00 	mov	r8,-131072
80005d3a:	f0 f8 08 18 	ld.w	r8,r8[2072]
}
80005d3e:	2f fd       	sub	sp,-4
80005d40:	d4 32       	popm	r0-r7,lr
80005d42:	d6 03       	rete
80005d44:	80 00       	ld.sh	r0,r0[0x0]
80005d46:	6f b8       	ld.w	r8,r7[0x6c]
80005d48:	80 00       	ld.sh	r0,r0[0x0]
80005d4a:	2d d4       	sub	r4,-35
80005d4c:	80 00       	ld.sh	r0,r0[0x0]
80005d4e:	6e 60       	ld.w	r0,r7[0x18]
80005d50:	80 00       	ld.sh	r0,r0[0x0]
80005d52:	6e 4c       	ld.w	r12,r7[0x10]
80005d54:	80 00       	ld.sh	r0,r0[0x0]
80005d56:	6f c4       	ld.w	r4,r7[0x70]
80005d58:	80 00       	ld.sh	r0,r0[0x0]
80005d5a:	41 6c       	lddsp	r12,sp[0x58]
80005d5c:	00 00       	add	r0,r0
80005d5e:	0a fc       	st.b	--r5,r12
80005d60:	80 00       	ld.sh	r0,r0[0x0]
80005d62:	4d c0       	lddpc	r0,80005ed0 <sysclk_enable_pbb_module+0x14>
80005d64:	00 00       	add	r0,r0
80005d66:	0a ff       	st.b	--r5,pc
80005d68:	00 00       	add	r0,r0
80005d6a:	0a fd       	st.b	--r5,sp
80005d6c:	80 00       	ld.sh	r0,r0[0x0]
80005d6e:	6f e8       	ld.w	r8,r7[0x78]
80005d70:	00 00       	add	r0,r0
80005d72:	0b fc       	ld.ub	r12,r5[0x7]
80005d74:	80 00       	ld.sh	r0,r0[0x0]
80005d76:	4e d8       	lddpc	r8,80005f28 <sysclk_enable_usb+0x28>
80005d78:	00 00       	add	r0,r0
80005d7a:	0a 84       	andn	r4,r5
80005d7c:	80 00       	ld.sh	r0,r0[0x0]
80005d7e:	4b 18       	lddpc	r8,80005e40 <sysclk_disable_pbb_module+0x14>
80005d80:	80 00       	ld.sh	r0,r0[0x0]
80005d82:	6e a8       	ld.w	r8,r7[0x28]
80005d84:	80 00       	ld.sh	r0,r0[0x0]
80005d86:	30 0c       	mov	r12,0
80005d88:	00 00       	add	r0,r0
80005d8a:	0b f0       	ld.ub	r0,r5[0x7]
80005d8c:	00 00       	add	r0,r0
80005d8e:	0b ec       	ld.ub	r12,r5[0x6]
80005d90:	80 00       	ld.sh	r0,r0[0x0]
80005d92:	48 b0       	lddpc	r0,80005dbc <_stext+0x4>
80005d94:	80 00       	ld.sh	r0,r0[0x0]
80005d96:	48 70       	lddpc	r0,80005db0 <otg_interrupt+0x7a0>
80005d98:	00 00       	add	r0,r0
80005d9a:	0b f4       	ld.ub	r4,r5[0x7]
80005d9c:	80 00       	ld.sh	r0,r0[0x0]
80005d9e:	49 e8       	lddpc	r8,80005e14 <sysclk_priv_disable_module+0x1c>
80005da0:	80 00       	ld.sh	r0,r0[0x0]
80005da2:	4a 94       	lddpc	r4,80005e44 <sysclk_disable_pbb_module+0x18>
80005da4:	80 00       	ld.sh	r0,r0[0x0]
80005da6:	4b 80       	lddpc	r0,80005e84 <sysclk_disable_usb+0x1c>
80005da8:	00 00       	add	r0,r0
80005daa:	0a 80       	andn	r0,r5
80005dac:	80 00       	ld.sh	r0,r0[0x0]
80005dae:	70 20       	ld.w	r0,r8[0x8]
80005db0:	80 00       	ld.sh	r0,r0[0x0]
80005db2:	2c 92       	sub	r2,-55
80005db4:	80 00       	ld.sh	r0,r0[0x0]
80005db6:	2c 90       	sub	r0,-55

80005db8 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80005db8:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80005dbc:	fe c0 87 bc 	sub	r0,pc,-30788

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005dc0:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80005dc4:	d5 53       	csrf	0x15
  cp      r0, r1
80005dc6:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80005dc8:	e0 61 08 c8 	mov	r1,2248
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80005dcc:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80005dce:	c0 62       	brcc	80005dda <idata_load_loop_end>
  cp      r0, r1
80005dd0:	48 92       	lddpc	r2,80005df4 <udata_clear_loop_end+0x4>

80005dd2 <idata_load_loop>:
  brlo    idata_load_loop
80005dd2:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80005dd4:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80005dd6:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005dd8:	cf d3       	brcs	80005dd2 <idata_load_loop>

80005dda <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80005dda:	e0 60 08 c8 	mov	r0,2248
  mov     r2, 0
  mov     r3, 0
80005dde:	e0 61 0c 70 	mov	r1,3184
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
80005de2:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80005de4:	c0 62       	brcc	80005df0 <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80005de6:	30 02       	mov	r2,0
80005de8:	30 03       	mov	r3,0

80005dea <udata_clear_loop>:
80005dea:	a1 22       	st.d	r0++,r2
80005dec:	02 30       	cp.w	r0,r1
80005dee:	cf e3       	brcs	80005dea <udata_clear_loop>

80005df0 <udata_clear_loop_end>:
80005df0:	fe cf e3 80 	sub	pc,pc,-7296
80005df4:	80 00       	ld.sh	r0,r0[0x0]
80005df6:	df 90       	acall	0xf9

80005df8 <sysclk_priv_disable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005df8:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80005dfc:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
80005dfe:	fe 78 0c 00 	mov	r8,-62464
80005e02:	71 59       	ld.w	r9,r8[0x54]
80005e04:	e2 19 00 40 	andl	r9,0x40,COH
80005e08:	cf d0       	breq	80005e02 <sysclk_priv_disable_module+0xa>
		/* Do nothing */
	}

	/* Disable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80005e0a:	a3 6c       	lsl	r12,0x2
80005e0c:	e0 2c f3 f8 	sub	r12,62456
80005e10:	78 09       	ld.w	r9,r12[0x0]
	mask &= ~(1U << module_index);
80005e12:	30 18       	mov	r8,1
80005e14:	f0 0b 09 48 	lsl	r8,r8,r11
80005e18:	5c d8       	com	r8
80005e1a:	12 68       	and	r8,r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
80005e1c:	99 08       	st.w	r12[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005e1e:	14 98       	mov	r8,r10
80005e20:	e6 18 00 01 	andh	r8,0x1,COH
80005e24:	c0 21       	brne	80005e28 <sysclk_priv_disable_module+0x30>
      cpu_irq_enable();
80005e26:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80005e28:	5e fc       	retal	r12
80005e2a:	d7 03       	nop

80005e2c <sysclk_disable_pbb_module>:
/**
 * \brief Disable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_disable_pbb_module(unsigned int index)
{
80005e2c:	eb cd 40 80 	pushm	r7,lr
	irqflags_t flags;

	/* Disable the module */
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_PBB, index);
80005e30:	18 9b       	mov	r11,r12
80005e32:	30 3c       	mov	r12,3
80005e34:	f0 1f 00 0b 	mcall	80005e60 <sysclk_disable_pbb_module+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005e38:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80005e3c:	d3 03       	ssrf	0x10

	/* Disable the bridge if possible */
	flags = cpu_irq_save();

	sysclk_pbb_refcount--;
80005e3e:	48 a9       	lddpc	r9,80005e64 <sysclk_disable_pbb_module+0x38>
80005e40:	13 88       	ld.ub	r8,r9[0x0]
80005e42:	20 18       	sub	r8,1
80005e44:	5c 58       	castu.b	r8
80005e46:	b2 88       	st.b	r9[0x0],r8
	if (!sysclk_pbb_refcount)
80005e48:	c0 51       	brne	80005e52 <sysclk_disable_pbb_module+0x26>
 * \brief Disable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_disable_hsb_module(unsigned int index)
{
	sysclk_priv_disable_module(AVR32_PM_CLK_GRP_HSB, index);
80005e4a:	30 2b       	mov	r11,2
80005e4c:	30 1c       	mov	r12,1
80005e4e:	f0 1f 00 05 	mcall	80005e60 <sysclk_disable_pbb_module+0x34>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005e52:	e6 17 00 01 	andh	r7,0x1,COH
80005e56:	c0 21       	brne	80005e5a <sysclk_disable_pbb_module+0x2e>
      cpu_irq_enable();
80005e58:	d5 03       	csrf	0x10
		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);

	cpu_irq_restore(flags);
}
80005e5a:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e5e:	00 00       	add	r0,r0
80005e60:	80 00       	ld.sh	r0,r0[0x0]
80005e62:	5d f8       	*unknown*
80005e64:	00 00       	add	r0,r0
80005e66:	0b 01       	ld.w	r1,r5++

80005e68 <sysclk_disable_usb>:

/**
 * \brief Disable the USB generic clock
 */
void sysclk_disable_usb(void)
{
80005e68:	d4 01       	pushm	lr
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
}

static inline void genclk_disable(unsigned int id)
{
	AVR32_PM.gcctrl[id] = 0;
80005e6a:	30 09       	mov	r9,0
80005e6c:	fe 78 0c 00 	mov	r8,-62464
80005e70:	f1 49 00 70 	st.w	r8[112],r9
80005e74:	30 3b       	mov	r11,3
80005e76:	30 1c       	mov	r12,1
80005e78:	f0 1f 00 03 	mcall	80005e84 <sysclk_disable_usb+0x1c>
	genclk_disable(AVR32_PM_GCLK_USBB);
	sysclk_disable_hsb_module(SYSCLK_USBB_DATA);
	sysclk_disable_pbb_module(SYSCLK_USBB_REGS);
80005e7c:	30 1c       	mov	r12,1
80005e7e:	f0 1f 00 03 	mcall	80005e88 <sysclk_disable_usb+0x20>
}
80005e82:	d8 02       	popm	pc
80005e84:	80 00       	ld.sh	r0,r0[0x0]
80005e86:	5d f8       	*unknown*
80005e88:	80 00       	ld.sh	r0,r0[0x0]
80005e8a:	5e 2c       	reths	r12

80005e8c <sysclk_priv_enable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005e8c:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80005e90:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
80005e92:	fe 78 0c 00 	mov	r8,-62464
80005e96:	71 59       	ld.w	r9,r8[0x54]
80005e98:	e2 19 00 40 	andl	r9,0x40,COH
80005e9c:	cf d0       	breq	80005e96 <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80005e9e:	a3 6c       	lsl	r12,0x2
80005ea0:	e0 2c f3 f8 	sub	r12,62456
80005ea4:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
80005ea6:	30 19       	mov	r9,1
80005ea8:	f2 0b 09 4b 	lsl	r11,r9,r11
80005eac:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80005eae:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005eb0:	14 98       	mov	r8,r10
80005eb2:	e6 18 00 01 	andh	r8,0x1,COH
80005eb6:	c0 21       	brne	80005eba <sysclk_priv_enable_module+0x2e>
      cpu_irq_enable();
80005eb8:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80005eba:	5e fc       	retal	r12

80005ebc <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80005ebc:	eb cd 40 c0 	pushm	r6-r7,lr
80005ec0:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005ec2:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80005ec6:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
80005ec8:	48 c8       	lddpc	r8,80005ef8 <sysclk_enable_pbb_module+0x3c>
80005eca:	11 89       	ld.ub	r9,r8[0x0]
80005ecc:	30 08       	mov	r8,0
80005ece:	f0 09 18 00 	cp.b	r9,r8
80005ed2:	c0 51       	brne	80005edc <sysclk_enable_pbb_module+0x20>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80005ed4:	30 2b       	mov	r11,2
80005ed6:	30 1c       	mov	r12,1
80005ed8:	f0 1f 00 09 	mcall	80005efc <sysclk_enable_pbb_module+0x40>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);

	sysclk_pbb_refcount++;
80005edc:	48 78       	lddpc	r8,80005ef8 <sysclk_enable_pbb_module+0x3c>
80005ede:	11 89       	ld.ub	r9,r8[0x0]
80005ee0:	2f f9       	sub	r9,-1
80005ee2:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005ee4:	e6 16 00 01 	andh	r6,0x1,COH
80005ee8:	c0 21       	brne	80005eec <sysclk_enable_pbb_module+0x30>
      cpu_irq_enable();
80005eea:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80005eec:	0e 9b       	mov	r11,r7
80005eee:	30 3c       	mov	r12,3
80005ef0:	f0 1f 00 03 	mcall	80005efc <sysclk_enable_pbb_module+0x40>
}
80005ef4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005ef8:	00 00       	add	r0,r0
80005efa:	0b 01       	ld.w	r1,r5++
80005efc:	80 00       	ld.sh	r0,r0[0x0]
80005efe:	5e 8c       	retls	r12

80005f00 <sysclk_enable_usb>:
 * \pre The USB generic clock must be configured to 48MHz.
 * CONFIG_USBCLK_SOURCE and CONFIG_USBCLK_DIV must be defined with proper
 * configuration. The selected clock source must also be configured.
 */
void sysclk_enable_usb(void)
{
80005f00:	d4 01       	pushm	lr
	sysclk_enable_pbb_module(SYSCLK_USBB_REGS);
80005f02:	30 1c       	mov	r12,1
80005f04:	f0 1f 00 20 	mcall	80005f84 <sysclk_enable_usb+0x84>
80005f08:	30 3b       	mov	r11,3
80005f0a:	30 1c       	mov	r12,1
80005f0c:	f0 1f 00 1f 	mcall	80005f88 <sysclk_enable_usb+0x88>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80005f10:	fe 78 0c 00 	mov	r8,-62464
80005f14:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80005f16:	e2 18 00 02 	andl	r8,0x2,COH
80005f1a:	c2 f1       	brne	80005f78 <sysclk_enable_usb+0x78>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80005f1c:	fe 78 0c 00 	mov	r8,-62464
80005f20:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80005f22:	e2 18 00 80 	andl	r8,0x80,COH
80005f26:	c1 71       	brne	80005f54 <sysclk_enable_usb+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005f28:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80005f2c:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80005f2e:	fe 78 0c 00 	mov	r8,-62464
80005f32:	e0 6a 03 07 	mov	r10,775
80005f36:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80005f38:	70 0a       	ld.w	r10,r8[0x0]
80005f3a:	a3 aa       	sbr	r10,0x2
80005f3c:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005f3e:	12 98       	mov	r8,r9
80005f40:	e6 18 00 01 	andh	r8,0x1,COH
80005f44:	c0 21       	brne	80005f48 <sysclk_enable_usb+0x48>
      cpu_irq_enable();
80005f46:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80005f48:	fe 79 0c 00 	mov	r9,-62464
80005f4c:	73 58       	ld.w	r8,r9[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80005f4e:	e2 18 00 80 	andl	r8,0x80,COH
80005f52:	cf d0       	breq	80005f4c <sysclk_enable_usb+0x4c>
	cfg->ctrl = 0;

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
		mul *= 2;
		vco_hz *= 2;
80005f54:	30 88       	mov	r8,8
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_PM_PLL0_PLLOPT + option);
80005f56:	a3 a8       	sbr	r8,0x2
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80005f58:	31 09       	mov	r9,16
80005f5a:	20 19       	sub	r9,1
80005f5c:	b1 69       	lsl	r9,0x10
80005f5e:	ea 19 3f 00 	orh	r9,0x3f00
80005f62:	e8 19 02 01 	orl	r9,0x201
80005f66:	f3 e8 10 08 	or	r8,r9,r8
80005f6a:	fe 79 0c 00 	mov	r9,-62464
80005f6e:	93 98       	st.w	r9[0x24],r8

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80005f70:	73 58       	ld.w	r8,r9[0x54]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80005f72:	e2 18 00 02 	andl	r8,0x2,COH
80005f76:	cf d0       	breq	80005f70 <sysclk_enable_usb+0x70>
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
80005f78:	30 79       	mov	r9,7
80005f7a:	fe 78 0c 00 	mov	r8,-62464
80005f7e:	f1 49 00 70 	st.w	r8[112],r9
	sysclk_enable_hsb_module(SYSCLK_USBB_DATA);
	genclk_enable_config(AVR32_PM_GCLK_USBB, CONFIG_USBCLK_SOURCE, CONFIG_USBCLK_DIV);
}
80005f82:	d8 02       	popm	pc
80005f84:	80 00       	ld.sh	r0,r0[0x0]
80005f86:	5e bc       	rethi	r12
80005f88:	80 00       	ld.sh	r0,r0[0x0]
80005f8a:	5e 8c       	retls	r12

80005f8c <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80005f8c:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005f8e:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80005f92:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80005f94:	fe 78 0c 00 	mov	r8,-62464
80005f98:	e0 6a 03 07 	mov	r10,775
80005f9c:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80005f9e:	70 0a       	ld.w	r10,r8[0x0]
80005fa0:	a3 aa       	sbr	r10,0x2
80005fa2:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005fa4:	12 98       	mov	r8,r9
80005fa6:	e6 18 00 01 	andh	r8,0x1,COH
80005faa:	c0 21       	brne	80005fae <sysclk_init+0x22>
      cpu_irq_enable();
80005fac:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80005fae:	fe 78 0c 00 	mov	r8,-62464
80005fb2:	71 59       	ld.w	r9,r8[0x54]
80005fb4:	e2 19 00 80 	andl	r9,0x80,COH
80005fb8:	cf d0       	breq	80005fb2 <sysclk_init+0x26>
#ifdef BOARD_OSC0_HZ
	case SYSCLK_SRC_OSC0:
		osc_enable(OSC_ID_OSC0);
		osc_wait_ready(OSC_ID_OSC0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(BOARD_OSC0_HZ);
80005fba:	e0 6c 1b 00 	mov	r12,6912
80005fbe:	ea 1c 00 b7 	orh	r12,0xb7
80005fc2:	f0 1f 00 0a 	mcall	80005fe8 <sysclk_init+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005fc6:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80005fca:	d3 03       	ssrf	0x10
	uint32_t   mcctrl;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
80005fcc:	fe 78 0c 00 	mov	r8,-62464
80005fd0:	70 0a       	ld.w	r10,r8[0x0]
80005fd2:	e0 1a ff fc 	andl	r10,0xfffc
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
80005fd6:	a1 aa       	sbr	r10,0x0
	AVR32_PM.mcctrl = mcctrl;
80005fd8:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005fda:	12 98       	mov	r8,r9
80005fdc:	e6 18 00 01 	andh	r8,0x1,COH
80005fe0:	c0 21       	brne	80005fe4 <sysclk_init+0x58>
      cpu_irq_enable();
80005fe2:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80005fe4:	d8 02       	popm	pc
80005fe6:	00 00       	add	r0,r0
80005fe8:	80 00       	ld.sh	r0,r0[0x0]
80005fea:	33 a0       	mov	r0,58

80005fec <uhi_hid_mouse_uninstall>:
	uhi_hid_mouse_start_trans_report(dev->address);
	UHI_HID_MOUSE_CHANGE(dev, true);
}

void uhi_hid_mouse_uninstall(uhc_device_t* dev)
{
80005fec:	eb cd 40 c0 	pushm	r6-r7,lr
	if (uhi_hid_mouse_dev.dev != dev) 
80005ff0:	48 88       	lddpc	r8,80006010 <uhi_hid_mouse_uninstall+0x24>
80005ff2:	70 07       	ld.w	r7,r8[0x0]
80005ff4:	18 37       	cp.w	r7,r12
80005ff6:	c0 a1       	brne	8000600a <uhi_hid_mouse_uninstall+0x1e>
		return; // Device not enabled in this interface

	uhi_hid_mouse_dev.dev = NULL;
80005ff8:	30 06       	mov	r6,0
80005ffa:	91 06       	st.w	r8[0x0],r6
	Assert(uhi_hid_mouse_dev.report!=NULL);
	free(uhi_hid_mouse_dev.report);
80005ffc:	70 2c       	ld.w	r12,r8[0x8]
80005ffe:	f0 1f 00 06 	mcall	80006014 <uhi_hid_mouse_uninstall+0x28>
	UHI_HID_MOUSE_CHANGE(dev, false);
80006002:	0c 9b       	mov	r11,r6
80006004:	0e 9c       	mov	r12,r7
80006006:	f0 1f 00 05 	mcall	80006018 <uhi_hid_mouse_uninstall+0x2c>
8000600a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000600e:	00 00       	add	r0,r0
80006010:	00 00       	add	r0,r0
80006012:	0b 44       	ld.w	r4,--r5
80006014:	80 00       	ld.sh	r0,r0[0x0]
80006016:	7c 0c       	ld.w	r12,lr[0x0]
80006018:	80 00       	ld.sh	r0,r0[0x0]
8000601a:	2c cc       	sub	r12,-52

8000601c <uhi_hid_mouse_start_trans_report>:
 * \brief Starts the reception of the HID mouse report
 *
 * \param add   USB address to use
 */
static void uhi_hid_mouse_start_trans_report(usb_add_t add)
{
8000601c:	d4 01       	pushm	lr
	// Start transfer on interrupt endpoint IN
	uhd_ep_run(add, uhi_hid_mouse_dev.ep_in, true, uhi_hid_mouse_dev.report,
8000601e:	48 7b       	lddpc	r11,80006038 <uhi_hid_mouse_start_trans_report+0x1c>
80006020:	48 78       	lddpc	r8,8000603c <uhi_hid_mouse_start_trans_report+0x20>
80006022:	1a d8       	st.w	--sp,r8
80006024:	30 08       	mov	r8,0
80006026:	1a d8       	st.w	--sp,r8
80006028:	17 d8       	ld.ub	r8,r11[0x5]
8000602a:	76 29       	ld.w	r9,r11[0x8]
8000602c:	30 1a       	mov	r10,1
8000602e:	17 cb       	ld.ub	r11,r11[0x4]
80006030:	f0 1f 00 04 	mcall	80006040 <uhi_hid_mouse_start_trans_report+0x24>
80006034:	2f ed       	sub	sp,-8
			uhi_hid_mouse_dev.report_size, 0, uhi_hid_mouse_report_reception);
}
80006036:	d8 02       	popm	pc
80006038:	00 00       	add	r0,r0
8000603a:	0b 44       	ld.w	r4,--r5
8000603c:	80 00       	ld.sh	r0,r0[0x0]
8000603e:	60 78       	ld.w	r8,r0[0x1c]
80006040:	80 00       	ld.sh	r0,r0[0x0]
80006042:	4d 3c       	lddpc	r12,8000618c <uhi_hid_mouse_report_reception+0x114>

80006044 <uhi_hid_mouse_enable>:
	}
	return UHC_ENUM_UNSUPPORTED; // No interface supported
}

void uhi_hid_mouse_enable(uhc_device_t* dev)
{
80006044:	eb cd 40 80 	pushm	r7,lr
	if (uhi_hid_mouse_dev.dev != dev) 
80006048:	48 98       	lddpc	r8,8000606c <uhi_hid_mouse_enable+0x28>
8000604a:	70 07       	ld.w	r7,r8[0x0]
8000604c:	18 37       	cp.w	r7,r12
8000604e:	c0 c1       	brne	80006066 <uhi_hid_mouse_enable+0x22>
		return;  // No interface to enable

	// Init value
	uhi_hid_mouse_dev.report_btn_prev = 0;
80006050:	30 09       	mov	r9,0
80006052:	f1 69 00 0c 	st.b	r8[12],r9
	uhi_hid_mouse_start_trans_report(dev->address);
80006056:	ef 3c 00 12 	ld.ub	r12,r7[18]
8000605a:	f0 1f 00 06 	mcall	80006070 <uhi_hid_mouse_enable+0x2c>
	UHI_HID_MOUSE_CHANGE(dev, true);
8000605e:	30 1b       	mov	r11,1
80006060:	0e 9c       	mov	r12,r7
80006062:	f0 1f 00 05 	mcall	80006074 <uhi_hid_mouse_enable+0x30>
80006066:	e3 cd 80 80 	ldm	sp++,r7,pc
8000606a:	00 00       	add	r0,r0
8000606c:	00 00       	add	r0,r0
8000606e:	0b 44       	ld.w	r4,--r5
80006070:	80 00       	ld.sh	r0,r0[0x0]
80006072:	60 1c       	ld.w	r12,r0[0x4]
80006074:	80 00       	ld.sh	r0,r0[0x0]
80006076:	2c cc       	sub	r12,-52

80006078 <uhi_hid_mouse_report_reception>:
static void uhi_hid_mouse_report_reception(
		usb_add_t add,
		usb_ep_t ep,
		uhd_trans_status_t status,
		iram_size_t nb_transfered)
{
80006078:	d4 31       	pushm	r0-r7,lr
8000607a:	20 5d       	sub	sp,20
8000607c:	50 4c       	stdsp	sp[0x10],r12
	uint8_t i;
	unsigned short val;
	UNUSED(ep);

	if ((status == UHD_TRANS_NOTRESPONDING) || (status == UHD_TRANS_TIMEOUT)) {
8000607e:	58 5a       	cp.w	r10,5
80006080:	5f 0b       	sreq	r11
80006082:	58 7a       	cp.w	r10,7
80006084:	5f 08       	sreq	r8
80006086:	f7 e8 10 08 	or	r8,r11,r8
8000608a:	c0 50       	breq	80006094 <uhi_hid_mouse_report_reception+0x1c>
		uhi_hid_mouse_start_trans_report(add);
8000608c:	f0 1f 01 2d 	mcall	80006540 <uhi_hid_mouse_report_reception+0x4c8>
		return; // HID mouse transfer restart
80006090:	e0 8f 02 56 	bral	8000653c <uhi_hid_mouse_report_reception+0x4c4>
	}

	if ((status != UHD_TRANS_NOERROR) || (nb_transfered < 4)) {
80006094:	58 0a       	cp.w	r10,0
80006096:	5f 1a       	srne	r10
80006098:	58 39       	cp.w	r9,3
8000609a:	5f 88       	srls	r8
8000609c:	f5 e8 10 08 	or	r8,r10,r8
800060a0:	e0 81 02 4e 	brne	8000653c <uhi_hid_mouse_report_reception+0x4c4>
800060a4:	fe f8 04 a0 	ld.w	r8,pc[1184]
800060a8:	70 29       	ld.w	r9,r8[0x8]
800060aa:	2f f9       	sub	r9,-1
800060ac:	fe f5 04 9c 	ld.w	r5,pc[1180]
 *
 * \param add           USB address used by the transfer
 * \param status        Transfer status
 * \param nb_transfered Number of data transfered
 */
static void uhi_hid_mouse_report_reception(
800060b0:	ea cb ff cc 	sub	r11,r5,-52
800060b4:	0a 98       	mov	r8,r5
	if ((status != UHD_TRANS_NOERROR) || (nb_transfered < 4)) {
		return; // HID mouse transfer aborted
	}
	// Decode buttons
	for(i=0; i<52; i++)
		butt_states[i] = uhi_hid_mouse_dev.report[i+1] + 0x80;		
800060b6:	13 3a       	ld.ub	r10,r9++
800060b8:	f4 ca 00 80 	sub	r10,r10,128
800060bc:	10 ca       	st.b	r8++,r10

	if ((status != UHD_TRANS_NOERROR) || (nb_transfered < 4)) {
		return; // HID mouse transfer aborted
	}
	// Decode buttons
	for(i=0; i<52; i++)
800060be:	16 38       	cp.w	r8,r11
800060c0:	cf b1       	brne	800060b6 <uhi_hid_mouse_report_reception+0x3e>
800060c2:	fe f8 04 82 	ld.w	r8,pc[1154]
800060c6:	70 29       	ld.w	r9,r8[0x8]
800060c8:	2c b9       	sub	r9,-53
800060ca:	fe f8 04 82 	ld.w	r8,pc[1154]
 *
 * \param add           USB address used by the transfer
 * \param status        Transfer status
 * \param nb_transfered Number of data transfered
 */
static void uhi_hid_mouse_report_reception(
800060ce:	f0 cb ff fc 	sub	r11,r8,-4
	}
	// Decode buttons
	for(i=0; i<52; i++)
		butt_states[i] = uhi_hid_mouse_dev.report[i+1] + 0x80;		
	for(i=0; i<4; i++)
		sliders[i] = uhi_hid_mouse_dev.report[i+53] + 0x80;
800060d2:	13 3a       	ld.ub	r10,r9++
800060d4:	f4 ca 00 80 	sub	r10,r10,128
800060d8:	10 ca       	st.b	r8++,r10
		return; // HID mouse transfer aborted
	}
	// Decode buttons
	for(i=0; i<52; i++)
		butt_states[i] = uhi_hid_mouse_dev.report[i+1] + 0x80;		
	for(i=0; i<4; i++)
800060da:	16 38       	cp.w	r8,r11
800060dc:	cf b1       	brne	800060d2 <uhi_hid_mouse_report_reception+0x5a>
		sliders[i] = uhi_hid_mouse_dev.report[i+53] + 0x80;
		
    i = 0;
	
	while(i < 52 && butt_states[i] == 0)
800060de:	fe f8 04 6a 	ld.w	r8,pc[1130]
800060e2:	11 89       	ld.ub	r9,r8[0x0]
800060e4:	30 08       	mov	r8,0
800060e6:	f0 09 18 00 	cp.b	r9,r8
800060ea:	e0 81 01 ee 	brne	800064c6 <uhi_hid_mouse_report_reception+0x44e>
800060ee:	fe f8 04 5a 	ld.w	r8,pc[1114]
800060f2:	2f f8       	sub	r8,-1
800060f4:	30 17       	mov	r7,1
800060f6:	30 0a       	mov	r10,0
800060f8:	33 4b       	mov	r11,52
800060fa:	c0 78       	rjmp	80006108 <uhi_hid_mouse_report_reception+0x90>
		i++;
800060fc:	2f f7       	sub	r7,-1
800060fe:	5c 57       	castu.b	r7
80006100:	2f f8       	sub	r8,-1
	for(i=0; i<4; i++)
		sliders[i] = uhi_hid_mouse_dev.report[i+53] + 0x80;
		
    i = 0;
	
	while(i < 52 && butt_states[i] == 0)
80006102:	f6 07 18 00 	cp.b	r7,r11
80006106:	c0 70       	breq	80006114 <uhi_hid_mouse_report_reception+0x9c>
80006108:	11 89       	ld.ub	r9,r8[0x0]
8000610a:	f4 09 18 00 	cp.b	r9,r10
8000610e:	cf 70       	breq	800060fc <uhi_hid_mouse_report_reception+0x84>
80006110:	e0 8f 01 dc 	bral	800064c8 <uhi_hid_mouse_report_reception+0x450>
		dip204_hide_cursor();
		UHI_HID_MOUSE_EVENT_BTN_LEFT(1);
	}
	else 
	{
		dip204_set_cursor_position(1,1);
80006114:	30 1b       	mov	r11,1
80006116:	16 9c       	mov	r12,r11
80006118:	f0 1f 01 0e 	mcall	80006550 <uhi_hid_mouse_report_reception+0x4d8>
		dip204_write_string("              ");
8000611c:	fe fc 04 38 	ld.w	r12,pc[1080]
80006120:	f0 1f 01 0e 	mcall	80006558 <uhi_hid_mouse_report_reception+0x4e0>
		UHI_HID_MOUSE_EVENT_BTN_LEFT(0);
80006124:	30 0c       	mov	r12,0
80006126:	f0 1f 01 0e 	mcall	8000655c <uhi_hid_mouse_report_reception+0x4e4>
8000612a:	c1 b8       	rjmp	80006160 <uhi_hid_mouse_report_reception+0xe8>
	}
	

	i++;
	
	while(i < 52 && butt_states[i] == 0)
8000612c:	fe f9 04 1c 	ld.w	r9,pc[1052]
80006130:	f2 08 07 0a 	ld.ub	r10,r9[r8]
80006134:	30 09       	mov	r9,0
80006136:	f2 0a 18 00 	cp.b	r10,r9
8000613a:	e0 81 01 ec 	brne	80006512 <uhi_hid_mouse_report_reception+0x49a>
8000613e:	33 3a       	mov	r10,51
80006140:	fe fc 04 08 	ld.w	r12,pc[1032]
80006144:	12 9b       	mov	r11,r9
		i++;
80006146:	2f f8       	sub	r8,-1
80006148:	5c 58       	castu.b	r8
	}
	

	i++;
	
	while(i < 52 && butt_states[i] == 0)
8000614a:	f4 08 18 00 	cp.b	r8,r10
8000614e:	e0 8b 00 09 	brhi	80006160 <uhi_hid_mouse_report_reception+0xe8>
80006152:	f8 08 07 09 	ld.ub	r9,r12[r8]
80006156:	f6 09 18 00 	cp.b	r9,r11
8000615a:	cf 60       	breq	80006146 <uhi_hid_mouse_report_reception+0xce>
8000615c:	e0 8f 01 db 	bral	80006512 <uhi_hid_mouse_report_reception+0x49a>
		dip204_set_cursor_position(1,2);
		dip204_printf_string("a");
		dip204_hide_cursor();
		UHI_HID_MOUSE_EVENT_BTN_RIGHT(1);
	}
	else UHI_HID_MOUSE_EVENT_BTN_RIGHT(0);
80006160:	30 0c       	mov	r12,0
80006162:	f0 1f 01 00 	mcall	80006560 <uhi_hid_mouse_report_reception+0x4e8>
	
	if((sliders[0] != pastsliders[0] && sliders[0] != 255) || (sliders[1] != pastsliders[1] && sliders[1] != 255))
80006166:	fe f8 03 e6 	ld.w	r8,pc[998]
8000616a:	11 88       	ld.ub	r8,r8[0x0]
8000616c:	fe f9 03 f8 	ld.w	r9,pc[1016]
80006170:	13 89       	ld.ub	r9,r9[0x0]
80006172:	f0 09 18 00 	cp.b	r9,r8
80006176:	c0 50       	breq	80006180 <uhi_hid_mouse_report_reception+0x108>
80006178:	3f f9       	mov	r9,-1
8000617a:	f2 08 18 00 	cp.b	r8,r9
8000617e:	c0 e1       	brne	8000619a <uhi_hid_mouse_report_reception+0x122>
80006180:	fe f9 03 cc 	ld.w	r9,pc[972]
80006184:	13 99       	ld.ub	r9,r9[0x1]
80006186:	fe fa 03 de 	ld.w	r10,pc[990]
8000618a:	15 9a       	ld.ub	r10,r10[0x1]
8000618c:	f2 0a 18 00 	cp.b	r10,r9
80006190:	c1 10       	breq	800061b2 <uhi_hid_mouse_report_reception+0x13a>
80006192:	3f fa       	mov	r10,-1
80006194:	f4 09 18 00 	cp.b	r9,r10
80006198:	c0 d0       	breq	800061b2 <uhi_hid_mouse_report_reception+0x13a>
		dip204_set_cursor_position(1,3);
		dip204_write_string("                    ");
		dip204_set_cursor_position(1,3);
		dip204_printf_string("slider: %u = %u",1,val);
		dip204_hide_cursor();*/
		dacsend(0,2,val);
8000619a:	fe f9 03 b2 	ld.w	r9,pc[946]
8000619e:	13 99       	ld.ub	r9,r9[0x1]
800061a0:	a9 69       	lsl	r9,0x8
800061a2:	f2 08 00 08 	add	r8,r9,r8
800061a6:	f5 d8 c0 0c 	bfextu	r10,r8,0x0,0xc
800061aa:	30 2b       	mov	r11,2
800061ac:	30 0c       	mov	r12,0
800061ae:	f0 1f 00 ef 	mcall	80006568 <uhi_hid_mouse_report_reception+0x4f0>
	}
	
	if((sliders[2] != pastsliders[2] && sliders[2] != 255) || (sliders[3] != pastsliders[3] && sliders[3] != 255))
800061b2:	fe f8 03 9a 	ld.w	r8,pc[922]
800061b6:	11 a8       	ld.ub	r8,r8[0x2]
800061b8:	fe f9 03 ac 	ld.w	r9,pc[940]
800061bc:	13 a9       	ld.ub	r9,r9[0x2]
800061be:	f0 09 18 00 	cp.b	r9,r8
800061c2:	c0 50       	breq	800061cc <uhi_hid_mouse_report_reception+0x154>
800061c4:	3f f9       	mov	r9,-1
800061c6:	f2 08 18 00 	cp.b	r8,r9
800061ca:	c0 e1       	brne	800061e6 <uhi_hid_mouse_report_reception+0x16e>
800061cc:	fe f9 03 80 	ld.w	r9,pc[896]
800061d0:	13 b9       	ld.ub	r9,r9[0x3]
800061d2:	fe fa 03 92 	ld.w	r10,pc[914]
800061d6:	15 ba       	ld.ub	r10,r10[0x3]
800061d8:	f2 0a 18 00 	cp.b	r10,r9
800061dc:	c1 10       	breq	800061fe <uhi_hid_mouse_report_reception+0x186>
800061de:	3f fa       	mov	r10,-1
800061e0:	f4 09 18 00 	cp.b	r9,r10
800061e4:	c0 d0       	breq	800061fe <uhi_hid_mouse_report_reception+0x186>
		dip204_set_cursor_position(1,4);
		dip204_write_string("                    ");
		dip204_set_cursor_position(1,4);
		dip204_printf_string("slider: %u = %u",2,val);
		dip204_hide_cursor();*/
		dacsend(2,2,val);
800061e6:	fe f9 03 66 	ld.w	r9,pc[870]
800061ea:	13 b9       	ld.ub	r9,r9[0x3]
800061ec:	a9 69       	lsl	r9,0x8
800061ee:	f2 08 00 08 	add	r8,r9,r8
800061f2:	f5 d8 c0 0c 	bfextu	r10,r8,0x0,0xc
800061f6:	30 2b       	mov	r11,2
800061f8:	16 9c       	mov	r12,r11
800061fa:	f0 1f 00 dc 	mcall	80006568 <uhi_hid_mouse_report_reception+0x4f0>
800061fe:	fe f8 03 6e 	ld.w	r8,pc[878]
80006202:	50 08       	stdsp	sp[0x0],r8
80006204:	30 06       	mov	r6,0
80006206:	0c 93       	mov	r3,r6
			
			//remove it from the notestack and decrement numnotes
			numnotes--;
			notehappened = 1;
			noteoffhappened = 1;
			if (notestack[0] != -1)
80006208:	fe f7 03 68 	ld.w	r7,pc[872]
			for (j = 0; j < numnotes; j++)
			{
				//if it's the note that just got released
				if (notestack[j] == i)
				{
					for (k = 0; k < (numnotes - j); k++)
8000620c:	50 26       	stdsp	sp[0x8],r6
8000620e:	50 36       	stdsp	sp[0xc],r6
		dip204_set_cursor_position(1,4);
		dip204_write_string("                    ");
		dip204_set_cursor_position(1,4);
		dip204_printf_string("slider: %u = %u",2,val);
		dip204_hide_cursor();*/
		dacsend(2,2,val);
80006210:	e9 d6 c0 08 	bfextu	r4,r6,0x0,0x8
80006214:	0c 90       	mov	r0,r6
	//create a stack that stores the currently touched notes in order they were touched
	for (i = 0; i < 48; i++)
	{
		checkstolen = -1;
		//if the current sensor value of a key is positive and it was zero on last count
		if ((butt_states[i] > 0) && (pastbutt_states[i] <= 0))
80006216:	0b 89       	ld.ub	r9,r5[0x0]
80006218:	30 08       	mov	r8,0
8000621a:	f0 09 18 00 	cp.b	r9,r8
8000621e:	c2 b0       	breq	80006274 <uhi_hid_mouse_report_reception+0x1fc>
80006220:	40 08       	lddsp	r8,sp[0x0]
80006222:	11 89       	ld.ub	r9,r8[0x0]
80006224:	30 08       	mov	r8,0
80006226:	f0 09 18 00 	cp.b	r9,r8
8000622a:	c7 31       	brne	80006310 <uhi_hid_mouse_report_reception+0x298>
		{
			//it's a note-on -- add it to the monophonic stack
			changed = 1;
			if(numnotes == 0)		
8000622c:	fe f8 03 48 	ld.w	r8,pc[840]
80006230:	11 88       	ld.ub	r8,r8[0x0]
80006232:	58 08       	cp.w	r8,0
80006234:	c0 c1       	brne	8000624c <uhi_hid_mouse_report_reception+0x1d4>
				dacsend(1,2,0xFFF);
80006236:	e0 6a 0f ff 	mov	r10,4095
8000623a:	30 2b       	mov	r11,2
8000623c:	30 1c       	mov	r12,1
8000623e:	f0 1f 00 cb 	mcall	80006568 <uhi_hid_mouse_report_reception+0x4f0>

			//first move notes that are already in the stack one position to the right
			for (j = numnotes; j > 0; j--)
80006242:	fe f8 03 32 	ld.w	r8,pc[818]
80006246:	11 88       	ld.ub	r8,r8[0x0]
80006248:	58 08       	cp.w	r8,0
8000624a:	c0 a0       	breq	8000625e <uhi_hid_mouse_report_reception+0x1e6>
				notestack[j] = notestack[(j - 1)];
8000624c:	ee 08 00 09 	add	r9,r7,r8
80006250:	f3 39 ff ff 	ld.ub	r9,r9[-1]
80006254:	ee 08 0b 09 	st.b	r7[r8],r9
			changed = 1;
			if(numnotes == 0)		
				dacsend(1,2,0xFFF);

			//first move notes that are already in the stack one position to the right
			for (j = numnotes; j > 0; j--)
80006258:	20 18       	sub	r8,1
8000625a:	5c 58       	castu.b	r8
8000625c:	cf 81       	brne	8000624c <uhi_hid_mouse_report_reception+0x1d4>
				notestack[j] = notestack[(j - 1)];

			//then, insert the new note into the front of the stack
			notestack[0] = i;
8000625e:	ae 86       	st.b	r7[0x0],r6
					polyVoiceBusy[(polynum - 1)] = 1;
					changevoice[(polynum - 1)] = 1;
					voicefound = 1;
				}
			}*/
			numnotes++;
80006260:	fe f8 03 14 	ld.w	r8,pc[788]
80006264:	11 89       	ld.ub	r9,r8[0x0]
80006266:	2f f9       	sub	r9,-1
80006268:	b0 89       	st.b	r8[0x0],r9
			notehappened = 1;
			currentnote = notestack[0];
8000626a:	fe f8 03 0e 	ld.w	r8,pc[782]
8000626e:	b0 84       	st.b	r8[0x0],r4
80006270:	30 13       	mov	r3,1
80006272:	c4 f8       	rjmp	80006310 <uhi_hid_mouse_report_reception+0x298>
		}

		else if ((butt_states[i] <= 0) && (pastbutt_states[i] > 0))
80006274:	40 08       	lddsp	r8,sp[0x0]
80006276:	11 89       	ld.ub	r9,r8[0x0]
80006278:	30 08       	mov	r8,0
8000627a:	f0 09 18 00 	cp.b	r9,r8
8000627e:	c4 90       	breq	80006310 <uhi_hid_mouse_report_reception+0x298>
		{
			//it's a note-off, remove it from the stack
			changed = 1;
			//go through the notes that are currently held down to find the one that released
			for (j = 0; j < numnotes; j++)
80006280:	fe f8 02 f4 	ld.w	r8,pc[756]
80006284:	11 81       	ld.ub	r1,r8[0x0]
80006286:	58 01       	cp.w	r1,0
80006288:	c2 90       	breq	800062da <uhi_hid_mouse_report_reception+0x262>
8000628a:	30 0e       	mov	lr,0
			{
				//if it's the note that just got released
				if (notestack[j] == i)
				{
					for (k = 0; k < (numnotes - j); k++)
8000628c:	e2 c9 00 01 	sub	r9,r1,1
80006290:	50 19       	stdsp	sp[0x4],r9
		else if ((butt_states[i] <= 0) && (pastbutt_states[i] > 0))
		{
			//it's a note-off, remove it from the stack
			changed = 1;
			//go through the notes that are currently held down to find the one that released
			for (j = 0; j < numnotes; j++)
80006292:	1c 94       	mov	r4,lr
			{
				//if it's the note that just got released
				if (notestack[j] == i)
80006294:	ee 0e 06 08 	ld.sb	r8,r7[lr]
80006298:	10 30       	cp.w	r0,r8
8000629a:	c1 c1       	brne	800062d2 <uhi_hid_mouse_report_reception+0x25a>
 *
 * \param add           USB address used by the transfer
 * \param status        Transfer status
 * \param nb_transfered Number of data transfered
 */
static void uhi_hid_mouse_report_reception(
8000629c:	e2 0e 01 03 	sub	r3,r1,lr
			for (j = 0; j < numnotes; j++)
			{
				//if it's the note that just got released
				if (notestack[j] == i)
				{
					for (k = 0; k < (numnotes - j); k++)
800062a0:	58 03       	cp.w	r3,0
800062a2:	e0 8a 00 18 	brle	800062d2 <uhi_hid_mouse_report_reception+0x25a>
800062a6:	40 12       	lddsp	r2,sp[0x4]
800062a8:	1c 12       	sub	r2,lr
800062aa:	40 29       	lddsp	r9,sp[0x8]
800062ac:	40 38       	lddsp	r8,sp[0xc]
					{
						notestack[k + j] = notestack[k + j + 1];
800062ae:	e8 09 00 0a 	add	r10,r4,r9
800062b2:	f4 cb ff ff 	sub	r11,r10,-1
800062b6:	ee 0b 07 0c 	ld.ub	r12,r7[r11]
800062ba:	ee 0a 0b 0c 	st.b	r7[r10],r12
						//if it's the last one, write negative 1 beyond it (it's already been copied to the position to the left of it)
						if (k == ((numnotes - j) - 1))
800062be:	12 32       	cp.w	r2,r9
800062c0:	c0 41       	brne	800062c8 <uhi_hid_mouse_report_reception+0x250>
							notestack[k + j + 1] = -1;
800062c2:	3f f9       	mov	r9,-1
800062c4:	ee 0b 0b 09 	st.b	r7[r11],r9
			for (j = 0; j < numnotes; j++)
			{
				//if it's the note that just got released
				if (notestack[j] == i)
				{
					for (k = 0; k < (numnotes - j); k++)
800062c8:	2f f8       	sub	r8,-1
800062ca:	5c 58       	castu.b	r8
800062cc:	10 99       	mov	r9,r8
800062ce:	06 38       	cp.w	r8,r3
800062d0:	ce f5       	brlt	800062ae <uhi_hid_mouse_report_reception+0x236>
800062d2:	2f fe       	sub	lr,-1
		else if ((butt_states[i] <= 0) && (pastbutt_states[i] > 0))
		{
			//it's a note-off, remove it from the stack
			changed = 1;
			//go through the notes that are currently held down to find the one that released
			for (j = 0; j < numnotes; j++)
800062d4:	e2 0e 18 00 	cp.b	lr,r1
800062d8:	cd d3       	brcs	80006292 <uhi_hid_mouse_report_reception+0x21a>
					checkstolen = j;
				}
			}*/
			
			//remove it from the notestack and decrement numnotes
			numnotes--;
800062da:	20 11       	sub	r1,1
800062dc:	fe f8 02 98 	ld.w	r8,pc[664]
800062e0:	b0 81       	st.b	r8[0x0],r1
			notehappened = 1;
			noteoffhappened = 1;
			if (notestack[0] != -1)
800062e2:	0f 88       	ld.ub	r8,r7[0x0]
800062e4:	3f f9       	mov	r9,-1
800062e6:	f2 08 18 00 	cp.b	r8,r9
800062ea:	c0 40       	breq	800062f2 <uhi_hid_mouse_report_reception+0x27a>
				currentnote = notestack[0];
800062ec:	fe f9 02 8c 	ld.w	r9,pc[652]
800062f0:	b2 88       	st.b	r9[0x0],r8
						}
					}
				}
			}*/
			
			if(numnotes == 0)
800062f2:	fe f8 02 82 	ld.w	r8,pc[642]
800062f6:	11 89       	ld.ub	r9,r8[0x0]
800062f8:	30 08       	mov	r8,0
800062fa:	f0 09 18 00 	cp.b	r9,r8
800062fe:	c0 30       	breq	80006304 <uhi_hid_mouse_report_reception+0x28c>
80006300:	30 13       	mov	r3,1
80006302:	c0 78       	rjmp	80006310 <uhi_hid_mouse_report_reception+0x298>
				dacsend(1,2,0);
80006304:	30 0a       	mov	r10,0
80006306:	30 2b       	mov	r11,2
80006308:	30 1c       	mov	r12,1
8000630a:	f0 1f 00 98 	mcall	80006568 <uhi_hid_mouse_report_reception+0x4f0>
8000630e:	30 13       	mov	r3,1
			
		}
		// update the past keymap array (stores the previous values of every key's sensor reading)
		pastbutt_states[i] = butt_states[i];
80006310:	0b 38       	ld.ub	r8,r5++
80006312:	40 09       	lddsp	r9,sp[0x0]
80006314:	12 c8       	st.b	r9++,r8
80006316:	50 09       	stdsp	sp[0x0],r9
80006318:	2f f6       	sub	r6,-1
	//then, remove it
	//move everything to the right of it (if it's not negative 1) one index number less
	//replace the last position with -1

	//create a stack that stores the currently touched notes in order they were touched
	for (i = 0; i < 48; i++)
8000631a:	e0 46 00 30 	cp.w	r6,48
8000631e:	fe 91 ff 79 	brne	80006210 <uhi_hid_mouse_report_reception+0x198>
		pastbutt_states[i] = butt_states[i];

	}
	
	// volume control
	amplitude = 0;		
80006322:	30 09       	mov	r9,0
80006324:	fe f8 02 58 	ld.w	r8,pc[600]
80006328:	b0 89       	st.b	r8[0x0],r9
	if (lastButtVCA == 1)
8000632a:	fe f8 02 56 	ld.w	r8,pc[598]
8000632e:	11 89       	ld.ub	r9,r8[0x0]
80006330:	30 18       	mov	r8,1
80006332:	f0 09 18 00 	cp.b	r9,r8
80006336:	c0 70       	breq	80006344 <uhi_hid_mouse_report_reception+0x2cc>
		if(numnotes > 0)
			amplitude = butt_states[notestack[0]];
	}
	else
	{
		for(j=0; j<numnotes; j++)
80006338:	fe f8 02 3c 	ld.w	r8,pc[572]
8000633c:	11 8b       	ld.ub	r11,r8[0x0]
8000633e:	58 0b       	cp.w	r11,0
80006340:	c1 41       	brne	80006368 <uhi_hid_mouse_report_reception+0x2f0>
80006342:	c2 78       	rjmp	80006390 <uhi_hid_mouse_report_reception+0x318>
	
	// volume control
	amplitude = 0;		
	if (lastButtVCA == 1)
	{
		if(numnotes > 0)
80006344:	fe f8 02 30 	ld.w	r8,pc[560]
80006348:	11 89       	ld.ub	r9,r8[0x0]
8000634a:	30 08       	mov	r8,0
8000634c:	f0 09 18 00 	cp.b	r9,r8
80006350:	c2 00       	breq	80006390 <uhi_hid_mouse_report_reception+0x318>
			amplitude = butt_states[notestack[0]];
80006352:	fe f8 02 1e 	ld.w	r8,pc[542]
80006356:	f1 28 00 00 	ld.sb	r8,r8[0]
8000635a:	4f c9       	lddpc	r9,80006548 <uhi_hid_mouse_report_reception+0x4d0>
8000635c:	f2 08 07 09 	ld.ub	r9,r9[r8]
80006360:	fe f8 02 1c 	ld.w	r8,pc[540]
80006364:	b0 89       	st.b	r8[0x0],r9
80006366:	c1 58       	rjmp	80006390 <uhi_hid_mouse_report_reception+0x318>
80006368:	30 08       	mov	r8,0
8000636a:	10 99       	mov	r9,r8
8000636c:	4f 7e       	lddpc	lr,80006548 <uhi_hid_mouse_report_reception+0x4d0>
8000636e:	fe fc 02 02 	ld.w	r12,pc[514]
80006372:	f8 08 06 0a 	ld.sb	r10,r12[r8]
80006376:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000637a:	f2 0a 18 00 	cp.b	r10,r9
8000637e:	f4 09 17 20 	movhs	r9,r10
80006382:	5c 59       	castu.b	r9
80006384:	2f f8       	sub	r8,-1
	}
	else
	{
		for(j=0; j<numnotes; j++)
80006386:	f6 08 18 00 	cp.b	r8,r11
8000638a:	cf 43       	brcs	80006372 <uhi_hid_mouse_report_reception+0x2fa>
8000638c:	4f c8       	lddpc	r8,8000657c <uhi_hid_mouse_report_reception+0x504>
8000638e:	b0 89       	st.b	r8[0x0],r9
			if(val > amplitude)
			amplitude = val;
		}
	}
	
	dacsend(3,2,amplitude<<4);/*
80006390:	4f b8       	lddpc	r8,8000657c <uhi_hid_mouse_report_reception+0x504>
80006392:	11 8a       	ld.ub	r10,r8[0x0]
80006394:	a5 6a       	lsl	r10,0x4
80006396:	30 2b       	mov	r11,2
80006398:	30 3c       	mov	r12,3
8000639a:	f0 1f 00 74 	mcall	80006568 <uhi_hid_mouse_report_reception+0x4f0>
		dip204_printf_string("slider: %u = %u",2,val);
		dip204_hide_cursor();*/
		dacsend(2,2,val);
	}
	
	if(calculateNoteStack())
8000639e:	58 03       	cp.w	r3,0
800063a0:	e0 80 00 8f 	breq	800064be <uhi_hid_mouse_report_reception+0x446>
	{
		val  = calculateDACvalue((unsigned int)currentnote);
800063a4:	4f 58       	lddpc	r8,80006578 <uhi_hid_mouse_report_reception+0x500>
800063a6:	11 88       	ld.ub	r8,r8[0x0]
	unsigned int virtualnote;
	unsigned long templongoctave;
	unsigned short DAC1val;
	unsigned int note;
	
	switch(whichmap)
800063a8:	4f 79       	lddpc	r9,80006584 <uhi_hid_mouse_report_reception+0x50c>
800063aa:	72 09       	ld.w	r9,r9[0x0]
800063ac:	58 19       	cp.w	r9,1
800063ae:	c0 40       	breq	800063b6 <uhi_hid_mouse_report_reception+0x33e>
800063b0:	58 29       	cp.w	r9,2
800063b2:	c0 91       	brne	800063c4 <uhi_hid_mouse_report_reception+0x34c>
800063b4:	c0 58       	rjmp	800063be <uhi_hid_mouse_report_reception+0x346>
	{
		case WICKI_HAYDEN: note = whmap[noteval]; break;    // wicki-hayden
800063b6:	4f 59       	lddpc	r9,80006588 <uhi_hid_mouse_report_reception+0x510>
800063b8:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
800063bc:	c0 48       	rjmp	800063c4 <uhi_hid_mouse_report_reception+0x34c>
		case HARMONIC: note = harmonicmap[noteval]; break;  // harmonic
800063be:	4f 49       	lddpc	r9,8000658c <uhi_hid_mouse_report_reception+0x514>
800063c0:	f2 08 03 28 	ld.w	r8,r9[r8<<0x2]
		default: note = noteval; break;                     // no map
	}
	
	//templong = ((noteval + offset + transpose) * 54612);  // original simple equal temperament
	pitchclass = ((note + transpose + 21) % 12);  // add 21 to make it positive and centered on C
800063c4:	4f 39       	lddpc	r9,80006590 <uhi_hid_mouse_report_reception+0x518>
800063c6:	f3 2b 00 00 	ld.sb	r11,r9[0]
800063ca:	f0 0b 00 0b 	add	r11,r8,r11
800063ce:	f6 c8 ff eb 	sub	r8,r11,-21
800063d2:	e0 67 aa ab 	mov	r7,43691
800063d6:	ea 17 aa aa 	orh	r7,0xaaaa
800063da:	f0 07 06 46 	mulu.d	r6,r8,r7
800063de:	0e 9a       	mov	r10,r7
800063e0:	a3 9a       	lsr	r10,0x3
800063e2:	f4 0a 00 1a 	add	r10,r10,r10<<0x1
800063e6:	f0 0a 01 2a 	sub	r10,r8,r10<<0x2
	virtualnote = (note + 13 + transpose - pitchclass);
	if (tuning == 0)
800063ea:	4e b9       	lddpc	r9,80006594 <uhi_hid_mouse_report_reception+0x51c>
800063ec:	13 89       	ld.ub	r9,r9[0x0]
800063ee:	58 09       	cp.w	r9,0
800063f0:	c0 91       	brne	80006402 <uhi_hid_mouse_report_reception+0x38a>
		templongnote = (twelvetet[pitchclass] * scaledoctaveDACvalue);
800063f2:	4e a9       	lddpc	r9,80006598 <uhi_hid_mouse_report_reception+0x520>
800063f4:	f2 0a 03 29 	ld.w	r9,r9[r10<<0x2]
800063f8:	4e 98       	lddpc	r8,8000659c <uhi_hid_mouse_report_reception+0x524>
800063fa:	70 08       	ld.w	r8,r8[0x0]
800063fc:	f2 08 02 48 	mul	r8,r9,r8
80006400:	c3 e8       	rjmp	8000647c <uhi_hid_mouse_report_reception+0x404>
	else if (tuning == 1)
80006402:	30 1c       	mov	r12,1
80006404:	f8 09 18 00 	cp.b	r9,r12
80006408:	c0 91       	brne	8000641a <uhi_hid_mouse_report_reception+0x3a2>
		templongnote = (overtonejust[pitchclass] * scaledoctaveDACvalue);
8000640a:	4e 69       	lddpc	r9,800065a0 <uhi_hid_mouse_report_reception+0x528>
8000640c:	f2 0a 03 29 	ld.w	r9,r9[r10<<0x2]
80006410:	4e 38       	lddpc	r8,8000659c <uhi_hid_mouse_report_reception+0x524>
80006412:	70 08       	ld.w	r8,r8[0x0]
80006414:	f2 08 02 48 	mul	r8,r9,r8
80006418:	c3 28       	rjmp	8000647c <uhi_hid_mouse_report_reception+0x404>
	else if (tuning == 2)
8000641a:	30 2c       	mov	r12,2
8000641c:	f8 09 18 00 	cp.b	r9,r12
80006420:	c0 91       	brne	80006432 <uhi_hid_mouse_report_reception+0x3ba>
		templongnote = (kora1[pitchclass] * scaledoctaveDACvalue);
80006422:	4e 19       	lddpc	r9,800065a4 <uhi_hid_mouse_report_reception+0x52c>
80006424:	f2 0a 03 29 	ld.w	r9,r9[r10<<0x2]
80006428:	4d d8       	lddpc	r8,8000659c <uhi_hid_mouse_report_reception+0x524>
8000642a:	70 08       	ld.w	r8,r8[0x0]
8000642c:	f2 08 02 48 	mul	r8,r9,r8
80006430:	c2 68       	rjmp	8000647c <uhi_hid_mouse_report_reception+0x404>
	else if (tuning == 3)
80006432:	30 3c       	mov	r12,3
80006434:	f8 09 18 00 	cp.b	r9,r12
80006438:	c0 91       	brne	8000644a <uhi_hid_mouse_report_reception+0x3d2>
		templongnote = (meantone[pitchclass] * scaledoctaveDACvalue);
8000643a:	4d c9       	lddpc	r9,800065a8 <uhi_hid_mouse_report_reception+0x530>
8000643c:	f2 0a 03 29 	ld.w	r9,r9[r10<<0x2]
80006440:	4d 78       	lddpc	r8,8000659c <uhi_hid_mouse_report_reception+0x524>
80006442:	70 08       	ld.w	r8,r8[0x0]
80006444:	f2 08 02 48 	mul	r8,r9,r8
80006448:	c1 a8       	rjmp	8000647c <uhi_hid_mouse_report_reception+0x404>
	else if (tuning == 4)
8000644a:	30 4c       	mov	r12,4
8000644c:	f8 09 18 00 	cp.b	r9,r12
80006450:	c0 91       	brne	80006462 <uhi_hid_mouse_report_reception+0x3ea>
		templongnote = (werckmeister1[pitchclass] * scaledoctaveDACvalue);
80006452:	4d 79       	lddpc	r9,800065ac <uhi_hid_mouse_report_reception+0x534>
80006454:	f2 0a 03 29 	ld.w	r9,r9[r10<<0x2]
80006458:	4d 18       	lddpc	r8,8000659c <uhi_hid_mouse_report_reception+0x524>
8000645a:	70 08       	ld.w	r8,r8[0x0]
8000645c:	f2 08 02 48 	mul	r8,r9,r8
80006460:	c0 e8       	rjmp	8000647c <uhi_hid_mouse_report_reception+0x404>
	else if (tuning == 5)
80006462:	30 5c       	mov	r12,5
80006464:	f8 09 18 00 	cp.b	r9,r12
80006468:	c0 30       	breq	8000646e <uhi_hid_mouse_report_reception+0x3f6>
8000646a:	30 08       	mov	r8,0
8000646c:	c0 88       	rjmp	8000647c <uhi_hid_mouse_report_reception+0x404>
		templongnote = (werckmeister3[pitchclass] * scaledoctaveDACvalue);
8000646e:	4d 19       	lddpc	r9,800065b0 <uhi_hid_mouse_report_reception+0x538>
80006470:	f2 0a 03 29 	ld.w	r9,r9[r10<<0x2]
80006474:	4c a8       	lddpc	r8,8000659c <uhi_hid_mouse_report_reception+0x524>
80006476:	70 08       	ld.w	r8,r8[0x0]
80006478:	f2 08 02 48 	mul	r8,r9,r8
	
	templongnote = (templongnote / 10000);
	templongoctave = ((virtualnote + octaveoffset) * scaledoctaveDACvalue);
8000647c:	4c e9       	lddpc	r9,800065b4 <uhi_hid_mouse_report_reception+0x53c>
8000647e:	13 89       	ld.ub	r9,r9[0x0]
80006480:	2f 39       	sub	r9,-13
80006482:	f2 0b 00 0b 	add	r11,r9,r11
80006486:	f6 0a 01 0a 	sub	r10,r11,r10
8000648a:	4c 59       	lddpc	r9,8000659c <uhi_hid_mouse_report_reception+0x524>
8000648c:	72 09       	ld.w	r9,r9[0x0]
8000648e:	f4 09 02 49 	mul	r9,r10,r9
	}
	
	if(calculateNoteStack())
	{
		val  = calculateDACvalue((unsigned int)currentnote);
		DAC16Send(2, val);
80006492:	e0 6b 17 59 	mov	r11,5977
80006496:	ea 1b d1 b7 	orh	r11,0xd1b7
8000649a:	f0 0b 06 4a 	mulu.d	r10,r8,r11
8000649e:	ad 9b       	lsr	r11,0xd
800064a0:	e0 68 85 1f 	mov	r8,34079
800064a4:	ea 18 51 eb 	orh	r8,0x51eb
800064a8:	f2 08 06 48 	mulu.d	r8,r9,r8
800064ac:	f2 08 16 05 	lsr	r8,r9,0x5
800064b0:	10 0b       	add	r11,r8
800064b2:	a1 7b       	lsl	r11,0x1
800064b4:	e2 1b ff fe 	andl	r11,0xfffe,COH
800064b8:	30 2c       	mov	r12,2
800064ba:	f0 1f 00 40 	mcall	800065b8 <uhi_hid_mouse_report_reception+0x540>
	} uhi_hid_mouse_start_trans_report(add);
800064be:	40 4c       	lddsp	r12,sp[0x10]
800064c0:	f0 1f 00 20 	mcall	80006540 <uhi_hid_mouse_report_reception+0x4c8>
800064c4:	c3 c8       	rjmp	8000653c <uhi_hid_mouse_report_reception+0x4c4>
800064c6:	30 07       	mov	r7,0
	while(i < 52 && butt_states[i] == 0)
		i++;
		
	if(i < 52)
	{
		dip204_set_cursor_position(1,1);
800064c8:	30 1b       	mov	r11,1
800064ca:	16 9c       	mov	r12,r11
800064cc:	f0 1f 00 21 	mcall	80006550 <uhi_hid_mouse_report_reception+0x4d8>
		dip204_write_string("                ");
800064d0:	4b bc       	lddpc	r12,800065bc <uhi_hid_mouse_report_reception+0x544>
800064d2:	f0 1f 00 22 	mcall	80006558 <uhi_hid_mouse_report_reception+0x4e0>
		dip204_set_cursor_position(1,1);
800064d6:	30 1b       	mov	r11,1
800064d8:	16 9c       	mov	r12,r11
800064da:	f0 1f 00 1e 	mcall	80006550 <uhi_hid_mouse_report_reception+0x4d8>
		dip204_printf_string("b: %u = %u",i+1,butt_states[i]);
800064de:	49 b8       	lddpc	r8,80006548 <uhi_hid_mouse_report_reception+0x4d0>
800064e0:	f0 07 07 08 	ld.ub	r8,r8[r7]
800064e4:	1a d8       	st.w	--sp,r8
800064e6:	ee c8 ff ff 	sub	r8,r7,-1
800064ea:	1a d8       	st.w	--sp,r8
800064ec:	4b 5c       	lddpc	r12,800065c0 <uhi_hid_mouse_report_reception+0x548>
800064ee:	f0 1f 00 36 	mcall	800065c4 <uhi_hid_mouse_report_reception+0x54c>
		dip204_hide_cursor();
800064f2:	f0 1f 00 36 	mcall	800065c8 <uhi_hid_mouse_report_reception+0x550>
		UHI_HID_MOUSE_EVENT_BTN_LEFT(1);
800064f6:	30 1c       	mov	r12,1
800064f8:	f0 1f 00 19 	mcall	8000655c <uhi_hid_mouse_report_reception+0x4e4>
		dip204_write_string("              ");
		UHI_HID_MOUSE_EVENT_BTN_LEFT(0);
	}
	

	i++;
800064fc:	0e 98       	mov	r8,r7
800064fe:	2f f8       	sub	r8,-1
80006500:	5c 58       	castu.b	r8
	
	while(i < 52 && butt_states[i] == 0)
80006502:	2f ed       	sub	sp,-8
80006504:	33 39       	mov	r9,51
80006506:	f2 08 18 00 	cp.b	r8,r9
8000650a:	fe 98 fe 11 	brls	8000612c <uhi_hid_mouse_report_reception+0xb4>
8000650e:	fe 9f fe 29 	bral	80006160 <uhi_hid_mouse_report_reception+0xe8>
		i++;
	
	if(i < 52)
	{
		dip204_set_cursor_position(1,2);
80006512:	30 2b       	mov	r11,2
80006514:	30 1c       	mov	r12,1
80006516:	f0 1f 00 0f 	mcall	80006550 <uhi_hid_mouse_report_reception+0x4d8>
		dip204_write_string("         ");
8000651a:	4a dc       	lddpc	r12,800065cc <uhi_hid_mouse_report_reception+0x554>
8000651c:	f0 1f 00 0f 	mcall	80006558 <uhi_hid_mouse_report_reception+0x4e0>
		dip204_set_cursor_position(1,2);
80006520:	30 2b       	mov	r11,2
80006522:	30 1c       	mov	r12,1
80006524:	f0 1f 00 0b 	mcall	80006550 <uhi_hid_mouse_report_reception+0x4d8>
		dip204_printf_string("a");
80006528:	4a ac       	lddpc	r12,800065d0 <uhi_hid_mouse_report_reception+0x558>
8000652a:	f0 1f 00 27 	mcall	800065c4 <uhi_hid_mouse_report_reception+0x54c>
		dip204_hide_cursor();
8000652e:	f0 1f 00 27 	mcall	800065c8 <uhi_hid_mouse_report_reception+0x550>
		UHI_HID_MOUSE_EVENT_BTN_RIGHT(1);
80006532:	30 1c       	mov	r12,1
80006534:	f0 1f 00 0b 	mcall	80006560 <uhi_hid_mouse_report_reception+0x4e8>
80006538:	fe 9f fe 17 	bral	80006166 <uhi_hid_mouse_report_reception+0xee>
	if(calculateNoteStack())
	{
		val  = calculateDACvalue((unsigned int)currentnote);
		DAC16Send(2, val);
	} uhi_hid_mouse_start_trans_report(add);
}
8000653c:	2f bd       	sub	sp,-20
8000653e:	d8 32       	popm	r0-r7,pc
80006540:	80 00       	ld.sh	r0,r0[0x0]
80006542:	60 1c       	ld.w	r12,r0[0x4]
80006544:	00 00       	add	r0,r0
80006546:	0b 44       	ld.w	r4,--r5
80006548:	00 00       	add	r0,r0
8000654a:	0c 38       	cp.w	r8,r6
8000654c:	00 00       	add	r0,r0
8000654e:	0b 3c       	ld.ub	r12,r5++
80006550:	80 00       	ld.sh	r0,r0[0x0]
80006552:	21 e8       	sub	r8,30
80006554:	80 00       	ld.sh	r0,r0[0x0]
80006556:	d9 5c       	*unknown*
80006558:	80 00       	ld.sh	r0,r0[0x0]
8000655a:	21 90       	sub	r0,25
8000655c:	80 00       	ld.sh	r0,r0[0x0]
8000655e:	2d 14       	sub	r4,-47
80006560:	80 00       	ld.sh	r0,r0[0x0]
80006562:	2c f4       	sub	r4,-49
80006564:	00 00       	add	r0,r0
80006566:	0b 34       	ld.ub	r4,r5++
80006568:	80 00       	ld.sh	r0,r0[0x0]
8000656a:	78 7c       	ld.w	r12,r12[0x1c]
8000656c:	00 00       	add	r0,r0
8000656e:	0b 04       	ld.w	r4,r5++
80006570:	00 00       	add	r0,r0
80006572:	0c 08       	add	r8,r6
80006574:	00 00       	add	r0,r0
80006576:	0b 38       	ld.ub	r8,r5++
80006578:	00 00       	add	r0,r0
8000657a:	0b 54       	ld.sh	r4,--r5
8000657c:	00 00       	add	r0,r0
8000657e:	0b 43       	ld.w	r3,--r5
80006580:	00 00       	add	r0,r0
80006582:	0b 40       	ld.w	r0,--r5
80006584:	00 00       	add	r0,r0
80006586:	01 fc       	ld.ub	r12,r0[0x7]
80006588:	00 00       	add	r0,r0
8000658a:	02 00       	add	r0,r1
8000658c:	00 00       	add	r0,r0
8000658e:	00 a8       	st.w	r0++,r8
80006590:	00 00       	add	r0,r0
80006592:	0b 41       	ld.w	r1,--r5
80006594:	00 00       	add	r0,r0
80006596:	0b 55       	ld.sh	r5,--r5
80006598:	00 00       	add	r0,r0
8000659a:	02 f0       	st.b	--r1,r0
8000659c:	00 00       	add	r0,r0
8000659e:	01 f8       	ld.ub	r8,r0[0x7]
800065a0:	00 00       	add	r0,r0
800065a2:	01 98       	ld.ub	r8,r0[0x1]
800065a4:	00 00       	add	r0,r0
800065a6:	03 20       	ld.uh	r0,r1++
800065a8:	00 00       	add	r0,r0
800065aa:	01 c8       	ld.ub	r8,r0[0x4]
800065ac:	00 00       	add	r0,r0
800065ae:	02 c0       	st.b	r1++,r0
800065b0:	00 00       	add	r0,r0
800065b2:	01 68       	ld.uh	r8,--r0
800065b4:	00 00       	add	r0,r0
800065b6:	0b 42       	ld.w	r2,--r5
800065b8:	80 00       	ld.sh	r0,r0[0x0]
800065ba:	77 98       	ld.w	r8,r11[0x64]
800065bc:	80 00       	ld.sh	r0,r0[0x0]
800065be:	d9 6c       	*unknown*
800065c0:	80 00       	ld.sh	r0,r0[0x0]
800065c2:	d9 80       	acall	0x98
800065c4:	80 00       	ld.sh	r0,r0[0x0]
800065c6:	20 f8       	sub	r8,15
800065c8:	80 00       	ld.sh	r0,r0[0x0]
800065ca:	22 44       	sub	r4,36
800065cc:	80 00       	ld.sh	r0,r0[0x0]
800065ce:	d9 8c       	*unknown*
800065d0:	80 00       	ld.sh	r0,r0[0x0]
800065d2:	d9 98       	*unknown*

800065d4 <uhi_hid_mouse_install>:
 * \name Functions required by UHC
 * @{
 */

uhc_enum_status_t uhi_hid_mouse_install(uhc_device_t* dev)
{
800065d4:	eb cd 40 f8 	pushm	r3-r7,lr
800065d8:	18 97       	mov	r7,r12
	bool b_iface_supported;
	uint16_t conf_desc_lgt;
	usb_iface_desc_t *ptr_iface;

	if (uhi_hid_mouse_dev.dev != NULL)
800065da:	4a d8       	lddpc	r8,8000668c <uhi_hid_mouse_install+0xb8>
800065dc:	70 08       	ld.w	r8,r8[0x0]
800065de:	58 08       	cp.w	r8,0
800065e0:	c5 11       	brne	80006682 <uhi_hid_mouse_install+0xae>
		return UHC_ENUM_SOFTWARE_LIMIT; // Device already allocated

	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
800065e2:	78 66       	ld.w	r6,r12[0x18]
800065e4:	0d aa       	ld.ub	r10,r6[0x2]
800065e6:	0d b8       	ld.ub	r8,r6[0x3]
800065e8:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
800065ec:	5c ca       	swap.bh	r10
800065ee:	5c 8a       	casts.h	r10
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	
	while(conf_desc_lgt)
800065f0:	c4 c0       	breq	80006688 <uhi_hid_mouse_install+0xb4>

	if (uhi_hid_mouse_dev.dev != NULL)
		return UHC_ENUM_SOFTWARE_LIMIT; // Device already allocated

	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
800065f2:	30 03       	mov	r3,0
	b_iface_supported = false;
	
	while(conf_desc_lgt)
	{
		switch (ptr_iface->bDescriptorType) 
800065f4:	30 44       	mov	r4,4
		{
			case USB_DT_INTERFACE:
				if ((ptr_iface->bInterfaceClass   == HID_CLASS)
					&& (ptr_iface->bInterfaceProtocol == HID_PROTOCOL_GENERIC) ) 
800065f6:	30 09       	mov	r9,0
					// Start allocation endpoint(s)
					b_iface_supported = true;
					// initialize button states to 0
					for(i=0; i<48; i++)
					{
						butt_states[i]=0;
800065f8:	4a 65       	lddpc	r5,80006690 <uhi_hid_mouse_install+0xbc>
						pastbutt_states[i]=0;
800065fa:	4a 7c       	lddpc	r12,80006694 <uhi_hid_mouse_install+0xc0>
						notestack[i] = -1;
800065fc:	4a 7b       	lddpc	r11,80006698 <uhi_hid_mouse_install+0xc4>
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	
	while(conf_desc_lgt)
	{
		switch (ptr_iface->bDescriptorType) 
800065fe:	0d 98       	ld.ub	r8,r6[0x1]
80006600:	e8 08 18 00 	cp.b	r8,r4
80006604:	c0 60       	breq	80006610 <uhi_hid_mouse_install+0x3c>
80006606:	30 5e       	mov	lr,5
80006608:	fc 08 18 00 	cp.b	r8,lr
8000660c:	c3 51       	brne	80006676 <uhi_hid_mouse_install+0xa2>
8000660e:	c1 88       	rjmp	8000663e <uhi_hid_mouse_install+0x6a>
		{
			case USB_DT_INTERFACE:
				if ((ptr_iface->bInterfaceClass   == HID_CLASS)
80006610:	0d de       	ld.ub	lr,r6[0x5]
80006612:	30 38       	mov	r8,3
80006614:	f0 0e 18 00 	cp.b	lr,r8
80006618:	c2 e1       	brne	80006674 <uhi_hid_mouse_install+0xa0>
					&& (ptr_iface->bInterfaceProtocol == HID_PROTOCOL_GENERIC) ) 
8000661a:	0d f8       	ld.ub	r8,r6[0x7]
8000661c:	f2 08 18 00 	cp.b	r8,r9
80006620:	c2 a1       	brne	80006674 <uhi_hid_mouse_install+0xa0>
80006622:	30 08       	mov	r8,0
					// initialize button states to 0
					for(i=0; i<48; i++)
					{
						butt_states[i]=0;
						pastbutt_states[i]=0;
						notestack[i] = -1;
80006624:	3f fe       	mov	lr,-1
					// Start allocation endpoint(s)
					b_iface_supported = true;
					// initialize button states to 0
					for(i=0; i<48; i++)
					{
						butt_states[i]=0;
80006626:	ea 08 0b 09 	st.b	r5[r8],r9
						pastbutt_states[i]=0;
8000662a:	f8 08 0b 09 	st.b	r12[r8],r9
						notestack[i] = -1;
8000662e:	f6 08 0b 0e 	st.b	r11[r8],lr
					int i;
					// USB HID Mouse interface found
					// Start allocation endpoint(s)
					b_iface_supported = true;
					// initialize button states to 0
					for(i=0; i<48; i++)
80006632:	2f f8       	sub	r8,-1
80006634:	e0 48 00 30 	cp.w	r8,48
80006638:	cf 71       	brne	80006626 <uhi_hid_mouse_install+0x52>
8000663a:	30 13       	mov	r3,1
8000663c:	c1 d8       	rjmp	80006676 <uhi_hid_mouse_install+0xa2>
				else b_iface_supported = false; // Stop allocation endpoint(s)
			break;

			case USB_DT_ENDPOINT:
				//  Allocation of the endpoint
				if (!b_iface_supported) 
8000663e:	58 03       	cp.w	r3,0
80006640:	c1 b0       	breq	80006676 <uhi_hid_mouse_install+0xa2>
					break;

				if (!uhd_ep_alloc(dev->address, (usb_ep_desc_t*)ptr_iface))
80006642:	0c 9b       	mov	r11,r6
80006644:	ef 3c 00 12 	ld.ub	r12,r7[18]
80006648:	f0 1f 00 15 	mcall	8000669c <uhi_hid_mouse_install+0xc8>
8000664c:	c0 41       	brne	80006654 <uhi_hid_mouse_install+0x80>
8000664e:	30 4c       	mov	r12,4
80006650:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
					return UHC_ENUM_HARDWARE_LIMIT; // Endpoint allocation fail

				Assert(((usb_ep_desc_t*)ptr_iface)->bEndpointAddress & USB_EP_DIR_IN);
				uhi_hid_mouse_dev.ep_in = ((usb_ep_desc_t*)ptr_iface)->bEndpointAddress;
80006654:	48 e5       	lddpc	r5,8000668c <uhi_hid_mouse_install+0xb8>
80006656:	0d a8       	ld.ub	r8,r6[0x2]
80006658:	aa c8       	st.b	r5[0x4],r8
				uhi_hid_mouse_dev.report_size =
8000665a:	0d cc       	ld.ub	r12,r6[0x4]
8000665c:	aa dc       	st.b	r5[0x5],r12
						le16_to_cpu(((usb_ep_desc_t*)ptr_iface)->wMaxPacketSize);
				uhi_hid_mouse_dev.report = malloc(uhi_hid_mouse_dev.report_size);
8000665e:	f0 1f 00 11 	mcall	800066a0 <uhi_hid_mouse_install+0xcc>
80006662:	8b 2c       	st.w	r5[0x8],r12
			
				if (uhi_hid_mouse_dev.report == NULL) {
80006664:	c0 41       	brne	8000666c <uhi_hid_mouse_install+0x98>
80006666:	30 6c       	mov	r12,6
80006668:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
					Assert(false);
					return UHC_ENUM_MEMORY_LIMIT; // Internal RAM allocation fail
				}
			
				uhi_hid_mouse_dev.dev = dev;
8000666c:	48 88       	lddpc	r8,8000668c <uhi_hid_mouse_install+0xb8>
8000666e:	91 07       	st.w	r8[0x0],r7
80006670:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
				// All endpoints of all interfaces supported allocated
				return UHC_ENUM_SUCCESS;
80006674:	30 03       	mov	r3,0

			// Ignore descriptor
			default: break;
		}	
		Assert(conf_desc_lgt>=ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
80006676:	0d 88       	ld.ub	r8,r6[0x0]
80006678:	10 1a       	sub	r10,r8
8000667a:	5c 8a       	casts.h	r10

	conf_desc_lgt = le16_to_cpu(dev->conf_desc->wTotalLength);
	ptr_iface = (usb_iface_desc_t*)dev->conf_desc;
	b_iface_supported = false;
	
	while(conf_desc_lgt)
8000667c:	c0 60       	breq	80006688 <uhi_hid_mouse_install+0xb4>
			// Ignore descriptor
			default: break;
		}	
		Assert(conf_desc_lgt>=ptr_iface->bLength);
		conf_desc_lgt -= ptr_iface->bLength;
		ptr_iface = (usb_iface_desc_t*)((uint8_t*)ptr_iface + ptr_iface->bLength);
8000667e:	10 06       	add	r6,r8
80006680:	cb fb       	rjmp	800065fe <uhi_hid_mouse_install+0x2a>
80006682:	30 5c       	mov	r12,5
80006684:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80006688:	e3 cf 90 f8 	ldm	sp++,r3-r7,pc,r12=1
8000668c:	00 00       	add	r0,r0
8000668e:	0b 44       	ld.w	r4,--r5
80006690:	00 00       	add	r0,r0
80006692:	0c 38       	cp.w	r8,r6
80006694:	00 00       	add	r0,r0
80006696:	0b 04       	ld.w	r4,r5++
80006698:	00 00       	add	r0,r0
8000669a:	0c 08       	add	r8,r6
8000669c:	80 00       	ld.sh	r0,r0[0x0]
8000669e:	51 7c       	stdsp	sp[0x5c],r12
800066a0:	80 00       	ld.sh	r0,r0[0x0]
800066a2:	7c 1c       	ld.w	r12,lr[0x4]

800066a4 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
800066a4:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
800066a8:	49 18       	lddpc	r8,800066ec <udc_sof_notify+0x48>
800066aa:	11 89       	ld.ub	r9,r8[0x0]
800066ac:	30 08       	mov	r8,0
800066ae:	f0 09 18 00 	cp.b	r9,r8
800066b2:	c1 b0       	breq	800066e8 <udc_sof_notify+0x44>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800066b4:	48 f8       	lddpc	r8,800066f0 <udc_sof_notify+0x4c>
800066b6:	70 08       	ld.w	r8,r8[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
800066b8:	70 09       	ld.w	r9,r8[0x0]
800066ba:	13 ca       	ld.ub	r10,r9[0x4]
800066bc:	30 09       	mov	r9,0
800066be:	f2 0a 18 00 	cp.b	r10,r9
800066c2:	c1 30       	breq	800066e8 <udc_sof_notify+0x44>
800066c4:	30 07       	mov	r7,0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800066c6:	48 b6       	lddpc	r6,800066f0 <udc_sof_notify+0x4c>
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
800066c8:	70 18       	ld.w	r8,r8[0x4]
800066ca:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
800066ce:	70 48       	ld.w	r8,r8[0x10]
800066d0:	58 08       	cp.w	r8,0
800066d2:	c0 20       	breq	800066d6 <udc_sof_notify+0x32>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
800066d4:	5d 18       	icall	r8
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
800066d6:	2f f7       	sub	r7,-1
800066d8:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800066da:	6c 08       	ld.w	r8,r6[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
800066dc:	70 09       	ld.w	r9,r8[0x0]
800066de:	13 c9       	ld.ub	r9,r9[0x4]
800066e0:	ee 09 18 00 	cp.b	r9,r7
800066e4:	fe 9b ff f2 	brhi	800066c8 <udc_sof_notify+0x24>
800066e8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800066ec:	00 00       	add	r0,r0
800066ee:	0b 64       	ld.uh	r4,--r5
800066f0:	00 00       	add	r0,r0
800066f2:	0b 58       	ld.sh	r8,--r5

800066f4 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
800066f4:	48 78       	lddpc	r8,80006710 <udc_get_eof_conf+0x1c>
800066f6:	70 08       	ld.w	r8,r8[0x0]
800066f8:	70 08       	ld.w	r8,r8[0x0]
800066fa:	11 aa       	ld.ub	r10,r8[0x2]
800066fc:	11 b9       	ld.ub	r9,r8[0x3]
800066fe:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80006702:	5c c9       	swap.bh	r9
80006704:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
}
80006708:	f0 0c 00 0c 	add	r12,r8,r12
8000670c:	5e fc       	retal	r12
8000670e:	00 00       	add	r0,r0
80006710:	00 00       	add	r0,r0
80006712:	0b 58       	ld.sh	r8,--r5

80006714 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
80006714:	eb cd 40 e0 	pushm	r5-r7,lr
80006718:	18 97       	mov	r7,r12
8000671a:	16 96       	mov	r6,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
8000671c:	49 b8       	lddpc	r8,80006788 <udc_update_iface_desc+0x74>
8000671e:	11 89       	ld.ub	r9,r8[0x0]
80006720:	30 08       	mov	r8,0
80006722:	f0 09 18 00 	cp.b	r9,r8
80006726:	c2 f0       	breq	80006784 <udc_update_iface_desc+0x70>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
80006728:	49 98       	lddpc	r8,8000678c <udc_update_iface_desc+0x78>
8000672a:	70 08       	ld.w	r8,r8[0x0]
8000672c:	70 08       	ld.w	r8,r8[0x0]
8000672e:	11 c9       	ld.ub	r9,r8[0x4]
80006730:	18 9e       	mov	lr,r12
80006732:	f8 09 18 00 	cp.b	r9,r12
80006736:	e0 88 00 27 	brls	80006784 <udc_update_iface_desc+0x70>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
8000673a:	49 65       	lddpc	r5,80006790 <udc_update_iface_desc+0x7c>
8000673c:	8b 08       	st.w	r5[0x0],r8
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
8000673e:	f0 1f 00 16 	mcall	80006794 <udc_update_iface_desc+0x80>
	while (ptr_end_desc >
80006742:	6a 08       	ld.w	r8,r5[0x0]
80006744:	10 3c       	cp.w	r12,r8
80006746:	e0 88 00 1f 	brls	80006784 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
8000674a:	30 4b       	mov	r11,4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
8000674c:	10 99       	mov	r9,r8
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
8000674e:	11 9a       	ld.ub	r10,r8[0x1]
80006750:	f6 0a 18 00 	cp.b	r10,r11
80006754:	c0 a1       	brne	80006768 <udc_update_iface_desc+0x54>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
80006756:	11 aa       	ld.ub	r10,r8[0x2]
80006758:	0e 9e       	mov	lr,r7
8000675a:	ee 0a 18 00 	cp.b	r10,r7
8000675e:	c0 51       	brne	80006768 <udc_update_iface_desc+0x54>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
80006760:	11 ba       	ld.ub	r10,r8[0x3]
80006762:	ec 0a 18 00 	cp.b	r10,r6
80006766:	c0 b0       	breq	8000677c <udc_update_iface_desc+0x68>
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
80006768:	13 88       	ld.ub	r8,r9[0x0]
8000676a:	f2 08 00 08 	add	r8,r9,r8
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
8000676e:	10 3c       	cp.w	r12,r8
80006770:	fe 9b ff ee 	brhi	8000674c <udc_update_iface_desc+0x38>
80006774:	48 79       	lddpc	r9,80006790 <udc_update_iface_desc+0x7c>
80006776:	93 08       	st.w	r9[0x0],r8
80006778:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000677c:	48 59       	lddpc	r9,80006790 <udc_update_iface_desc+0x7c>
8000677e:	93 08       	st.w	r9[0x0],r8
80006780:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80006784:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80006788:	00 00       	add	r0,r0
8000678a:	0b 64       	ld.uh	r4,--r5
8000678c:	00 00       	add	r0,r0
8000678e:	0b 58       	ld.sh	r8,--r5
80006790:	00 00       	add	r0,r0
80006792:	0b 68       	ld.uh	r8,--r5
80006794:	80 00       	ld.sh	r0,r0[0x0]
80006796:	66 f4       	ld.w	r4,r3[0x3c]

80006798 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
80006798:	eb cd 40 c0 	pushm	r6-r7,lr
8000679c:	18 96       	mov	r6,r12
8000679e:	16 97       	mov	r7,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
800067a0:	f0 1f 00 11 	mcall	800067e4 <udc_next_desc_in_iface+0x4c>
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
800067a4:	0d 88       	ld.ub	r8,r6[0x0]
800067a6:	10 06       	add	r6,r8
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
800067a8:	0c 3c       	cp.w	r12,r6
800067aa:	e0 88 00 19 	brls	800067dc <udc_next_desc_in_iface+0x44>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
800067ae:	0d 98       	ld.ub	r8,r6[0x1]
800067b0:	30 49       	mov	r9,4
800067b2:	f2 08 18 00 	cp.b	r8,r9
800067b6:	c1 30       	breq	800067dc <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
800067b8:	ee 08 18 00 	cp.b	r8,r7
800067bc:	c0 a1       	brne	800067d0 <udc_next_desc_in_iface+0x38>
800067be:	c1 08       	rjmp	800067de <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
800067c0:	0d 98       	ld.ub	r8,r6[0x1]
800067c2:	f2 08 18 00 	cp.b	r8,r9
800067c6:	c0 b0       	breq	800067dc <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
800067c8:	ee 08 18 00 	cp.b	r8,r7
800067cc:	c0 31       	brne	800067d2 <udc_next_desc_in_iface+0x3a>
800067ce:	c0 88       	rjmp	800067de <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
800067d0:	30 49       	mov	r9,4
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
800067d2:	0d 88       	ld.ub	r8,r6[0x0]
800067d4:	10 06       	add	r6,r8
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
800067d6:	0c 3c       	cp.w	r12,r6
800067d8:	fe 9b ff f4 	brhi	800067c0 <udc_next_desc_in_iface+0x28>
800067dc:	30 06       	mov	r6,0
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
800067de:	0c 9c       	mov	r12,r6
800067e0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800067e4:	80 00       	ld.sh	r0,r0[0x0]
800067e6:	66 f4       	ld.w	r4,r3[0x3c]

800067e8 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
800067e8:	d4 01       	pushm	lr
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
800067ea:	48 48       	lddpc	r8,800067f8 <udc_valid_address+0x10>
800067ec:	11 bc       	ld.ub	r12,r8[0x3]
800067ee:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
800067f2:	f0 1f 00 03 	mcall	800067fc <udc_valid_address+0x14>
}
800067f6:	d8 02       	popm	pc
800067f8:	00 00       	add	r0,r0
800067fa:	0b d4       	ld.ub	r4,r5[0x5]
800067fc:	80 00       	ld.sh	r0,r0[0x0]
800067fe:	36 e4       	mov	r4,110

80006800 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
80006800:	eb cd 40 e0 	pushm	r5-r7,lr
80006804:	18 95       	mov	r5,r12
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
80006806:	f0 1f 00 12 	mcall	8000684c <udc_iface_enable+0x4c>
8000680a:	c1 f0       	breq	80006848 <udc_iface_enable+0x48>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
8000680c:	49 18       	lddpc	r8,80006850 <udc_iface_enable+0x50>
8000680e:	70 07       	ld.w	r7,r8[0x0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
80006810:	30 56       	mov	r6,5
80006812:	0c 9b       	mov	r11,r6
80006814:	0e 9c       	mov	r12,r7
80006816:	f0 1f 00 10 	mcall	80006854 <udc_iface_enable+0x54>
8000681a:	18 97       	mov	r7,r12
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
8000681c:	c0 d0       	breq	80006836 <udc_iface_enable+0x36>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
				ep_desc->bmAttributes,
				le16_to_cpu
8000681e:	19 ca       	ld.ub	r10,r12[0x4]
80006820:	19 d8       	ld.ub	r8,r12[0x5]
80006822:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
80006826:	5c ca       	swap.bh	r10
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
80006828:	5c 7a       	castu.h	r10
8000682a:	19 bb       	ld.ub	r11,r12[0x3]
8000682c:	19 ac       	ld.ub	r12,r12[0x2]
8000682e:	f0 1f 00 0b 	mcall	80006858 <udc_iface_enable+0x58>
80006832:	cf 01       	brne	80006812 <udc_iface_enable+0x12>
80006834:	c0 a8       	rjmp	80006848 <udc_iface_enable+0x48>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
80006836:	48 a8       	lddpc	r8,8000685c <udc_iface_enable+0x5c>
80006838:	70 08       	ld.w	r8,r8[0x0]
8000683a:	70 18       	ld.w	r8,r8[0x4]
8000683c:	f0 05 03 28 	ld.w	r8,r8[r5<<0x2]
80006840:	70 0c       	ld.w	r12,r8[0x0]
80006842:	5d 1c       	icall	r12
80006844:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80006848:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000684c:	80 00       	ld.sh	r0,r0[0x0]
8000684e:	67 14       	ld.w	r4,r3[0x44]
80006850:	00 00       	add	r0,r0
80006852:	0b 68       	ld.uh	r8,--r5
80006854:	80 00       	ld.sh	r0,r0[0x0]
80006856:	67 98       	ld.w	r8,r3[0x64]
80006858:	80 00       	ld.sh	r0,r0[0x0]
8000685a:	3f 0c       	mov	r12,-16
8000685c:	00 00       	add	r0,r0
8000685e:	0b 58       	ld.sh	r8,--r5

80006860 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
80006860:	eb cd 40 e0 	pushm	r5-r7,lr
80006864:	18 96       	mov	r6,r12
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
80006866:	18 97       	mov	r7,r12
80006868:	30 0b       	mov	r11,0
8000686a:	f0 1f 00 12 	mcall	800068b0 <udc_iface_disable+0x50>
8000686e:	c1 e0       	breq	800068aa <udc_iface_disable+0x4a>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
80006870:	49 18       	lddpc	r8,800068b4 <udc_iface_disable+0x54>
80006872:	70 08       	ld.w	r8,r8[0x0]
80006874:	70 18       	ld.w	r8,r8[0x4]
80006876:	f0 06 03 25 	ld.w	r5,r8[r6<<0x2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
8000687a:	6a 3c       	ld.w	r12,r5[0xc]
8000687c:	5d 1c       	icall	r12
8000687e:	18 9b       	mov	r11,r12
80006880:	0c 9c       	mov	r12,r6
80006882:	f0 1f 00 0c 	mcall	800068b0 <udc_iface_disable+0x50>
80006886:	c1 20       	breq	800068aa <udc_iface_disable+0x4a>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80006888:	48 c8       	lddpc	r8,800068b8 <udc_iface_disable+0x58>
8000688a:	70 07       	ld.w	r7,r8[0x0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
8000688c:	30 56       	mov	r6,5
8000688e:	0c 9b       	mov	r11,r6
80006890:	0e 9c       	mov	r12,r7
80006892:	f0 1f 00 0b 	mcall	800068bc <udc_iface_disable+0x5c>
80006896:	18 97       	mov	r7,r12
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
80006898:	c0 50       	breq	800068a2 <udc_iface_disable+0x42>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
8000689a:	19 ac       	ld.ub	r12,r12[0x2]
8000689c:	f0 1f 00 09 	mcall	800068c0 <udc_iface_disable+0x60>
		}
800068a0:	cf 7b       	rjmp	8000688e <udc_iface_disable+0x2e>
	}
#endif

	// Disable interface
	udi_api->disable();
800068a2:	6a 18       	ld.w	r8,r5[0x4]
800068a4:	5d 18       	icall	r8
800068a6:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
800068aa:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800068ae:	00 00       	add	r0,r0
800068b0:	80 00       	ld.sh	r0,r0[0x0]
800068b2:	67 14       	ld.w	r4,r3[0x44]
800068b4:	00 00       	add	r0,r0
800068b6:	0b 58       	ld.sh	r8,--r5
800068b8:	00 00       	add	r0,r0
800068ba:	0b 68       	ld.uh	r8,--r5
800068bc:	80 00       	ld.sh	r0,r0[0x0]
800068be:	67 98       	ld.w	r8,r3[0x64]
800068c0:	80 00       	ld.sh	r0,r0[0x0]
800068c2:	39 a4       	mov	r4,-102

800068c4 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
800068c4:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
800068c8:	49 28       	lddpc	r8,80006910 <udc_reset+0x4c>
800068ca:	11 89       	ld.ub	r9,r8[0x0]
800068cc:	30 08       	mov	r8,0
800068ce:	f0 09 18 00 	cp.b	r9,r8
800068d2:	c1 70       	breq	80006900 <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800068d4:	49 08       	lddpc	r8,80006914 <udc_reset+0x50>
800068d6:	70 08       	ld.w	r8,r8[0x0]
800068d8:	70 08       	ld.w	r8,r8[0x0]
800068da:	11 c9       	ld.ub	r9,r8[0x4]
800068dc:	30 08       	mov	r8,0
800068de:	f0 09 18 00 	cp.b	r9,r8
800068e2:	c0 f0       	breq	80006900 <udc_reset+0x3c>
800068e4:	30 07       	mov	r7,0
800068e6:	48 c6       	lddpc	r6,80006914 <udc_reset+0x50>
				iface_num++) {
			udc_iface_disable(iface_num);
800068e8:	0e 9c       	mov	r12,r7
800068ea:	f0 1f 00 0c 	mcall	80006918 <udc_reset+0x54>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
800068ee:	2f f7       	sub	r7,-1
800068f0:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800068f2:	6c 08       	ld.w	r8,r6[0x0]
800068f4:	70 08       	ld.w	r8,r8[0x0]
800068f6:	11 c8       	ld.ub	r8,r8[0x4]
800068f8:	ee 08 18 00 	cp.b	r8,r7
800068fc:	fe 9b ff f6 	brhi	800068e8 <udc_reset+0x24>
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
80006900:	30 09       	mov	r9,0
80006902:	48 48       	lddpc	r8,80006910 <udc_reset+0x4c>
80006904:	b0 89       	st.b	r8[0x0],r9
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
80006906:	30 09       	mov	r9,0
80006908:	48 58       	lddpc	r8,8000691c <udc_reset+0x58>
8000690a:	b0 09       	st.h	r8[0x0],r9
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
8000690c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006910:	00 00       	add	r0,r0
80006912:	0b 64       	ld.uh	r4,--r5
80006914:	00 00       	add	r0,r0
80006916:	0b 58       	ld.sh	r8,--r5
80006918:	80 00       	ld.sh	r0,r0[0x0]
8000691a:	68 60       	ld.w	r0,r4[0x18]
8000691c:	00 00       	add	r0,r0
8000691e:	0b 60       	ld.uh	r0,--r5

80006920 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
80006920:	eb cd 40 e0 	pushm	r5-r7,lr
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
80006924:	fe f8 04 d0 	ld.w	r8,pc[1232]
80006928:	30 09       	mov	r9,0
8000692a:	b0 69       	st.h	r8[0xc],r9
	udd_g_ctrlreq.callback = NULL;
8000692c:	30 0a       	mov	r10,0
8000692e:	91 4a       	st.w	r8[0x10],r10
	udd_g_ctrlreq.over_under_run = NULL;
80006930:	91 5a       	st.w	r8[0x14],r10

	if (Udd_setup_is_in()) {
80006932:	11 88       	ld.ub	r8,r8[0x0]
80006934:	10 9a       	mov	r10,r8
80006936:	f2 08 18 00 	cp.b	r8,r9
8000693a:	c0 94       	brge	8000694c <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
8000693c:	fe f9 04 b8 	ld.w	r9,pc[1208]
80006940:	92 3b       	ld.sh	r11,r9[0x6]
80006942:	30 09       	mov	r9,0
80006944:	f2 0b 19 00 	cp.h	r11,r9
80006948:	e0 80 02 52 	breq	80006dec <udc_process_setup+0x4cc>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
8000694c:	10 99       	mov	r9,r8
8000694e:	e2 19 00 60 	andl	r9,0x60,COH
80006952:	e0 81 01 f6 	brne	80006d3e <udc_process_setup+0x41e>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
80006956:	f2 0a 18 00 	cp.b	r10,r9
8000695a:	e0 84 01 16 	brge	80006b86 <udc_process_setup+0x266>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
8000695e:	fe f9 04 96 	ld.w	r9,pc[1174]
80006962:	92 39       	ld.sh	r9,r9[0x6]
80006964:	58 09       	cp.w	r9,0
80006966:	e0 80 01 ec 	breq	80006d3e <udc_process_setup+0x41e>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
8000696a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000696e:	e0 81 00 b3 	brne	80006ad4 <udc_process_setup+0x1b4>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
80006972:	fe fa 04 82 	ld.w	r10,pc[1154]
80006976:	15 9a       	ld.ub	r10,r10[0x1]
80006978:	30 6b       	mov	r11,6
8000697a:	f6 0a 18 00 	cp.b	r10,r11
8000697e:	c1 a0       	breq	800069b2 <udc_process_setup+0x92>
80006980:	30 8b       	mov	r11,8
80006982:	f6 0a 18 00 	cp.b	r10,r11
80006986:	e0 80 00 9a 	breq	80006aba <udc_process_setup+0x19a>
8000698a:	30 0b       	mov	r11,0
8000698c:	f6 0a 18 00 	cp.b	r10,r11
80006990:	e0 81 00 a2 	brne	80006ad4 <udc_process_setup+0x1b4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
80006994:	30 28       	mov	r8,2
80006996:	f0 09 19 00 	cp.h	r9,r8
8000699a:	c0 40       	breq	800069a2 <udc_process_setup+0x82>
8000699c:	30 0c       	mov	r12,0
8000699e:	e0 8f 01 ce 	bral	80006d3a <udc_process_setup+0x41a>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
800069a2:	30 2b       	mov	r11,2
800069a4:	fe fc 04 54 	ld.w	r12,pc[1108]
800069a8:	f0 1f 01 15 	mcall	80006dfc <udc_process_setup+0x4dc>
800069ac:	30 1c       	mov	r12,1
800069ae:	e0 8f 01 c6 	bral	80006d3a <udc_process_setup+0x41a>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
800069b2:	fe f8 04 42 	ld.w	r8,pc[1090]
800069b6:	90 19       	ld.sh	r9,r8[0x2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
800069b8:	f2 08 16 08 	lsr	r8,r9,0x8
800069bc:	30 2a       	mov	r10,2
800069be:	f4 08 18 00 	cp.b	r8,r10
800069c2:	c1 80       	breq	800069f2 <udc_process_setup+0xd2>
800069c4:	e0 8b 00 07 	brhi	800069d2 <udc_process_setup+0xb2>
800069c8:	30 19       	mov	r9,1
800069ca:	f2 08 18 00 	cp.b	r8,r9
800069ce:	c7 41       	brne	80006ab6 <udc_process_setup+0x196>
800069d0:	c0 a8       	rjmp	800069e4 <udc_process_setup+0xc4>
800069d2:	30 3a       	mov	r10,3
800069d4:	f4 08 18 00 	cp.b	r8,r10
800069d8:	c3 70       	breq	80006a46 <udc_process_setup+0x126>
800069da:	30 f9       	mov	r9,15
800069dc:	f2 08 18 00 	cp.b	r8,r9
800069e0:	c6 b1       	brne	80006ab6 <udc_process_setup+0x196>
800069e2:	c2 68       	rjmp	80006a2e <udc_process_setup+0x10e>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
800069e4:	fe f8 04 1c 	ld.w	r8,pc[1052]
800069e8:	70 0c       	ld.w	r12,r8[0x0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
800069ea:	19 8b       	ld.ub	r11,r12[0x0]
800069ec:	f0 1f 01 04 	mcall	80006dfc <udc_process_setup+0x4dc>
800069f0:	c5 38       	rjmp	80006a96 <udc_process_setup+0x176>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
800069f2:	5c 59       	castu.b	r9
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
800069f4:	fe f8 04 0c 	ld.w	r8,pc[1036]
800069f8:	70 08       	ld.w	r8,r8[0x0]
800069fa:	f1 38 00 11 	ld.ub	r8,r8[17]
800069fe:	f2 08 18 00 	cp.b	r8,r9
80006a02:	e0 88 00 5a 	brls	80006ab6 <udc_process_setup+0x196>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
80006a06:	fe f8 03 fa 	ld.w	r8,pc[1018]
80006a0a:	70 18       	ld.w	r8,r8[0x4]
80006a0c:	f0 09 03 3c 	ld.w	r12,r8[r9<<0x3]
80006a10:	19 a9       	ld.ub	r9,r12[0x2]
80006a12:	19 b8       	ld.ub	r8,r12[0x3]
80006a14:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80006a18:	5c c8       	swap.bh	r8
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
80006a1a:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80006a1e:	f0 1f 00 f8 	mcall	80006dfc <udc_process_setup+0x4dc>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
80006a22:	fe f8 03 d2 	ld.w	r8,pc[978]
80006a26:	70 28       	ld.w	r8,r8[0x8]
80006a28:	30 29       	mov	r9,2
80006a2a:	b0 99       	st.b	r8[0x1],r9
80006a2c:	c3 58       	rjmp	80006a96 <udc_process_setup+0x176>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
80006a2e:	fe f8 03 d2 	ld.w	r8,pc[978]
80006a32:	70 2c       	ld.w	r12,r8[0x8]
80006a34:	58 0c       	cp.w	r12,0
80006a36:	c4 00       	breq	80006ab6 <udc_process_setup+0x196>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
80006a38:	19 ab       	ld.ub	r11,r12[0x2]
80006a3a:	19 b8       	ld.ub	r8,r12[0x3]
80006a3c:	f1 eb 10 8b 	or	r11,r8,r11<<0x8
80006a40:	f0 1f 00 ef 	mcall	80006dfc <udc_process_setup+0x4dc>
80006a44:	c2 98       	rjmp	80006a96 <udc_process_setup+0x176>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
80006a46:	5c 59       	castu.b	r9
80006a48:	58 19       	cp.w	r9,1
80006a4a:	c1 00       	breq	80006a6a <udc_process_setup+0x14a>
80006a4c:	58 29       	cp.w	r9,2
80006a4e:	c0 40       	breq	80006a56 <udc_process_setup+0x136>
80006a50:	58 09       	cp.w	r9,0
80006a52:	c0 60       	breq	80006a5e <udc_process_setup+0x13e>
80006a54:	c3 18       	rjmp	80006ab6 <udc_process_setup+0x196>
80006a56:	fe fc 03 ae 	ld.w	r12,pc[942]
80006a5a:	30 eb       	mov	r11,14
80006a5c:	c0 a8       	rjmp	80006a70 <udc_process_setup+0x150>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
80006a5e:	30 4b       	mov	r11,4
80006a60:	fe fc 03 a8 	ld.w	r12,pc[936]
80006a64:	f0 1f 00 e6 	mcall	80006dfc <udc_process_setup+0x4dc>
80006a68:	c1 78       	rjmp	80006a96 <udc_process_setup+0x176>
80006a6a:	fe fc 03 a2 	ld.w	r12,pc[930]
80006a6e:	30 db       	mov	r11,13
80006a70:	fe fa 03 a0 	ld.w	r10,pc[928]
80006a74:	2f ea       	sub	r10,-2
80006a76:	18 98       	mov	r8,r12
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
80006a78:	11 39       	ld.ub	r9,r8++
80006a7a:	5c c9       	swap.bh	r9
80006a7c:	14 b9       	st.h	r10++,r9
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
80006a7e:	f0 0c 01 09 	sub	r9,r8,r12
80006a82:	f6 09 18 00 	cp.b	r9,r11
80006a86:	cf 93       	brcs	80006a78 <udc_process_setup+0x158>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
80006a88:	a1 7b       	lsl	r11,0x1
80006a8a:	2f eb       	sub	r11,-2
80006a8c:	fe fc 03 84 	ld.w	r12,pc[900]
80006a90:	b8 8b       	st.b	r12[0x0],r11
		udd_set_setup_payload(
80006a92:	f0 1f 00 db 	mcall	80006dfc <udc_process_setup+0x4dc>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
80006a96:	fe f8 03 5e 	ld.w	r8,pc[862]
80006a9a:	90 39       	ld.sh	r9,r8[0x6]
80006a9c:	90 68       	ld.sh	r8,r8[0xc]
80006a9e:	f2 08 19 00 	cp.h	r8,r9
80006aa2:	e0 8b 00 05 	brhi	80006aac <udc_process_setup+0x18c>
80006aa6:	30 1c       	mov	r12,1
80006aa8:	e0 8f 01 49 	bral	80006d3a <udc_process_setup+0x41a>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
80006aac:	fe f8 03 48 	ld.w	r8,pc[840]
80006ab0:	b0 69       	st.h	r8[0xc],r9
80006ab2:	30 1c       	mov	r12,1
80006ab4:	c4 39       	rjmp	80006d3a <udc_process_setup+0x41a>
80006ab6:	30 0c       	mov	r12,0
80006ab8:	c4 19       	rjmp	80006d3a <udc_process_setup+0x41a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
80006aba:	30 18       	mov	r8,1
80006abc:	f0 09 19 00 	cp.h	r9,r8
80006ac0:	c0 30       	breq	80006ac6 <udc_process_setup+0x1a6>
80006ac2:	30 0c       	mov	r12,0
80006ac4:	c3 b9       	rjmp	80006d3a <udc_process_setup+0x41a>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
80006ac6:	30 1b       	mov	r11,1
80006ac8:	fe fc 03 4c 	ld.w	r12,pc[844]
80006acc:	f0 1f 00 cc 	mcall	80006dfc <udc_process_setup+0x4dc>
80006ad0:	30 1c       	mov	r12,1
80006ad2:	c3 49       	rjmp	80006d3a <udc_process_setup+0x41a>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80006ad4:	58 18       	cp.w	r8,1
80006ad6:	c3 61       	brne	80006b42 <udc_process_setup+0x222>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80006ad8:	fe fa 03 1c 	ld.w	r10,pc[796]
80006adc:	15 9b       	ld.ub	r11,r10[0x1]
80006ade:	30 aa       	mov	r10,10
80006ae0:	f4 0b 18 00 	cp.b	r11,r10
80006ae4:	c2 f1       	brne	80006b42 <udc_process_setup+0x222>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
80006ae6:	f0 09 19 00 	cp.h	r9,r8
80006aea:	c2 a1       	brne	80006b3e <udc_process_setup+0x21e>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
80006aec:	fe f8 03 28 	ld.w	r8,pc[808]
80006af0:	11 89       	ld.ub	r9,r8[0x0]
80006af2:	30 08       	mov	r8,0
80006af4:	f0 09 18 00 	cp.b	r9,r8
80006af8:	c2 30       	breq	80006b3e <udc_process_setup+0x21e>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
80006afa:	fe f8 02 fa 	ld.w	r8,pc[762]
80006afe:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
80006b00:	fe f8 03 18 	ld.w	r8,pc[792]
80006b04:	70 08       	ld.w	r8,r8[0x0]
80006b06:	70 08       	ld.w	r8,r8[0x0]
80006b08:	11 c8       	ld.ub	r8,r8[0x4]
80006b0a:	ee 08 18 00 	cp.b	r8,r7
80006b0e:	e0 88 00 18 	brls	80006b3e <udc_process_setup+0x21e>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
80006b12:	30 0b       	mov	r11,0
80006b14:	0e 9c       	mov	r12,r7
80006b16:	f0 1f 00 c2 	mcall	80006e1c <udc_process_setup+0x4fc>
80006b1a:	c1 20       	breq	80006b3e <udc_process_setup+0x21e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
80006b1c:	fe f8 02 fc 	ld.w	r8,pc[764]
80006b20:	70 08       	ld.w	r8,r8[0x0]
80006b22:	70 18       	ld.w	r8,r8[0x4]
80006b24:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80006b28:	70 3c       	ld.w	r12,r8[0xc]
80006b2a:	5d 1c       	icall	r12
80006b2c:	fe f8 02 f4 	ld.w	r8,pc[756]
80006b30:	b0 8c       	st.b	r8[0x0],r12

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
80006b32:	30 1b       	mov	r11,1
80006b34:	10 9c       	mov	r12,r8
80006b36:	f0 1f 00 b2 	mcall	80006dfc <udc_process_setup+0x4dc>
80006b3a:	30 1c       	mov	r12,1
80006b3c:	cf f8       	rjmp	80006d3a <udc_process_setup+0x41a>
80006b3e:	30 0c       	mov	r12,0
80006b40:	cf d8       	rjmp	80006d3a <udc_process_setup+0x41a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80006b42:	58 28       	cp.w	r8,2
80006b44:	e0 81 00 fd 	brne	80006d3e <udc_process_setup+0x41e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80006b48:	fe f8 02 ac 	ld.w	r8,pc[684]
80006b4c:	11 9a       	ld.ub	r10,r8[0x1]
80006b4e:	30 08       	mov	r8,0
80006b50:	f0 0a 18 00 	cp.b	r10,r8
80006b54:	e0 81 00 f2 	brne	80006d38 <udc_process_setup+0x418>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
80006b58:	30 28       	mov	r8,2
80006b5a:	f0 09 19 00 	cp.h	r9,r8
80006b5e:	c0 30       	breq	80006b64 <udc_process_setup+0x244>
80006b60:	30 0c       	mov	r12,0
80006b62:	ce c8       	rjmp	80006d3a <udc_process_setup+0x41a>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
80006b64:	fe f8 02 90 	ld.w	r8,pc[656]
80006b68:	11 dc       	ld.ub	r12,r8[0x5]
80006b6a:	f0 1f 00 af 	mcall	80006e24 <udc_process_setup+0x504>
80006b6e:	e0 68 01 00 	mov	r8,256
80006b72:	f9 b8 00 00 	moveq	r8,0
80006b76:	fe fc 02 b2 	ld.w	r12,pc[690]
80006b7a:	b8 08       	st.h	r12[0x0],r8
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
80006b7c:	30 2b       	mov	r11,2
80006b7e:	f0 1f 00 a0 	mcall	80006dfc <udc_process_setup+0x4dc>
80006b82:	30 1c       	mov	r12,1
80006b84:	cd b8       	rjmp	80006d3a <udc_process_setup+0x41a>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
80006b86:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006b8a:	e0 81 00 7e 	brne	80006c86 <udc_process_setup+0x366>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
80006b8e:	fe f9 02 66 	ld.w	r9,pc[614]
80006b92:	13 99       	ld.ub	r9,r9[0x1]
80006b94:	30 3a       	mov	r10,3
80006b96:	f4 09 18 00 	cp.b	r9,r10
80006b9a:	e0 80 00 cf 	breq	80006d38 <udc_process_setup+0x418>
80006b9e:	e0 8b 00 07 	brhi	80006bac <udc_process_setup+0x28c>
80006ba2:	30 1a       	mov	r10,1
80006ba4:	f4 09 18 00 	cp.b	r9,r10
80006ba8:	c6 f1       	brne	80006c86 <udc_process_setup+0x366>
80006baa:	c1 a8       	rjmp	80006bde <udc_process_setup+0x2be>
80006bac:	30 5a       	mov	r10,5
80006bae:	f4 09 18 00 	cp.b	r9,r10
80006bb2:	c0 60       	breq	80006bbe <udc_process_setup+0x29e>
80006bb4:	30 9a       	mov	r10,9
80006bb6:	f4 09 18 00 	cp.b	r9,r10
80006bba:	c6 61       	brne	80006c86 <udc_process_setup+0x366>
80006bbc:	c2 88       	rjmp	80006c0c <udc_process_setup+0x2ec>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80006bbe:	fe f8 02 36 	ld.w	r8,pc[566]
80006bc2:	90 39       	ld.sh	r9,r8[0x6]
80006bc4:	30 08       	mov	r8,0
80006bc6:	f0 09 19 00 	cp.h	r9,r8
80006bca:	c0 30       	breq	80006bd0 <udc_process_setup+0x2b0>
80006bcc:	30 0c       	mov	r12,0
80006bce:	cb 68       	rjmp	80006d3a <udc_process_setup+0x41a>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
80006bd0:	fe f9 02 5c 	ld.w	r9,pc[604]
80006bd4:	fe f8 02 20 	ld.w	r8,pc[544]
80006bd8:	91 49       	st.w	r8[0x10],r9
80006bda:	30 1c       	mov	r12,1
80006bdc:	ca f8       	rjmp	80006d3a <udc_process_setup+0x41a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80006bde:	fe f8 02 16 	ld.w	r8,pc[534]
80006be2:	90 39       	ld.sh	r9,r8[0x6]
80006be4:	30 08       	mov	r8,0
80006be6:	f0 09 19 00 	cp.h	r9,r8
80006bea:	c0 f1       	brne	80006c08 <udc_process_setup+0x2e8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
80006bec:	fe f8 02 08 	ld.w	r8,pc[520]
80006bf0:	90 19       	ld.sh	r9,r8[0x2]
80006bf2:	30 18       	mov	r8,1
80006bf4:	f0 09 19 00 	cp.h	r9,r8
80006bf8:	c0 81       	brne	80006c08 <udc_process_setup+0x2e8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
80006bfa:	fe f8 01 fe 	ld.w	r8,pc[510]
80006bfe:	90 09       	ld.sh	r9,r8[0x0]
80006c00:	a9 d9       	cbr	r9,0x9
80006c02:	b0 09       	st.h	r8[0x0],r9
80006c04:	30 1c       	mov	r12,1
80006c06:	c9 a8       	rjmp	80006d3a <udc_process_setup+0x41a>
80006c08:	30 0c       	mov	r12,0
80006c0a:	c9 88       	rjmp	80006d3a <udc_process_setup+0x41a>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
80006c0c:	4f a8       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006c0e:	90 39       	ld.sh	r9,r8[0x6]
80006c10:	30 08       	mov	r8,0
80006c12:	f0 09 19 00 	cp.h	r9,r8
80006c16:	c3 41       	brne	80006c7e <udc_process_setup+0x35e>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
80006c18:	f0 1f 00 86 	mcall	80006e30 <udc_process_setup+0x510>
80006c1c:	c3 10       	breq	80006c7e <udc_process_setup+0x35e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
80006c1e:	4f 68       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006c20:	11 b9       	ld.ub	r9,r8[0x3]
80006c22:	4f 88       	lddpc	r8,80006e00 <udc_process_setup+0x4e0>
80006c24:	70 08       	ld.w	r8,r8[0x0]
80006c26:	f1 38 00 11 	ld.ub	r8,r8[17]
80006c2a:	10 39       	cp.w	r9,r8
80006c2c:	e0 89 00 29 	brgt	80006c7e <udc_process_setup+0x35e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
80006c30:	f0 1f 00 81 	mcall	80006e34 <udc_process_setup+0x514>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
80006c34:	4f 08       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006c36:	11 b8       	ld.ub	r8,r8[0x3]
80006c38:	4f 79       	lddpc	r9,80006e14 <udc_process_setup+0x4f4>
80006c3a:	b2 88       	st.b	r9[0x0],r8
	if (udc_num_configuration == 0) {
80006c3c:	58 08       	cp.w	r8,0
80006c3e:	c2 20       	breq	80006c82 <udc_process_setup+0x362>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
80006c40:	20 18       	sub	r8,1
80006c42:	4f 09       	lddpc	r9,80006e00 <udc_process_setup+0x4e0>
80006c44:	72 19       	ld.w	r9,r9[0x4]
80006c46:	f2 08 00 38 	add	r8,r9,r8<<0x3
80006c4a:	4f 49       	lddpc	r9,80006e18 <udc_process_setup+0x4f8>
80006c4c:	93 08       	st.w	r9[0x0],r8
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80006c4e:	70 08       	ld.w	r8,r8[0x0]
80006c50:	11 c9       	ld.ub	r9,r8[0x4]
80006c52:	30 08       	mov	r8,0
80006c54:	f0 09 18 00 	cp.b	r9,r8
80006c58:	c1 50       	breq	80006c82 <udc_process_setup+0x362>
80006c5a:	30 07       	mov	r7,0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
80006c5c:	0e 95       	mov	r5,r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80006c5e:	4e f6       	lddpc	r6,80006e18 <udc_process_setup+0x4f8>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
80006c60:	0a 9b       	mov	r11,r5
80006c62:	0e 9c       	mov	r12,r7
80006c64:	f0 1f 00 75 	mcall	80006e38 <udc_process_setup+0x518>
80006c68:	c0 b0       	breq	80006c7e <udc_process_setup+0x35e>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80006c6a:	2f f7       	sub	r7,-1
80006c6c:	5c 57       	castu.b	r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80006c6e:	6c 08       	ld.w	r8,r6[0x0]
80006c70:	70 08       	ld.w	r8,r8[0x0]
80006c72:	11 c8       	ld.ub	r8,r8[0x4]
80006c74:	ee 08 18 00 	cp.b	r8,r7
80006c78:	fe 9b ff f4 	brhi	80006c60 <udc_process_setup+0x340>
80006c7c:	c0 38       	rjmp	80006c82 <udc_process_setup+0x362>
80006c7e:	30 0c       	mov	r12,0
80006c80:	c5 d8       	rjmp	80006d3a <udc_process_setup+0x41a>
80006c82:	30 1c       	mov	r12,1
80006c84:	c5 b8       	rjmp	80006d3a <udc_process_setup+0x41a>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80006c86:	58 18       	cp.w	r8,1
80006c88:	c2 21       	brne	80006ccc <udc_process_setup+0x3ac>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80006c8a:	4d b9       	lddpc	r9,80006df4 <udc_process_setup+0x4d4>
80006c8c:	13 9a       	ld.ub	r10,r9[0x1]
80006c8e:	30 b9       	mov	r9,11
80006c90:	f2 0a 18 00 	cp.b	r10,r9
80006c94:	c1 c1       	brne	80006ccc <udc_process_setup+0x3ac>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
80006c96:	4d 88       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006c98:	90 39       	ld.sh	r9,r8[0x6]
80006c9a:	30 08       	mov	r8,0
80006c9c:	f0 09 19 00 	cp.h	r9,r8
80006ca0:	c1 41       	brne	80006cc8 <udc_process_setup+0x3a8>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
80006ca2:	4d d8       	lddpc	r8,80006e14 <udc_process_setup+0x4f4>
80006ca4:	11 89       	ld.ub	r9,r8[0x0]
80006ca6:	30 08       	mov	r8,0
80006ca8:	f0 09 18 00 	cp.b	r9,r8
80006cac:	c0 e0       	breq	80006cc8 <udc_process_setup+0x3a8>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
80006cae:	4d 28       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006cb0:	90 16       	ld.sh	r6,r8[0x2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
80006cb2:	11 d7       	ld.ub	r7,r8[0x5]
80006cb4:	0e 9c       	mov	r12,r7
80006cb6:	f0 1f 00 62 	mcall	80006e3c <udc_process_setup+0x51c>
80006cba:	c0 70       	breq	80006cc8 <udc_process_setup+0x3a8>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
80006cbc:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80006cc0:	0e 9c       	mov	r12,r7
80006cc2:	f0 1f 00 5e 	mcall	80006e38 <udc_process_setup+0x518>
80006cc6:	c3 a8       	rjmp	80006d3a <udc_process_setup+0x41a>
80006cc8:	30 0c       	mov	r12,0
80006cca:	c3 88       	rjmp	80006d3a <udc_process_setup+0x41a>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80006ccc:	58 28       	cp.w	r8,2
80006cce:	c3 81       	brne	80006d3e <udc_process_setup+0x41e>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80006cd0:	4c 98       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006cd2:	11 98       	ld.ub	r8,r8[0x1]
80006cd4:	30 19       	mov	r9,1
80006cd6:	f2 08 18 00 	cp.b	r8,r9
80006cda:	c0 60       	breq	80006ce6 <udc_process_setup+0x3c6>
80006cdc:	30 39       	mov	r9,3
80006cde:	f2 08 18 00 	cp.b	r8,r9
80006ce2:	c2 b1       	brne	80006d38 <udc_process_setup+0x418>
80006ce4:	c1 48       	rjmp	80006d0c <udc_process_setup+0x3ec>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80006ce6:	4c 48       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006ce8:	90 39       	ld.sh	r9,r8[0x6]
80006cea:	30 08       	mov	r8,0
80006cec:	f0 09 19 00 	cp.h	r9,r8
80006cf0:	c0 c1       	brne	80006d08 <udc_process_setup+0x3e8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80006cf2:	4c 18       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006cf4:	90 19       	ld.sh	r9,r8[0x2]
80006cf6:	30 08       	mov	r8,0
80006cf8:	f0 09 19 00 	cp.h	r9,r8
80006cfc:	c0 61       	brne	80006d08 <udc_process_setup+0x3e8>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
80006cfe:	4b e8       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006d00:	11 dc       	ld.ub	r12,r8[0x5]
80006d02:	f0 1f 00 50 	mcall	80006e40 <udc_process_setup+0x520>
80006d06:	c1 a8       	rjmp	80006d3a <udc_process_setup+0x41a>
80006d08:	30 0c       	mov	r12,0
80006d0a:	c1 88       	rjmp	80006d3a <udc_process_setup+0x41a>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80006d0c:	4b a8       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006d0e:	90 39       	ld.sh	r9,r8[0x6]
80006d10:	30 08       	mov	r8,0
80006d12:	f0 09 19 00 	cp.h	r9,r8
80006d16:	c0 f1       	brne	80006d34 <udc_process_setup+0x414>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80006d18:	4b 78       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006d1a:	90 19       	ld.sh	r9,r8[0x2]
80006d1c:	30 08       	mov	r8,0
80006d1e:	f0 09 19 00 	cp.h	r9,r8
80006d22:	c0 91       	brne	80006d34 <udc_process_setup+0x414>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
80006d24:	4b 47       	lddpc	r7,80006df4 <udc_process_setup+0x4d4>
80006d26:	0f dc       	ld.ub	r12,r7[0x5]
80006d28:	f0 1f 00 47 	mcall	80006e44 <udc_process_setup+0x524>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
80006d2c:	0f dc       	ld.ub	r12,r7[0x5]
80006d2e:	f0 1f 00 47 	mcall	80006e48 <udc_process_setup+0x528>
80006d32:	c0 48       	rjmp	80006d3a <udc_process_setup+0x41a>
80006d34:	30 0c       	mov	r12,0
80006d36:	c0 28       	rjmp	80006d3a <udc_process_setup+0x41a>
80006d38:	30 0c       	mov	r12,0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
80006d3a:	58 0c       	cp.w	r12,0
80006d3c:	c5 a1       	brne	80006df0 <udc_process_setup+0x4d0>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
80006d3e:	4a e8       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006d40:	11 88       	ld.ub	r8,r8[0x0]
80006d42:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006d46:	58 18       	cp.w	r8,1
80006d48:	c2 61       	brne	80006d94 <udc_process_setup+0x474>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
80006d4a:	4b 38       	lddpc	r8,80006e14 <udc_process_setup+0x4f4>
80006d4c:	11 89       	ld.ub	r9,r8[0x0]
80006d4e:	30 08       	mov	r8,0
80006d50:	f0 09 18 00 	cp.b	r9,r8
80006d54:	c2 00       	breq	80006d94 <udc_process_setup+0x474>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
80006d56:	4a 88       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006d58:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
80006d5a:	4b 08       	lddpc	r8,80006e18 <udc_process_setup+0x4f8>
80006d5c:	70 08       	ld.w	r8,r8[0x0]
80006d5e:	70 08       	ld.w	r8,r8[0x0]
80006d60:	11 c8       	ld.ub	r8,r8[0x4]
80006d62:	ee 08 18 00 	cp.b	r8,r7
80006d66:	e0 88 00 17 	brls	80006d94 <udc_process_setup+0x474>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
80006d6a:	0e 96       	mov	r6,r7
80006d6c:	30 0b       	mov	r11,0
80006d6e:	0e 9c       	mov	r12,r7
80006d70:	f0 1f 00 2b 	mcall	80006e1c <udc_process_setup+0x4fc>
80006d74:	c1 00       	breq	80006d94 <udc_process_setup+0x474>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
80006d76:	4a 98       	lddpc	r8,80006e18 <udc_process_setup+0x4f8>
80006d78:	70 08       	ld.w	r8,r8[0x0]
80006d7a:	70 18       	ld.w	r8,r8[0x4]
80006d7c:	f0 07 03 27 	ld.w	r7,r8[r7<<0x2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
80006d80:	6e 3c       	ld.w	r12,r7[0xc]
80006d82:	5d 1c       	icall	r12
80006d84:	18 9b       	mov	r11,r12
80006d86:	0c 9c       	mov	r12,r6
80006d88:	f0 1f 00 25 	mcall	80006e1c <udc_process_setup+0x4fc>
80006d8c:	c0 40       	breq	80006d94 <udc_process_setup+0x474>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
80006d8e:	6e 2c       	ld.w	r12,r7[0x8]
80006d90:	5d 1c       	icall	r12
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
80006d92:	c2 f1       	brne	80006df0 <udc_process_setup+0x4d0>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
80006d94:	49 88       	lddpc	r8,80006df4 <udc_process_setup+0x4d4>
80006d96:	11 88       	ld.ub	r8,r8[0x0]
80006d98:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006d9c:	58 28       	cp.w	r8,2
80006d9e:	c2 71       	brne	80006dec <udc_process_setup+0x4cc>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
80006da0:	49 d8       	lddpc	r8,80006e14 <udc_process_setup+0x4f4>
80006da2:	11 89       	ld.ub	r9,r8[0x0]
80006da4:	30 08       	mov	r8,0
80006da6:	f0 09 18 00 	cp.b	r9,r8
80006daa:	c2 10       	breq	80006dec <udc_process_setup+0x4cc>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80006dac:	49 b8       	lddpc	r8,80006e18 <udc_process_setup+0x4f8>
80006dae:	70 08       	ld.w	r8,r8[0x0]
80006db0:	70 09       	ld.w	r9,r8[0x0]
80006db2:	13 ca       	ld.ub	r10,r9[0x4]
80006db4:	30 09       	mov	r9,0
80006db6:	f2 0a 18 00 	cp.b	r10,r9
80006dba:	c1 90       	breq	80006dec <udc_process_setup+0x4cc>
80006dbc:	30 07       	mov	r7,0
80006dbe:	49 75       	lddpc	r5,80006e18 <udc_process_setup+0x4f8>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
80006dc0:	70 18       	ld.w	r8,r8[0x4]
80006dc2:	f0 07 03 26 	ld.w	r6,r8[r7<<0x2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
80006dc6:	6c 3c       	ld.w	r12,r6[0xc]
80006dc8:	5d 1c       	icall	r12
80006dca:	18 9b       	mov	r11,r12
80006dcc:	0e 9c       	mov	r12,r7
80006dce:	f0 1f 00 14 	mcall	80006e1c <udc_process_setup+0x4fc>
80006dd2:	c0 d0       	breq	80006dec <udc_process_setup+0x4cc>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
80006dd4:	6c 2c       	ld.w	r12,r6[0x8]
80006dd6:	5d 1c       	icall	r12
80006dd8:	c0 c1       	brne	80006df0 <udc_process_setup+0x4d0>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80006dda:	2f f7       	sub	r7,-1
80006ddc:	5c 57       	castu.b	r7
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80006dde:	6a 08       	ld.w	r8,r5[0x0]
80006de0:	70 09       	ld.w	r9,r8[0x0]
80006de2:	13 c9       	ld.ub	r9,r9[0x4]
80006de4:	ee 09 18 00 	cp.b	r9,r7
80006de8:	fe 9b ff ec 	brhi	80006dc0 <udc_process_setup+0x4a0>
80006dec:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80006df0:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80006df4:	00 00       	add	r0,r0
80006df6:	0b d4       	ld.ub	r4,r5[0x5]
80006df8:	00 00       	add	r0,r0
80006dfa:	0b 60       	ld.uh	r0,--r5
80006dfc:	80 00       	ld.sh	r0,r0[0x0]
80006dfe:	37 20       	mov	r0,114
80006e00:	00 00       	add	r0,r0
80006e02:	00 20       	rsub	r0,r0
80006e04:	00 00       	add	r0,r0
80006e06:	03 50       	ld.sh	r0,--r1
80006e08:	00 00       	add	r0,r0
80006e0a:	03 90       	ld.ub	r0,r1[0x1]
80006e0c:	00 00       	add	r0,r0
80006e0e:	03 60       	ld.uh	r0,--r1
80006e10:	00 00       	add	r0,r0
80006e12:	03 70       	ld.ub	r0,--r1
80006e14:	00 00       	add	r0,r0
80006e16:	0b 64       	ld.uh	r4,--r5
80006e18:	00 00       	add	r0,r0
80006e1a:	0b 58       	ld.sh	r8,--r5
80006e1c:	80 00       	ld.sh	r0,r0[0x0]
80006e1e:	67 14       	ld.w	r4,r3[0x44]
80006e20:	00 00       	add	r0,r0
80006e22:	0b 5c       	ld.sh	r12,--r5
80006e24:	80 00       	ld.sh	r0,r0[0x0]
80006e26:	37 2c       	mov	r12,114
80006e28:	00 00       	add	r0,r0
80006e2a:	0b 56       	ld.sh	r6,--r5
80006e2c:	80 00       	ld.sh	r0,r0[0x0]
80006e2e:	67 e8       	ld.w	r8,r3[0x78]
80006e30:	80 00       	ld.sh	r0,r0[0x0]
80006e32:	37 06       	mov	r6,112
80006e34:	80 00       	ld.sh	r0,r0[0x0]
80006e36:	68 c4       	ld.w	r4,r4[0x30]
80006e38:	80 00       	ld.sh	r0,r0[0x0]
80006e3a:	68 00       	ld.w	r0,r4[0x0]
80006e3c:	80 00       	ld.sh	r0,r0[0x0]
80006e3e:	68 60       	ld.w	r0,r4[0x18]
80006e40:	80 00       	ld.sh	r0,r0[0x0]
80006e42:	37 e8       	mov	r8,126
80006e44:	80 00       	ld.sh	r0,r0[0x0]
80006e46:	39 3c       	mov	r12,-109
80006e48:	80 00       	ld.sh	r0,r0[0x0]
80006e4a:	37 40       	mov	r0,116

80006e4c <udc_stop>:
}

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
80006e4c:	d4 01       	pushm	lr
	udd_disable();
80006e4e:	f0 1f 00 03 	mcall	80006e58 <udc_stop+0xc>
	udc_reset();
80006e52:	f0 1f 00 03 	mcall	80006e5c <udc_stop+0x10>
}
80006e56:	d8 02       	popm	pc
80006e58:	80 00       	ld.sh	r0,r0[0x0]
80006e5a:	3d 04       	mov	r4,-48
80006e5c:	80 00       	ld.sh	r0,r0[0x0]
80006e5e:	68 c4       	ld.w	r4,r4[0x30]

80006e60 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
80006e60:	d4 01       	pushm	lr
	udd_enable();
80006e62:	f0 1f 00 02 	mcall	80006e68 <udc_start+0x8>
}
80006e66:	d8 02       	popm	pc
80006e68:	80 00       	ld.sh	r0,r0[0x0]
80006e6a:	40 80       	lddsp	r0,sp[0x20]

80006e6c <uhc_enable_timeout_callback>:
 * \param callback Callback to call at the end of timeout
 */
static void uhc_enable_timeout_callback(uint8_t timeout,
		uhc_sof_timeout_callback_t callback)
{
	uhc_sof_timeout_callback = callback;
80006e6c:	48 38       	lddpc	r8,80006e78 <uhc_enable_timeout_callback+0xc>
80006e6e:	91 0b       	st.w	r8[0x0],r11
	uhc_sof_timeout = timeout;
80006e70:	48 38       	lddpc	r8,80006e7c <uhc_enable_timeout_callback+0x10>
80006e72:	b0 8c       	st.b	r8[0x0],r12
}
80006e74:	5e fc       	retal	r12
80006e76:	00 00       	add	r0,r0
80006e78:	00 00       	add	r0,r0
80006e7a:	0b 8c       	ld.ub	r12,r5[0x0]
80006e7c:	00 00       	add	r0,r0
80006e7e:	0c 68       	and	r8,r6

80006e80 <uhc_enumeration_step2>:
/**
 * \brief Device enumeration step 2
 * Lets USB line in IDLE state during 20ms.
 */
static void uhc_enumeration_step2(void)
{
80006e80:	d4 01       	pushm	lr
	uhc_enable_timeout_callback(20, uhc_enumeration_step3);
80006e82:	48 3b       	lddpc	r11,80006e8c <uhc_enumeration_step2+0xc>
80006e84:	31 4c       	mov	r12,20
80006e86:	f0 1f 00 03 	mcall	80006e90 <uhc_enumeration_step2+0x10>
}
80006e8a:	d8 02       	popm	pc
80006e8c:	80 00       	ld.sh	r0,r0[0x0]
80006e8e:	70 b4       	ld.w	r4,r8[0x2c]
80006e90:	80 00       	ld.sh	r0,r0[0x0]
80006e92:	6e 6c       	ld.w	r12,r7[0x18]

80006e94 <uhc_enumeration_step8>:
/**
 * \brief Device enumeration step 8
 * Lets USB line in IDLE state during 100ms.
 */
static void uhc_enumeration_step8(void)
{
80006e94:	d4 01       	pushm	lr
	// Wait 100ms
	uhc_enable_timeout_callback(100, uhc_enumeration_step9);
80006e96:	48 3b       	lddpc	r11,80006ea0 <uhc_enumeration_step8+0xc>
80006e98:	36 4c       	mov	r12,100
80006e9a:	f0 1f 00 03 	mcall	80006ea4 <uhc_enumeration_step8+0x10>
}
80006e9e:	d8 02       	popm	pc
80006ea0:	80 00       	ld.sh	r0,r0[0x0]
80006ea2:	72 44       	ld.w	r4,r9[0x10]
80006ea4:	80 00       	ld.sh	r0,r0[0x0]
80006ea6:	6e 6c       	ld.w	r12,r7[0x18]

80006ea8 <uhc_notify_sof>:
	// Device connection on root
	uhc_connection_tree(b_plug, &g_uhc_device_root);
}

void uhc_notify_sof(bool b_micro)
{
80006ea8:	eb cd 40 80 	pushm	r7,lr
80006eac:	18 97       	mov	r7,r12
	// Call all UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		if (uhc_uhis[i].sof_notify != NULL) {
80006eae:	48 f8       	lddpc	r8,80006ee8 <uhc_notify_sof+0x40>
80006eb0:	70 38       	ld.w	r8,r8[0xc]
80006eb2:	58 08       	cp.w	r8,0
80006eb4:	c0 20       	breq	80006eb8 <uhc_notify_sof+0x10>
			uhc_uhis[i].sof_notify(b_micro);
80006eb6:	5d 18       	icall	r8

void uhc_notify_sof(bool b_micro)
{
	// Call all UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		if (uhc_uhis[i].sof_notify != NULL) {
80006eb8:	48 c8       	lddpc	r8,80006ee8 <uhc_notify_sof+0x40>
80006eba:	70 78       	ld.w	r8,r8[0x1c]
80006ebc:	58 08       	cp.w	r8,0
80006ebe:	c0 30       	breq	80006ec4 <uhc_notify_sof+0x1c>
			uhc_uhis[i].sof_notify(b_micro);
80006ec0:	0e 9c       	mov	r12,r7
80006ec2:	5d 18       	icall	r8
		}
	}

	if (!b_micro) {
80006ec4:	58 07       	cp.w	r7,0
80006ec6:	c0 e1       	brne	80006ee2 <uhc_notify_sof+0x3a>
		// Manage SOF timeout
		if (uhc_sof_timeout) {
80006ec8:	48 98       	lddpc	r8,80006eec <uhc_notify_sof+0x44>
80006eca:	11 88       	ld.ub	r8,r8[0x0]
80006ecc:	58 08       	cp.w	r8,0
80006ece:	c0 a0       	breq	80006ee2 <uhc_notify_sof+0x3a>
			if (--uhc_sof_timeout == 0) {
80006ed0:	20 18       	sub	r8,1
80006ed2:	5c 58       	castu.b	r8
80006ed4:	48 69       	lddpc	r9,80006eec <uhc_notify_sof+0x44>
80006ed6:	b2 88       	st.b	r9[0x0],r8
80006ed8:	58 08       	cp.w	r8,0
80006eda:	c0 41       	brne	80006ee2 <uhc_notify_sof+0x3a>
				uhc_sof_timeout_callback();
80006edc:	48 58       	lddpc	r8,80006ef0 <uhc_notify_sof+0x48>
80006ede:	70 08       	ld.w	r8,r8[0x0]
80006ee0:	5d 18       	icall	r8
80006ee2:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ee6:	00 00       	add	r0,r0
80006ee8:	80 00       	ld.sh	r0,r0[0x0]
80006eea:	d9 9c       	*unknown*
80006eec:	00 00       	add	r0,r0
80006eee:	0c 68       	and	r8,r6
80006ef0:	00 00       	add	r0,r0
80006ef2:	0b 8c       	ld.ub	r12,r5[0x0]

80006ef4 <uhc_remotewakeup>:
 * of all devices connected
 *
 * \param b_enable   true to enable remote wakeup feature, else disable.
 */
static void uhc_remotewakeup(bool b_enable)
{
80006ef4:	d4 01       	pushm	lr
80006ef6:	20 2d       	sub	sp,8
	usb_setup_req_t req;
	uhc_device_t *dev;

	dev = &g_uhc_device_root;
	while(1) {
		if (dev->conf_desc->bmAttributes & USB_CONFIG_ATTR_REMOTE_WAKEUP) {
80006ef8:	49 28       	lddpc	r8,80006f40 <uhc_remotewakeup+0x4c>
80006efa:	70 68       	ld.w	r8,r8[0x18]
80006efc:	11 f8       	ld.ub	r8,r8[0x7]
80006efe:	e2 18 00 20 	andl	r8,0x20,COH
80006f02:	c1 d0       	breq	80006f3c <uhc_remotewakeup+0x48>
			if (b_enable) {
				req.bRequest = USB_REQ_SET_FEATURE;
80006f04:	58 0c       	cp.w	r12,0
80006f06:	f9 b8 01 03 	movne	r8,3
80006f0a:	fb f8 1e 01 	st.bne	sp[0x1],r8
			} else {
				req.bRequest = USB_REQ_CLEAR_FEATURE;
80006f0e:	f9 b8 00 01 	moveq	r8,1
80006f12:	fb f8 0e 01 	st.beq	sp[0x1],r8
			}
			req.bmRequestType = USB_REQ_RECIP_DEVICE
80006f16:	30 08       	mov	r8,0
80006f18:	ba 88       	st.b	sp[0x0],r8
					|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_OUT;
			req.wValue = USB_DEV_FEATURE_REMOTE_WAKEUP;
80006f1a:	30 18       	mov	r8,1
80006f1c:	ba 18       	st.h	sp[0x2],r8
			req.wIndex = 0;
80006f1e:	30 08       	mov	r8,0
80006f20:	ba 28       	st.h	sp[0x4],r8
			req.wLength = 0;
80006f22:	ba 38       	st.h	sp[0x6],r8
			uhd_setup_request(dev->address,&req,NULL,0,NULL,NULL);
80006f24:	30 0a       	mov	r10,0
80006f26:	1a da       	st.w	--sp,r10
80006f28:	14 98       	mov	r8,r10
80006f2a:	14 99       	mov	r9,r10
80006f2c:	fa cb ff fc 	sub	r11,sp,-4
80006f30:	48 4c       	lddpc	r12,80006f40 <uhc_remotewakeup+0x4c>
80006f32:	f9 3c 00 12 	ld.ub	r12,r12[18]
80006f36:	f0 1f 00 04 	mcall	80006f44 <uhc_remotewakeup+0x50>
80006f3a:	2f fd       	sub	sp,-4
		dev = dev->next;
#else
		break;
#endif
	}
}
80006f3c:	2f ed       	sub	sp,-8
80006f3e:	d8 02       	popm	pc
80006f40:	00 00       	add	r0,r0
80006f42:	0b 6c       	ld.uh	r12,--r5
80006f44:	80 00       	ld.sh	r0,r0[0x0]
80006f46:	50 24       	stdsp	sp[0x8],r4

80006f48 <uhc_is_suspend>:
	// Suspend all USB devices
	uhd_suspend();
}

bool uhc_is_suspend(void)
{
80006f48:	d4 01       	pushm	lr
	if (g_uhc_device_root.address == UHC_USB_ADD_NOT_VALID) {
80006f4a:	48 68       	lddpc	r8,80006f60 <uhc_is_suspend+0x18>
80006f4c:	f1 39 00 12 	ld.ub	r9,r8[18]
80006f50:	3f f8       	mov	r8,-1
80006f52:	f0 09 18 00 	cp.b	r9,r8
80006f56:	c0 21       	brne	80006f5a <uhc_is_suspend+0x12>
80006f58:	da 0a       	popm	pc,r12=1
		return true;
	}
	return uhd_is_suspend();
80006f5a:	f0 1f 00 03 	mcall	80006f64 <uhc_is_suspend+0x1c>
}
80006f5e:	d8 02       	popm	pc
80006f60:	00 00       	add	r0,r0
80006f62:	0b 6c       	ld.uh	r12,--r5
80006f64:	80 00       	ld.sh	r0,r0[0x0]
80006f66:	48 60       	lddpc	r0,80006f7c <uhc_resume+0x14>

80006f68 <uhc_resume>:

void uhc_resume(void)
{
80006f68:	d4 01       	pushm	lr
	if (!uhc_is_suspend()) {
80006f6a:	f0 1f 00 04 	mcall	80006f78 <uhc_resume+0x10>
80006f6e:	c0 30       	breq	80006f74 <uhc_resume+0xc>
		return;
	}
	// Resume all USB devices
	uhd_resume();
80006f70:	f0 1f 00 03 	mcall	80006f7c <uhc_resume+0x14>
80006f74:	d8 02       	popm	pc
80006f76:	00 00       	add	r0,r0
80006f78:	80 00       	ld.sh	r0,r0[0x0]
80006f7a:	6f 48       	ld.w	r8,r7[0x50]
80006f7c:	80 00       	ld.sh	r0,r0[0x0]
80006f7e:	4e 74       	lddpc	r4,80007118 <uhc_enumeration_error+0x18>

80006f80 <uhc_suspend>:
	// Stop UHD
	uhd_disable(b_id_stop);
}

void uhc_suspend(bool b_remotewakeup)
{
80006f80:	d4 01       	pushm	lr
	if (uhc_enum_try) {
80006f82:	48 88       	lddpc	r8,80006fa0 <uhc_suspend+0x20>
80006f84:	11 89       	ld.ub	r9,r8[0x0]
80006f86:	30 08       	mov	r8,0
80006f88:	f0 09 18 00 	cp.b	r9,r8
80006f8c:	c0 81       	brne	80006f9c <uhc_suspend+0x1c>
		// enumeration on-going, the USB suspend can't be done
		return;
	}

	if (b_remotewakeup) {
80006f8e:	58 0c       	cp.w	r12,0
80006f90:	c0 40       	breq	80006f98 <uhc_suspend+0x18>
		uhc_remotewakeup(true);
80006f92:	30 1c       	mov	r12,1
80006f94:	f0 1f 00 04 	mcall	80006fa4 <uhc_suspend+0x24>
	}
	// Suspend all USB devices
	uhd_suspend();
80006f98:	f0 1f 00 04 	mcall	80006fa8 <uhc_suspend+0x28>
80006f9c:	d8 02       	popm	pc
80006f9e:	00 00       	add	r0,r0
80006fa0:	00 00       	add	r0,r0
80006fa2:	0b 88       	ld.ub	r8,r5[0x0]
80006fa4:	80 00       	ld.sh	r0,r0[0x0]
80006fa6:	6e f4       	ld.w	r4,r7[0x3c]
80006fa8:	80 00       	ld.sh	r0,r0[0x0]
80006faa:	48 08       	lddpc	r8,80006fa8 <uhc_suspend+0x28>

80006fac <uhc_enumeration_suspend>:
/**
 * \brief Enters a specific device in USB suspend mode
 * Suspend the USB line or a port on USB hub.
 */
static void uhc_enumeration_suspend(void)
{
80006fac:	d4 01       	pushm	lr
		uhi_hub_suspend(uhc_dev_enum);
	} else
#endif
	{
		// Suspend USB line
		uhd_suspend();
80006fae:	f0 1f 00 02 	mcall	80006fb4 <uhc_enumeration_suspend+0x8>
	}
}
80006fb2:	d8 02       	popm	pc
80006fb4:	80 00       	ld.sh	r0,r0[0x0]
80006fb6:	48 08       	lddpc	r8,80006fb4 <uhc_enumeration_suspend+0x8>

80006fb8 <uhc_stop>:
	uhc_sof_timeout = 0; // No callback registered on a SOF timeout
	uhd_enable();
}

void uhc_stop(bool b_id_stop)
{
80006fb8:	d4 01       	pushm	lr
	// Stop UHD
	uhd_disable(b_id_stop);
80006fba:	f0 1f 00 02 	mcall	80006fc0 <uhc_stop+0x8>
}
80006fbe:	d8 02       	popm	pc
80006fc0:	80 00       	ld.sh	r0,r0[0x0]
80006fc2:	53 d4       	stdsp	sp[0xf4],r4

80006fc4 <uhc_start>:
 * \name Functions to control the USB host stack
 *
 * @{
 */
void uhc_start(void)
{
80006fc4:	d4 01       	pushm	lr
	g_uhc_device_root.address = UHC_USB_ADD_NOT_VALID;
80006fc6:	3f f9       	mov	r9,-1
80006fc8:	48 58       	lddpc	r8,80006fdc <uhc_start+0x18>
80006fca:	f1 69 00 12 	st.b	r8[18],r9
	uhc_sof_timeout = 0; // No callback registered on a SOF timeout
80006fce:	30 09       	mov	r9,0
80006fd0:	48 48       	lddpc	r8,80006fe0 <uhc_start+0x1c>
80006fd2:	b0 89       	st.b	r8[0x0],r9
	uhd_enable();
80006fd4:	f0 1f 00 04 	mcall	80006fe4 <uhc_start+0x20>
}
80006fd8:	d8 02       	popm	pc
80006fda:	00 00       	add	r0,r0
80006fdc:	00 00       	add	r0,r0
80006fde:	0b 6c       	ld.uh	r12,--r5
80006fe0:	00 00       	add	r0,r0
80006fe2:	0c 68       	and	r8,r6
80006fe4:	80 00       	ld.sh	r0,r0[0x0]
80006fe6:	55 08       	stdsp	sp[0x140],r8

80006fe8 <uhc_notify_resume>:
		}
	}
}

void uhc_notify_resume(void)
{
80006fe8:	d4 01       	pushm	lr
	uhc_remotewakeup(false);
80006fea:	30 0c       	mov	r12,0
80006fec:	f0 1f 00 03 	mcall	80006ff8 <uhc_notify_resume+0x10>
	UHC_WAKEUP_EVENT();
80006ff0:	f0 1f 00 03 	mcall	80006ffc <uhc_notify_resume+0x14>
}
80006ff4:	d8 02       	popm	pc
80006ff6:	00 00       	add	r0,r0
80006ff8:	80 00       	ld.sh	r0,r0[0x0]
80006ffa:	6e f4       	ld.w	r4,r7[0x3c]
80006ffc:	80 00       	ld.sh	r0,r0[0x0]
80006ffe:	2f 4c       	sub	r12,-12

80007000 <uhc_enumeration_reset>:
 * \brief Sends the USB Reset signal on the USB line of a device
 *
 * \param callback Callback to call at the end of Reset signal
 */
static void uhc_enumeration_reset(uhd_callback_reset_t callback)
{
80007000:	d4 01       	pushm	lr
		// Device connected on USB hub
		uhi_hub_send_reset(uhc_dev_enum, callback);
	} else
#endif
	{
		uhd_send_reset(callback);
80007002:	f0 1f 00 02 	mcall	80007008 <uhc_enumeration_reset+0x8>
	}
}
80007006:	d8 02       	popm	pc
80007008:	80 00       	ld.sh	r0,r0[0x0]
8000700a:	47 f4       	lddsp	r4,sp[0x1fc]

8000700c <uhc_enumeration_step1>:
/**
 * \brief Device enumeration step 1
 * Reset USB line.
 */
static void uhc_enumeration_step1(void)
{
8000700c:	d4 01       	pushm	lr
	uhc_enumeration_reset(uhc_enumeration_step2);
8000700e:	48 3c       	lddpc	r12,80007018 <uhc_enumeration_step1+0xc>
80007010:	f0 1f 00 03 	mcall	8000701c <uhc_enumeration_step1+0x10>
}
80007014:	d8 02       	popm	pc
80007016:	00 00       	add	r0,r0
80007018:	80 00       	ld.sh	r0,r0[0x0]
8000701a:	6e 80       	ld.w	r0,r7[0x20]
8000701c:	80 00       	ld.sh	r0,r0[0x0]
8000701e:	70 00       	ld.w	r0,r8[0x0]

80007020 <uhc_notify_connection>:
/**
 * \name Callbacks used by USB Host Driver (UHD) to notify events
 * @{
 */
void uhc_notify_connection(bool b_plug)
{
80007020:	eb cd 40 c0 	pushm	r6-r7,lr
	if (b_plug) {
80007024:	58 0c       	cp.w	r12,0
80007026:	c0 a1       	brne	8000703a <uhc_notify_connection+0x1a>

#ifdef USB_HOST_HUB_SUPPORT
		uhc_power_running = 0;
#endif
	} else {
		if (g_uhc_device_root.address == UHC_USB_ADD_NOT_VALID) {
80007028:	49 b8       	lddpc	r8,80007094 <uhc_notify_connection+0x74>
8000702a:	f1 3c 00 12 	ld.ub	r12,r8[18]
8000702e:	3f f8       	mov	r8,-1
80007030:	f0 0c 18 00 	cp.b	r12,r8
80007034:	c1 21       	brne	80007058 <uhc_notify_connection+0x38>
80007036:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
 * \param dev      Information about device connected or disconnected
 */
static void uhc_connection_tree(bool b_plug, uhc_device_t* dev)
{
	if (b_plug) {
		uhc_enum_try = 1;
8000703a:	30 19       	mov	r9,1
8000703c:	49 78       	lddpc	r8,80007098 <uhc_notify_connection+0x78>
8000703e:	b0 89       	st.b	r8[0x0],r9
#ifdef USB_HOST_HUB_SUPPORT
		uhc_dev_enum = dev;
#endif
		uhc_dev_enum->conf_desc = NULL;
80007040:	49 5c       	lddpc	r12,80007094 <uhc_notify_connection+0x74>
80007042:	30 08       	mov	r8,0
80007044:	99 68       	st.w	r12[0x18],r8
		uhc_dev_enum->address = 0;
80007046:	f9 68 00 12 	st.b	r12[18],r8
		UHC_CONNECTION_EVENT(uhc_dev_enum, true);
8000704a:	30 1b       	mov	r11,1
8000704c:	f0 1f 00 14 	mcall	8000709c <uhc_notify_connection+0x7c>
		uhc_enumeration_step1();
80007050:	f0 1f 00 14 	mcall	800070a0 <uhc_notify_connection+0x80>
80007054:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
	} else {
		if (uhc_dev_enum == dev) {
			// Eventually stop enumeration timeout on-going on this device
			uhc_sof_timeout = 0;
80007058:	30 09       	mov	r9,0
8000705a:	49 38       	lddpc	r8,800070a4 <uhc_notify_connection+0x84>
8000705c:	b0 89       	st.b	r8[0x0],r9
		}
		// Abort all transfers (endpoint control and other) and free pipe(s)
		uhd_ep_free(dev->address, 0xFF);
8000705e:	e0 6b 00 ff 	mov	r11,255
80007062:	f0 1f 00 12 	mcall	800070a8 <uhc_notify_connection+0x88>

		// Disable all USB interfaces (this includes HUB interface)
		for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
			uhc_uhis[i].uninstall(dev);
80007066:	49 26       	lddpc	r6,800070ac <uhc_notify_connection+0x8c>
80007068:	48 b7       	lddpc	r7,80007094 <uhc_notify_connection+0x74>
8000706a:	6c 28       	ld.w	r8,r6[0x8]
8000706c:	0e 9c       	mov	r12,r7
8000706e:	5d 18       	icall	r8
80007070:	6c 68       	ld.w	r8,r6[0x18]
80007072:	0e 9c       	mov	r12,r7
80007074:	5d 18       	icall	r8
		}

		UHC_CONNECTION_EVENT(dev, false);
80007076:	30 0b       	mov	r11,0
80007078:	0e 9c       	mov	r12,r7
8000707a:	f0 1f 00 09 	mcall	8000709c <uhc_notify_connection+0x7c>
		dev->address = UHC_USB_ADD_NOT_VALID;
8000707e:	3f f8       	mov	r8,-1
80007080:	ef 68 00 12 	st.b	r7[18],r8
		// Free USB configuration descriptor buffer
		if (dev->conf_desc != NULL) {
80007084:	6e 6c       	ld.w	r12,r7[0x18]
80007086:	58 0c       	cp.w	r12,0
80007088:	c0 30       	breq	8000708e <uhc_notify_connection+0x6e>
			free(dev->conf_desc);
8000708a:	f0 1f 00 0a 	mcall	800070b0 <uhc_notify_connection+0x90>
8000708e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007092:	00 00       	add	r0,r0
80007094:	00 00       	add	r0,r0
80007096:	0b 6c       	ld.uh	r12,--r5
80007098:	00 00       	add	r0,r0
8000709a:	0b 88       	ld.ub	r8,r5[0x0]
8000709c:	80 00       	ld.sh	r0,r0[0x0]
8000709e:	2d 34       	sub	r4,-45
800070a0:	80 00       	ld.sh	r0,r0[0x0]
800070a2:	70 0c       	ld.w	r12,r8[0x0]
800070a4:	00 00       	add	r0,r0
800070a6:	0c 68       	and	r8,r6
800070a8:	80 00       	ld.sh	r0,r0[0x0]
800070aa:	50 a8       	stdsp	sp[0x28],r8
800070ac:	80 00       	ld.sh	r0,r0[0x0]
800070ae:	d9 9c       	*unknown*
800070b0:	80 00       	ld.sh	r0,r0[0x0]
800070b2:	7c 0c       	ld.w	r12,lr[0x0]

800070b4 <uhc_enumeration_step3>:
/**
 * \brief Device enumeration step 3
 * Reset USB line.
 */
static void uhc_enumeration_step3(void)
{
800070b4:	d4 01       	pushm	lr
	uhc_enumeration_reset(uhc_enumeration_step4);
800070b6:	48 3c       	lddpc	r12,800070c0 <uhc_enumeration_step3+0xc>
800070b8:	f0 1f 00 03 	mcall	800070c4 <uhc_enumeration_step3+0x10>
}
800070bc:	d8 02       	popm	pc
800070be:	00 00       	add	r0,r0
800070c0:	80 00       	ld.sh	r0,r0[0x0]
800070c2:	70 dc       	ld.w	r12,r8[0x34]
800070c4:	80 00       	ld.sh	r0,r0[0x0]
800070c6:	70 00       	ld.w	r0,r8[0x0]

800070c8 <uhc_enumeration_step7>:
/**
 * \brief Device enumeration step 7
 * Reset USB line.
 */
static void uhc_enumeration_step7(void)
{
800070c8:	d4 01       	pushm	lr
	uhc_enumeration_reset(uhc_enumeration_step8);
800070ca:	48 3c       	lddpc	r12,800070d4 <uhc_enumeration_step7+0xc>
800070cc:	f0 1f 00 03 	mcall	800070d8 <uhc_enumeration_step7+0x10>
}
800070d0:	d8 02       	popm	pc
800070d2:	00 00       	add	r0,r0
800070d4:	80 00       	ld.sh	r0,r0[0x0]
800070d6:	6e 94       	ld.w	r4,r7[0x24]
800070d8:	80 00       	ld.sh	r0,r0[0x0]
800070da:	70 00       	ld.w	r0,r8[0x0]

800070dc <uhc_enumeration_step4>:
/**
 * \brief Device enumeration step 4
 * Lets USB line in IDLE state during 100ms.
 */
static void uhc_enumeration_step4(void)
{
800070dc:	d4 01       	pushm	lr
	uhc_dev_enum->speed = uhd_get_speed();
800070de:	f0 1f 00 05 	mcall	800070f0 <uhc_enumeration_step4+0x14>
800070e2:	48 58       	lddpc	r8,800070f4 <uhc_enumeration_step4+0x18>
800070e4:	91 5c       	st.w	r8[0x14],r12
	uhc_enable_timeout_callback(100, uhc_enumeration_step5);
800070e6:	48 5b       	lddpc	r11,800070f8 <uhc_enumeration_step4+0x1c>
800070e8:	36 4c       	mov	r12,100
800070ea:	f0 1f 00 05 	mcall	800070fc <uhc_enumeration_step4+0x20>
}
800070ee:	d8 02       	popm	pc
800070f0:	80 00       	ld.sh	r0,r0[0x0]
800070f2:	47 b8       	lddsp	r8,sp[0x1ec]
800070f4:	00 00       	add	r0,r0
800070f6:	0b 6c       	ld.uh	r12,--r5
800070f8:	80 00       	ld.sh	r0,r0[0x0]
800070fa:	71 88       	ld.w	r8,r8[0x60]
800070fc:	80 00       	ld.sh	r0,r0[0x0]
800070fe:	6e 6c       	ld.w	r12,r7[0x18]

80007100 <uhc_enumeration_error>:
 * \brief Manage error during device enumeration
 *
 * \param status        Enumeration error occurred
 */
static void uhc_enumeration_error(uhc_enum_status_t status)
{
80007100:	eb cd 40 c0 	pushm	r6-r7,lr
80007104:	18 97       	mov	r7,r12
	if (status == UHC_ENUM_DISCONNECT) {
80007106:	58 7c       	cp.w	r12,7
80007108:	c0 61       	brne	80007114 <uhc_enumeration_error+0x14>
		uhc_enum_try = 0;
8000710a:	30 09       	mov	r9,0
8000710c:	49 88       	lddpc	r8,8000716c <uhc_enumeration_error+0x6c>
8000710e:	b0 89       	st.b	r8[0x0],r9
		return; // Abort enumeration process
80007110:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
	}
	uhd_ep_free(uhc_dev_enum->address, 0xFF);
80007114:	49 76       	lddpc	r6,80007170 <uhc_enumeration_error+0x70>
80007116:	e0 6b 00 ff 	mov	r11,255
8000711a:	ed 3c 00 12 	ld.ub	r12,r6[18]
8000711e:	f0 1f 00 16 	mcall	80007174 <uhc_enumeration_error+0x74>

	// Free USB configuration descriptor buffer
	if (uhc_dev_enum->conf_desc != NULL) {
80007122:	6c 6c       	ld.w	r12,r6[0x18]
80007124:	58 0c       	cp.w	r12,0
80007126:	c0 50       	breq	80007130 <uhc_enumeration_error+0x30>
		free(uhc_dev_enum->conf_desc);
80007128:	f0 1f 00 14 	mcall	80007178 <uhc_enumeration_error+0x78>
		uhc_dev_enum->conf_desc = NULL;
8000712c:	30 09       	mov	r9,0
8000712e:	8d 69       	st.w	r6[0x18],r9
	}
	uhc_dev_enum->address = 0;
80007130:	30 09       	mov	r9,0
80007132:	49 08       	lddpc	r8,80007170 <uhc_enumeration_error+0x70>
80007134:	f1 69 00 12 	st.b	r8[18],r9
	if (uhc_enum_try++ < UHC_ENUM_NB_TRY) {
80007138:	48 d9       	lddpc	r9,8000716c <uhc_enumeration_error+0x6c>
8000713a:	13 88       	ld.ub	r8,r9[0x0]
8000713c:	f0 ca ff ff 	sub	r10,r8,-1
80007140:	b2 8a       	st.b	r9[0x0],r10
80007142:	30 39       	mov	r9,3
80007144:	f2 08 18 00 	cp.b	r8,r9
80007148:	e0 8b 00 06 	brhi	80007154 <uhc_enumeration_error+0x54>
		// Restart enumeration at beginning
		uhc_enumeration_step1();
8000714c:	f0 1f 00 0c 	mcall	8000717c <uhc_enumeration_error+0x7c>
		return;
80007150:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
	}
	// Abort enumeration, set line in suspend mode
	uhc_enumeration_suspend();
80007154:	f0 1f 00 0b 	mcall	80007180 <uhc_enumeration_error+0x80>
	UHC_ENUM_EVENT(uhc_dev_enum, status);
80007158:	0e 9b       	mov	r11,r7
8000715a:	48 6c       	lddpc	r12,80007170 <uhc_enumeration_error+0x70>
8000715c:	f0 1f 00 0a 	mcall	80007184 <uhc_enumeration_error+0x84>
	uhc_enum_try = 0;
80007160:	30 09       	mov	r9,0
80007162:	48 38       	lddpc	r8,8000716c <uhc_enumeration_error+0x6c>
80007164:	b0 89       	st.b	r8[0x0],r9
80007166:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000716a:	00 00       	add	r0,r0
8000716c:	00 00       	add	r0,r0
8000716e:	0b 88       	ld.ub	r8,r5[0x0]
80007170:	00 00       	add	r0,r0
80007172:	0b 6c       	ld.uh	r12,--r5
80007174:	80 00       	ld.sh	r0,r0[0x0]
80007176:	50 a8       	stdsp	sp[0x28],r8
80007178:	80 00       	ld.sh	r0,r0[0x0]
8000717a:	7c 0c       	ld.w	r12,lr[0x0]
8000717c:	80 00       	ld.sh	r0,r0[0x0]
8000717e:	70 0c       	ld.w	r12,r8[0x0]
80007180:	80 00       	ld.sh	r0,r0[0x0]
80007182:	6f ac       	ld.w	r12,r7[0x68]
80007184:	80 00       	ld.sh	r0,r0[0x0]
80007186:	2c 94       	sub	r4,-55

80007188 <uhc_enumeration_step5>:
 * Requests the USB device descriptor.
 * This setup request can be aborted
 * because the control endpoint size is unknown.
 */
static void uhc_enumeration_step5(void)
{
80007188:	d4 01       	pushm	lr
8000718a:	20 2d       	sub	sp,8
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
8000718c:	38 08       	mov	r8,-128
8000718e:	ba 88       	st.b	sp[0x0],r8
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
80007190:	30 68       	mov	r8,6
80007192:	ba 98       	st.b	sp[0x1],r8
	req.wValue = (USB_DT_DEVICE << 8);
80007194:	e0 68 01 00 	mov	r8,256
80007198:	ba 18       	st.h	sp[0x2],r8
	req.wIndex = 0;
8000719a:	30 08       	mov	r8,0
8000719c:	ba 28       	st.h	sp[0x4],r8
	req.wLength = offsetof(uhc_device_t, dev_desc.bMaxPacketSize0)
8000719e:	30 88       	mov	r8,8
800071a0:	ba 38       	st.h	sp[0x6],r8
			+ sizeof(uhc_dev_enum->dev_desc.bMaxPacketSize0);

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
800071a2:	30 0b       	mov	r11,0
800071a4:	16 9c       	mov	r12,r11
800071a6:	f0 1f 00 0f 	mcall	800071e0 <uhc_enumeration_step5+0x58>
	if (!uhd_ep0_alloc(0, 64)) {
800071aa:	34 0b       	mov	r11,64
800071ac:	30 0c       	mov	r12,0
800071ae:	f0 1f 00 0e 	mcall	800071e4 <uhc_enumeration_step5+0x5c>
800071b2:	c0 51       	brne	800071bc <uhc_enumeration_step5+0x34>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
800071b4:	30 4c       	mov	r12,4
800071b6:	f0 1f 00 0d 	mcall	800071e8 <uhc_enumeration_step5+0x60>
		return;
800071ba:	c1 18       	rjmp	800071dc <uhc_enumeration_step5+0x54>
	}
	if (!uhd_setup_request(0,
800071bc:	48 c8       	lddpc	r8,800071ec <uhc_enumeration_step5+0x64>
800071be:	1a d8       	st.w	--sp,r8
800071c0:	30 08       	mov	r8,0
800071c2:	31 29       	mov	r9,18
800071c4:	48 ba       	lddpc	r10,800071f0 <uhc_enumeration_step5+0x68>
800071c6:	fa cb ff fc 	sub	r11,sp,-4
800071ca:	10 9c       	mov	r12,r8
800071cc:	f0 1f 00 0a 	mcall	800071f4 <uhc_enumeration_step5+0x6c>
800071d0:	2f fd       	sub	sp,-4
800071d2:	58 0c       	cp.w	r12,0
800071d4:	c0 41       	brne	800071dc <uhc_enumeration_step5+0x54>
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step6)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800071d6:	30 6c       	mov	r12,6
800071d8:	f0 1f 00 04 	mcall	800071e8 <uhc_enumeration_step5+0x60>
		return;
	}
}
800071dc:	2f ed       	sub	sp,-8
800071de:	d8 02       	popm	pc
800071e0:	80 00       	ld.sh	r0,r0[0x0]
800071e2:	50 a8       	stdsp	sp[0x28],r8
800071e4:	80 00       	ld.sh	r0,r0[0x0]
800071e6:	52 ea       	stdsp	sp[0xb8],r10
800071e8:	80 00       	ld.sh	r0,r0[0x0]
800071ea:	71 00       	ld.w	r0,r8[0x40]
800071ec:	80 00       	ld.sh	r0,r0[0x0]
800071ee:	71 f8       	ld.w	r8,r8[0x7c]
800071f0:	00 00       	add	r0,r0
800071f2:	0b 6c       	ld.uh	r12,--r5
800071f4:	80 00       	ld.sh	r0,r0[0x0]
800071f6:	50 24       	stdsp	sp[0x8],r4

800071f8 <uhc_enumeration_step6>:
 */
static void uhc_enumeration_step6(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
800071f8:	d4 01       	pushm	lr
	UNUSED(add);
	if ((status != UHD_TRANS_NOERROR) || (payload_trans < 8)
800071fa:	58 0b       	cp.w	r11,0
800071fc:	5f 19       	srne	r9
800071fe:	30 78       	mov	r8,7
80007200:	f0 0a 19 00 	cp.h	r10,r8
80007204:	5f 88       	srls	r8
80007206:	f3 e8 10 08 	or	r8,r9,r8
8000720a:	c0 71       	brne	80007218 <uhc_enumeration_step6+0x20>
8000720c:	48 a8       	lddpc	r8,80007234 <uhc_enumeration_step6+0x3c>
8000720e:	11 99       	ld.ub	r9,r8[0x1]
80007210:	30 18       	mov	r8,1
80007212:	f0 09 18 00 	cp.b	r9,r8
80007216:	c0 90       	breq	80007228 <uhc_enumeration_step6+0x30>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
80007218:	58 1b       	cp.w	r11,1
8000721a:	f9 bc 00 07 	moveq	r12,7
8000721e:	f9 bc 01 03 	movne	r12,3
80007222:	f0 1f 00 06 	mcall	80007238 <uhc_enumeration_step6+0x40>
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
80007226:	d8 02       	popm	pc
	}
	// Wait 20ms
	uhc_enable_timeout_callback(20, uhc_enumeration_step7);
80007228:	48 5b       	lddpc	r11,8000723c <uhc_enumeration_step6+0x44>
8000722a:	31 4c       	mov	r12,20
8000722c:	f0 1f 00 05 	mcall	80007240 <uhc_enumeration_step6+0x48>
80007230:	d8 02       	popm	pc
80007232:	00 00       	add	r0,r0
80007234:	00 00       	add	r0,r0
80007236:	0b 6c       	ld.uh	r12,--r5
80007238:	80 00       	ld.sh	r0,r0[0x0]
8000723a:	71 00       	ld.w	r0,r8[0x40]
8000723c:	80 00       	ld.sh	r0,r0[0x0]
8000723e:	70 c8       	ld.w	r8,r8[0x30]
80007240:	80 00       	ld.sh	r0,r0[0x0]
80007242:	6e 6c       	ld.w	r12,r7[0x18]

80007244 <uhc_enumeration_step9>:
/**
 * \brief Device enumeration step 9
 * Send a Set address setup request.
 */
static void uhc_enumeration_step9(void)
{
80007244:	eb cd 40 80 	pushm	r7,lr
80007248:	20 2d       	sub	sp,8
	usb_setup_req_t req;

	req.bmRequestType = USB_REQ_RECIP_DEVICE
8000724a:	30 08       	mov	r8,0
8000724c:	ba 88       	st.b	sp[0x0],r8
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_ADDRESS;
8000724e:	30 58       	mov	r8,5
80007250:	ba 98       	st.b	sp[0x1],r8
		break;
	}
	req.wValue = usb_addr_free;
	uhc_dev_enum->address = usb_addr_free;
#else
	req.wValue = UHC_DEVICE_ENUM_ADD;
80007252:	30 18       	mov	r8,1
80007254:	ba 18       	st.h	sp[0x2],r8
	uhc_dev_enum->address = UHC_DEVICE_ENUM_ADD;
80007256:	49 47       	lddpc	r7,800072a4 <uhc_enumeration_step9+0x60>
80007258:	ef 68 00 12 	st.b	r7[18],r8
#endif
	req.wIndex = 0;
8000725c:	30 08       	mov	r8,0
8000725e:	ba 28       	st.h	sp[0x4],r8
	req.wLength = 0;
80007260:	ba 38       	st.h	sp[0x6],r8

	// After a USB reset, the reallocation is required
	uhd_ep_free(0, 0);
80007262:	30 0b       	mov	r11,0
80007264:	16 9c       	mov	r12,r11
80007266:	f0 1f 00 11 	mcall	800072a8 <uhc_enumeration_step9+0x64>
	if (!uhd_ep0_alloc(0, uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
8000726a:	0f fb       	ld.ub	r11,r7[0x7]
8000726c:	30 0c       	mov	r12,0
8000726e:	f0 1f 00 10 	mcall	800072ac <uhc_enumeration_step9+0x68>
80007272:	c0 51       	brne	8000727c <uhc_enumeration_step9+0x38>
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
80007274:	30 4c       	mov	r12,4
80007276:	f0 1f 00 0f 	mcall	800072b0 <uhc_enumeration_step9+0x6c>
		return;
8000727a:	c1 18       	rjmp	8000729c <uhc_enumeration_step9+0x58>
	}

	if (!uhd_setup_request(0,
8000727c:	48 e8       	lddpc	r8,800072b4 <uhc_enumeration_step9+0x70>
8000727e:	1a d8       	st.w	--sp,r8
80007280:	30 08       	mov	r8,0
80007282:	31 29       	mov	r9,18
80007284:	48 8a       	lddpc	r10,800072a4 <uhc_enumeration_step9+0x60>
80007286:	fa cb ff fc 	sub	r11,sp,-4
8000728a:	10 9c       	mov	r12,r8
8000728c:	f0 1f 00 0b 	mcall	800072b8 <uhc_enumeration_step9+0x74>
80007290:	2f fd       	sub	sp,-4
80007292:	58 0c       	cp.w	r12,0
80007294:	c0 41       	brne	8000729c <uhc_enumeration_step9+0x58>
			&req,
			(uint8_t*)&uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL,
			uhc_enumeration_step10)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
80007296:	30 6c       	mov	r12,6
80007298:	f0 1f 00 06 	mcall	800072b0 <uhc_enumeration_step9+0x6c>
		return;
	}
}
8000729c:	2f ed       	sub	sp,-8
8000729e:	e3 cd 80 80 	ldm	sp++,r7,pc
800072a2:	00 00       	add	r0,r0
800072a4:	00 00       	add	r0,r0
800072a6:	0b 6c       	ld.uh	r12,--r5
800072a8:	80 00       	ld.sh	r0,r0[0x0]
800072aa:	50 a8       	stdsp	sp[0x28],r8
800072ac:	80 00       	ld.sh	r0,r0[0x0]
800072ae:	52 ea       	stdsp	sp[0xb8],r10
800072b0:	80 00       	ld.sh	r0,r0[0x0]
800072b2:	71 00       	ld.w	r0,r8[0x40]
800072b4:	80 00       	ld.sh	r0,r0[0x0]
800072b6:	72 bc       	ld.w	r12,r9[0x2c]
800072b8:	80 00       	ld.sh	r0,r0[0x0]
800072ba:	50 24       	stdsp	sp[0x8],r4

800072bc <uhc_enumeration_step10>:
 */
static void uhc_enumeration_step10(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
800072bc:	d4 01       	pushm	lr
	UNUSED(add);
	UNUSED(payload_trans);
	if (status != UHD_TRANS_NOERROR) {
800072be:	58 0b       	cp.w	r11,0
800072c0:	c0 90       	breq	800072d2 <uhc_enumeration_step10+0x16>
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT) ?
800072c2:	58 1b       	cp.w	r11,1
800072c4:	f9 bc 00 07 	moveq	r12,7
800072c8:	f9 bc 01 03 	movne	r12,3
800072cc:	f0 1f 00 04 	mcall	800072dc <uhc_enumeration_step10+0x20>
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
800072d0:	d8 02       	popm	pc
	}
	// Wait 20ms
	uhc_enable_timeout_callback(20, uhc_enumeration_step11);
800072d2:	48 4b       	lddpc	r11,800072e0 <uhc_enumeration_step10+0x24>
800072d4:	31 4c       	mov	r12,20
800072d6:	f0 1f 00 04 	mcall	800072e4 <uhc_enumeration_step10+0x28>
800072da:	d8 02       	popm	pc
800072dc:	80 00       	ld.sh	r0,r0[0x0]
800072de:	71 00       	ld.w	r0,r8[0x40]
800072e0:	80 00       	ld.sh	r0,r0[0x0]
800072e2:	72 e8       	ld.w	r8,r9[0x38]
800072e4:	80 00       	ld.sh	r0,r0[0x0]
800072e6:	6e 6c       	ld.w	r12,r7[0x18]

800072e8 <uhc_enumeration_step11>:
 * \brief Device enumeration step 11
 * Updates USB host pipe with the new USB address.
 * Requests a complete USB device descriptor.
 */
static void uhc_enumeration_step11(void)
{
800072e8:	d4 01       	pushm	lr
800072ea:	20 2d       	sub	sp,8
	usb_setup_req_t req;

	// Free address 0 used to start enumeration
	uhd_ep_free(0, 0);
800072ec:	30 0b       	mov	r11,0
800072ee:	16 9c       	mov	r12,r11
800072f0:	f0 1f 00 15 	mcall	80007344 <uhc_enumeration_step11+0x5c>

	// Alloc control endpoint with the new USB address
	if (!uhd_ep0_alloc(UHC_DEVICE_ENUM_ADD,
800072f4:	49 58       	lddpc	r8,80007348 <uhc_enumeration_step11+0x60>
800072f6:	11 fb       	ld.ub	r11,r8[0x7]
800072f8:	30 1c       	mov	r12,1
800072fa:	f0 1f 00 15 	mcall	8000734c <uhc_enumeration_step11+0x64>
800072fe:	c0 51       	brne	80007308 <uhc_enumeration_step11+0x20>
			uhc_dev_enum->dev_desc.bMaxPacketSize0)) {
		uhc_enumeration_error(UHC_ENUM_HARDWARE_LIMIT);
80007300:	30 4c       	mov	r12,4
80007302:	f0 1f 00 14 	mcall	80007350 <uhc_enumeration_step11+0x68>
		return;
80007306:	c1 c8       	rjmp	8000733e <uhc_enumeration_step11+0x56>
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
80007308:	38 08       	mov	r8,-128
8000730a:	ba 88       	st.b	sp[0x0],r8
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
8000730c:	30 68       	mov	r8,6
8000730e:	ba 98       	st.b	sp[0x1],r8
	req.wValue = (USB_DT_DEVICE << 8);
80007310:	e0 68 01 00 	mov	r8,256
80007314:	ba 18       	st.h	sp[0x2],r8
	req.wIndex = 0;
80007316:	30 08       	mov	r8,0
80007318:	ba 28       	st.h	sp[0x4],r8
	req.wLength = sizeof(usb_dev_desc_t);
8000731a:	31 28       	mov	r8,18
8000731c:	ba 38       	st.h	sp[0x6],r8
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
8000731e:	48 e8       	lddpc	r8,80007354 <uhc_enumeration_step11+0x6c>
80007320:	1a d8       	st.w	--sp,r8
80007322:	30 08       	mov	r8,0
80007324:	31 29       	mov	r9,18
80007326:	48 9a       	lddpc	r10,80007348 <uhc_enumeration_step11+0x60>
80007328:	fa cb ff fc 	sub	r11,sp,-4
8000732c:	30 1c       	mov	r12,1
8000732e:	f0 1f 00 0b 	mcall	80007358 <uhc_enumeration_step11+0x70>
80007332:	2f fd       	sub	sp,-4
80007334:	58 0c       	cp.w	r12,0
80007336:	c0 41       	brne	8000733e <uhc_enumeration_step11+0x56>
			&req,
			(uint8_t *) & uhc_dev_enum->dev_desc,
			sizeof(usb_dev_desc_t),
			NULL, uhc_enumeration_step12)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
80007338:	30 6c       	mov	r12,6
8000733a:	f0 1f 00 06 	mcall	80007350 <uhc_enumeration_step11+0x68>
		return;
	}
}
8000733e:	2f ed       	sub	sp,-8
80007340:	d8 02       	popm	pc
80007342:	00 00       	add	r0,r0
80007344:	80 00       	ld.sh	r0,r0[0x0]
80007346:	50 a8       	stdsp	sp[0x28],r8
80007348:	00 00       	add	r0,r0
8000734a:	0b 6c       	ld.uh	r12,--r5
8000734c:	80 00       	ld.sh	r0,r0[0x0]
8000734e:	52 ea       	stdsp	sp[0xb8],r10
80007350:	80 00       	ld.sh	r0,r0[0x0]
80007352:	71 00       	ld.w	r0,r8[0x40]
80007354:	80 00       	ld.sh	r0,r0[0x0]
80007356:	73 5c       	ld.w	r12,r9[0x54]
80007358:	80 00       	ld.sh	r0,r0[0x0]
8000735a:	50 24       	stdsp	sp[0x8],r4

8000735c <uhc_enumeration_step12>:
 */
static void uhc_enumeration_step12(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
8000735c:	d4 01       	pushm	lr
8000735e:	20 2d       	sub	sp,8
	usb_setup_req_t req;
	uint8_t conf_num;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_dev_desc_t))
80007360:	58 0b       	cp.w	r11,0
80007362:	5f 19       	srne	r9
80007364:	31 28       	mov	r8,18
80007366:	f0 0a 19 00 	cp.h	r10,r8
8000736a:	5f 18       	srne	r8
8000736c:	f3 e8 10 08 	or	r8,r9,r8
80007370:	c0 71       	brne	8000737e <uhc_enumeration_step12+0x22>
80007372:	49 c8       	lddpc	r8,800073e0 <uhc_enumeration_step12+0x84>
80007374:	11 99       	ld.ub	r9,r8[0x1]
80007376:	30 18       	mov	r8,1
80007378:	f0 09 18 00 	cp.b	r9,r8
8000737c:	c0 90       	breq	8000738e <uhc_enumeration_step12+0x32>
			|| (uhc_dev_enum->dev_desc.bDescriptorType != USB_DT_DEVICE)) {
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
8000737e:	58 1b       	cp.w	r11,1
80007380:	f9 bc 00 07 	moveq	r12,7
80007384:	f9 bc 01 03 	movne	r12,3
80007388:	f0 1f 00 17 	mcall	800073e4 <uhc_enumeration_step12+0x88>
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
8000738c:	c2 78       	rjmp	800073da <uhc_enumeration_step12+0x7e>
		conf_num = UHC_DEVICE_CONF(uhc_dev_enum);
	} else {
		conf_num = 1;
	}

	uhc_dev_enum->conf_desc = malloc(sizeof(usb_conf_desc_t));
8000738e:	30 9c       	mov	r12,9
80007390:	f0 1f 00 16 	mcall	800073e8 <uhc_enumeration_step12+0x8c>
80007394:	49 38       	lddpc	r8,800073e0 <uhc_enumeration_step12+0x84>
80007396:	91 6c       	st.w	r8[0x18],r12
	if (uhc_dev_enum->conf_desc == NULL) {
80007398:	58 0c       	cp.w	r12,0
8000739a:	c0 51       	brne	800073a4 <uhc_enumeration_step12+0x48>
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
8000739c:	30 6c       	mov	r12,6
8000739e:	f0 1f 00 12 	mcall	800073e4 <uhc_enumeration_step12+0x88>
		return;
800073a2:	c1 c8       	rjmp	800073da <uhc_enumeration_step12+0x7e>
	}
	// Send USB device descriptor request
	req.bmRequestType = USB_REQ_RECIP_DEVICE|USB_REQ_TYPE_STANDARD|USB_REQ_DIR_IN;
800073a4:	38 08       	mov	r8,-128
800073a6:	ba 88       	st.b	sp[0x0],r8
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
800073a8:	30 68       	mov	r8,6
800073aa:	ba 98       	st.b	sp[0x1],r8
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
800073ac:	e0 68 02 00 	mov	r8,512
800073b0:	ba 18       	st.h	sp[0x2],r8
	req.wIndex = 0;
800073b2:	30 08       	mov	r8,0
800073b4:	ba 28       	st.h	sp[0x4],r8
	req.wLength = sizeof(usb_conf_desc_t);
800073b6:	30 98       	mov	r8,9
800073b8:	ba 38       	st.h	sp[0x6],r8
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
800073ba:	48 d8       	lddpc	r8,800073ec <uhc_enumeration_step12+0x90>
800073bc:	1a d8       	st.w	--sp,r8
800073be:	30 08       	mov	r8,0
800073c0:	30 99       	mov	r9,9
800073c2:	18 9a       	mov	r10,r12
800073c4:	fa cb ff fc 	sub	r11,sp,-4
800073c8:	30 1c       	mov	r12,1
800073ca:	f0 1f 00 0a 	mcall	800073f0 <uhc_enumeration_step12+0x94>
800073ce:	2f fd       	sub	sp,-4
800073d0:	58 0c       	cp.w	r12,0
800073d2:	c0 41       	brne	800073da <uhc_enumeration_step12+0x7e>
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			sizeof(usb_conf_desc_t),
			NULL, uhc_enumeration_step13)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800073d4:	30 6c       	mov	r12,6
800073d6:	f0 1f 00 04 	mcall	800073e4 <uhc_enumeration_step12+0x88>
		return;
	}
}
800073da:	2f ed       	sub	sp,-8
800073dc:	d8 02       	popm	pc
800073de:	00 00       	add	r0,r0
800073e0:	00 00       	add	r0,r0
800073e2:	0b 6c       	ld.uh	r12,--r5
800073e4:	80 00       	ld.sh	r0,r0[0x0]
800073e6:	71 00       	ld.w	r0,r8[0x40]
800073e8:	80 00       	ld.sh	r0,r0[0x0]
800073ea:	7c 1c       	ld.w	r12,lr[0x4]
800073ec:	80 00       	ld.sh	r0,r0[0x0]
800073ee:	73 f4       	ld.w	r4,r9[0x7c]
800073f0:	80 00       	ld.sh	r0,r0[0x0]
800073f2:	50 24       	stdsp	sp[0x8],r4

800073f4 <uhc_enumeration_step13>:
 */
static void uhc_enumeration_step13(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
800073f4:	eb cd 40 e0 	pushm	r5-r7,lr
800073f8:	20 2d       	sub	sp,8
	uint16_t conf_size;
	uint16_t bus_power = 0;
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
800073fa:	58 0b       	cp.w	r11,0
800073fc:	5f 19       	srne	r9
800073fe:	30 98       	mov	r8,9
80007400:	f0 0a 19 00 	cp.h	r10,r8
80007404:	5f 18       	srne	r8
80007406:	f3 e8 10 08 	or	r8,r9,r8
8000740a:	c0 81       	brne	8000741a <uhc_enumeration_step13+0x26>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
8000740c:	4a b8       	lddpc	r8,800074b8 <uhc_enumeration_step13+0xc4>
8000740e:	70 68       	ld.w	r8,r8[0x18]
	uint16_t conf_size;
	uint16_t bus_power = 0;
	usb_setup_req_t req;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR) || (payload_trans != sizeof(usb_conf_desc_t))
80007410:	11 9a       	ld.ub	r10,r8[0x1]
80007412:	30 29       	mov	r9,2
80007414:	f2 0a 18 00 	cp.b	r10,r9
80007418:	c0 90       	breq	8000742a <uhc_enumeration_step13+0x36>
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)) {
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
8000741a:	58 1b       	cp.w	r11,1
8000741c:	f9 bc 00 07 	moveq	r12,7
80007420:	f9 bc 01 03 	movne	r12,3
80007424:	f0 1f 00 26 	mcall	800074bc <uhc_enumeration_step13+0xc8>
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
80007428:	c4 58       	rjmp	800074b2 <uhc_enumeration_step13+0xbe>
		}
		// Go to USB HUB parent
		dev = dev->hub;
	}
#else
	if (!(uhc_dev_enum->conf_desc->bmAttributes
8000742a:	11 f9       	ld.ub	r9,r8[0x7]
8000742c:	e2 19 00 40 	andl	r9,0x40,COH
80007430:	c1 11       	brne	80007452 <uhc_enumeration_step13+0x5e>
			&USB_CONFIG_ATTR_SELF_POWERED)) {
		bus_power = uhc_dev_enum->conf_desc->bMaxPower * 2;
80007432:	f1 3a 00 08 	ld.ub	r10,r8[8]
80007436:	a1 7a       	lsl	r10,0x1
80007438:	e0 69 01 f4 	mov	r9,500
8000743c:	f2 0a 19 00 	cp.h	r10,r9
80007440:	e0 88 00 09 	brls	80007452 <uhc_enumeration_step13+0x5e>
	}
#endif
	if ((bus_power + uhc_power_running) > USB_HOST_POWER_MAX) {
		// USB interfaces consumption too high
		UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_OVERCURRENT);
80007444:	30 2b       	mov	r11,2
80007446:	49 dc       	lddpc	r12,800074b8 <uhc_enumeration_step13+0xc4>
80007448:	f0 1f 00 1e 	mcall	800074c0 <uhc_enumeration_step13+0xcc>

		// Abort enumeration, set line in suspend mode
		uhc_enumeration_suspend();
8000744c:	f0 1f 00 1e 	mcall	800074c4 <uhc_enumeration_step13+0xd0>
		return;
80007450:	c3 18       	rjmp	800074b2 <uhc_enumeration_step13+0xbe>
	uhc_dev_enum->power = bus_power;
	uhc_power_running += bus_power;
#endif

	// Save information about USB configuration descriptor size
	conf_size = le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength);
80007452:	11 a7       	ld.ub	r7,r8[0x2]
80007454:	11 b8       	ld.ub	r8,r8[0x3]
80007456:	f1 e7 10 87 	or	r7,r8,r7<<0x8
8000745a:	5c c7       	swap.bh	r7
8000745c:	5c 87       	casts.h	r7
	conf_num = uhc_dev_enum->conf_desc->bConfigurationValue;
8000745e:	49 76       	lddpc	r6,800074b8 <uhc_enumeration_step13+0xc4>
80007460:	6c 6c       	ld.w	r12,r6[0x18]
80007462:	19 d5       	ld.ub	r5,r12[0x5]
	Assert(conf_num);
	// Re alloc USB configuration descriptor
	free(uhc_dev_enum->conf_desc);
80007464:	f0 1f 00 19 	mcall	800074c8 <uhc_enumeration_step13+0xd4>
	uhc_dev_enum->conf_desc = malloc(conf_size);
80007468:	0e 9c       	mov	r12,r7
8000746a:	5c 7c       	castu.h	r12
8000746c:	f0 1f 00 18 	mcall	800074cc <uhc_enumeration_step13+0xd8>
80007470:	8d 6c       	st.w	r6[0x18],r12
	if (uhc_dev_enum->conf_desc == NULL) {
80007472:	c0 51       	brne	8000747c <uhc_enumeration_step13+0x88>
		Assert(false);
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
80007474:	30 6c       	mov	r12,6
80007476:	f0 1f 00 12 	mcall	800074bc <uhc_enumeration_step13+0xc8>
		return;
8000747a:	c1 c8       	rjmp	800074b2 <uhc_enumeration_step13+0xbe>
	}
	// Send USB device descriptor request
	req.bmRequestType =
8000747c:	38 08       	mov	r8,-128
8000747e:	ba 88       	st.b	sp[0x0],r8
			USB_REQ_RECIP_DEVICE | USB_REQ_TYPE_STANDARD |
			USB_REQ_DIR_IN;
	req.bRequest = USB_REQ_GET_DESCRIPTOR;
80007480:	30 68       	mov	r8,6
80007482:	ba 98       	st.b	sp[0x1],r8
	req.wValue = (USB_DT_CONFIGURATION << 8) | (conf_num - 1);
80007484:	20 15       	sub	r5,1
80007486:	a9 b5       	sbr	r5,0x9
80007488:	ba 15       	st.h	sp[0x2],r5
	req.wIndex = 0;
8000748a:	30 08       	mov	r8,0
8000748c:	ba 28       	st.h	sp[0x4],r8
	req.wLength = conf_size;
8000748e:	ba 37       	st.h	sp[0x6],r7
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
80007490:	49 08       	lddpc	r8,800074d0 <uhc_enumeration_step13+0xdc>
80007492:	1a d8       	st.w	--sp,r8
80007494:	30 08       	mov	r8,0
80007496:	0e 99       	mov	r9,r7
80007498:	5c 79       	castu.h	r9
8000749a:	18 9a       	mov	r10,r12
8000749c:	fa cb ff fc 	sub	r11,sp,-4
800074a0:	30 1c       	mov	r12,1
800074a2:	f0 1f 00 0d 	mcall	800074d4 <uhc_enumeration_step13+0xe0>
800074a6:	2f fd       	sub	sp,-4
800074a8:	58 0c       	cp.w	r12,0
800074aa:	c0 41       	brne	800074b2 <uhc_enumeration_step13+0xbe>
			&req,
			(uint8_t *) uhc_dev_enum->conf_desc,
			conf_size,
			NULL, uhc_enumeration_step14)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800074ac:	30 6c       	mov	r12,6
800074ae:	f0 1f 00 04 	mcall	800074bc <uhc_enumeration_step13+0xc8>
		return;
	}
}
800074b2:	2f ed       	sub	sp,-8
800074b4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800074b8:	00 00       	add	r0,r0
800074ba:	0b 6c       	ld.uh	r12,--r5
800074bc:	80 00       	ld.sh	r0,r0[0x0]
800074be:	71 00       	ld.w	r0,r8[0x40]
800074c0:	80 00       	ld.sh	r0,r0[0x0]
800074c2:	2c 94       	sub	r4,-55
800074c4:	80 00       	ld.sh	r0,r0[0x0]
800074c6:	6f ac       	ld.w	r12,r7[0x68]
800074c8:	80 00       	ld.sh	r0,r0[0x0]
800074ca:	7c 0c       	ld.w	r12,lr[0x0]
800074cc:	80 00       	ld.sh	r0,r0[0x0]
800074ce:	7c 1c       	ld.w	r12,lr[0x4]
800074d0:	80 00       	ld.sh	r0,r0[0x0]
800074d2:	74 d8       	ld.w	r8,r10[0x34]
800074d4:	80 00       	ld.sh	r0,r0[0x0]
800074d6:	50 24       	stdsp	sp[0x8],r4

800074d8 <uhc_enumeration_step14>:
 */
static void uhc_enumeration_step14(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
800074d8:	eb cd 40 80 	pushm	r7,lr
800074dc:	20 2d       	sub	sp,8
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
800074de:	58 0b       	cp.w	r11,0
800074e0:	5f 19       	srne	r9
800074e2:	30 88       	mov	r8,8
800074e4:	f0 0a 19 00 	cp.h	r10,r8
800074e8:	5f 88       	srls	r8
800074ea:	f3 e8 10 08 	or	r8,r9,r8
800074ee:	c1 01       	brne	8000750e <uhc_enumeration_step14+0x36>
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
800074f0:	4b 08       	lddpc	r8,800075b0 <uhc_enumeration_step14+0xd8>
800074f2:	70 68       	ld.w	r8,r8[0x18]
{
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
800074f4:	11 9c       	ld.ub	r12,r8[0x1]
800074f6:	30 29       	mov	r9,2
800074f8:	f2 0c 18 00 	cp.b	r12,r9
800074fc:	c0 91       	brne	8000750e <uhc_enumeration_step14+0x36>
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
800074fe:	11 a9       	ld.ub	r9,r8[0x2]
80007500:	11 b8       	ld.ub	r8,r8[0x3]
80007502:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80007506:	5c c8       	swap.bh	r8
{
	usb_setup_req_t req;
	bool b_conf_supported = false;
	UNUSED(add);

	if ((status != UHD_TRANS_NOERROR)
80007508:	f4 08 19 00 	cp.h	r8,r10
8000750c:	c0 90       	breq	8000751e <uhc_enumeration_step14+0x46>
			|| (payload_trans < sizeof(usb_conf_desc_t))
			|| (uhc_dev_enum->conf_desc->bDescriptorType != USB_DT_CONFIGURATION)
			|| (payload_trans != le16_to_cpu(uhc_dev_enum->conf_desc->wTotalLength))) {
		uhc_enumeration_error((status==UHD_TRANS_DISCONNECT)?
8000750e:	58 1b       	cp.w	r11,1
80007510:	f9 bc 00 07 	moveq	r12,7
80007514:	f9 bc 01 03 	movne	r12,3
80007518:	f0 1f 00 27 	mcall	800075b4 <uhc_enumeration_step14+0xdc>
				UHC_ENUM_DISCONNECT:UHC_ENUM_FAIL);
		return;
8000751c:	c4 68       	rjmp	800075a8 <uhc_enumeration_step14+0xd0>
	}
	// Check if unless one USB interface is supported by UHIs
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		switch (uhc_uhis[i].install(uhc_dev_enum)) {
8000751e:	4a 78       	lddpc	r8,800075b8 <uhc_enumeration_step14+0xe0>
80007520:	70 08       	ld.w	r8,r8[0x0]
80007522:	4a 4c       	lddpc	r12,800075b0 <uhc_enumeration_step14+0xd8>
80007524:	5d 18       	icall	r8
80007526:	c0 40       	breq	8000752e <uhc_enumeration_step14+0x56>
80007528:	58 1c       	cp.w	r12,1
8000752a:	c0 f1       	brne	80007548 <uhc_enumeration_step14+0x70>
8000752c:	c0 38       	rjmp	80007532 <uhc_enumeration_step14+0x5a>
8000752e:	30 17       	mov	r7,1
80007530:	c0 28       	rjmp	80007534 <uhc_enumeration_step14+0x5c>
80007532:	30 07       	mov	r7,0
80007534:	4a 18       	lddpc	r8,800075b8 <uhc_enumeration_step14+0xe0>
80007536:	70 48       	ld.w	r8,r8[0x10]
80007538:	49 ec       	lddpc	r12,800075b0 <uhc_enumeration_step14+0xd8>
8000753a:	5d 18       	icall	r8
8000753c:	c0 40       	breq	80007544 <uhc_enumeration_step14+0x6c>
8000753e:	58 1c       	cp.w	r12,1
80007540:	c0 41       	brne	80007548 <uhc_enumeration_step14+0x70>
80007542:	c0 f8       	rjmp	80007560 <uhc_enumeration_step14+0x88>
80007544:	30 17       	mov	r7,1
80007546:	c0 d8       	rjmp	80007560 <uhc_enumeration_step14+0x88>
			break;

		default:
			// USB host hardware limitation
			// Free all endpoints
			uhd_ep_free(UHC_DEVICE_ENUM_ADD,0xFF);
80007548:	e0 6b 00 ff 	mov	r11,255
8000754c:	30 1c       	mov	r12,1
8000754e:	f0 1f 00 1c 	mcall	800075bc <uhc_enumeration_step14+0xe4>
			UHC_ENUM_EVENT(uhc_dev_enum,UHC_ENUM_HARDWARE_LIMIT);
80007552:	30 4b       	mov	r11,4
80007554:	49 7c       	lddpc	r12,800075b0 <uhc_enumeration_step14+0xd8>
80007556:	f0 1f 00 1b 	mcall	800075c0 <uhc_enumeration_step14+0xe8>

			// Abort enumeration, set line in suspend mode
			uhc_enumeration_suspend();
8000755a:	f0 1f 00 1b 	mcall	800075c4 <uhc_enumeration_step14+0xec>
			return;
8000755e:	c2 58       	rjmp	800075a8 <uhc_enumeration_step14+0xd0>
		}
	}
	if (!b_conf_supported) {
80007560:	58 07       	cp.w	r7,0
80007562:	c0 81       	brne	80007572 <uhc_enumeration_step14+0x9a>
		// No USB interface supported
		UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_UNSUPPORTED);
80007564:	30 1b       	mov	r11,1
80007566:	49 3c       	lddpc	r12,800075b0 <uhc_enumeration_step14+0xd8>
80007568:	f0 1f 00 16 	mcall	800075c0 <uhc_enumeration_step14+0xe8>

		// Abort enumeration, set line in suspend mode
		uhc_enumeration_suspend();
8000756c:	f0 1f 00 16 	mcall	800075c4 <uhc_enumeration_step14+0xec>
		return;
80007570:	c1 c8       	rjmp	800075a8 <uhc_enumeration_step14+0xd0>
	}
	// Enable device configuration
	req.bmRequestType = USB_REQ_RECIP_DEVICE
80007572:	30 08       	mov	r8,0
80007574:	ba 88       	st.b	sp[0x0],r8
			| USB_REQ_TYPE_STANDARD | USB_REQ_DIR_OUT;
	req.bRequest = USB_REQ_SET_CONFIGURATION;
80007576:	30 98       	mov	r8,9
80007578:	ba 98       	st.b	sp[0x1],r8
	req.wValue = uhc_dev_enum->conf_desc->bConfigurationValue;
8000757a:	48 e8       	lddpc	r8,800075b0 <uhc_enumeration_step14+0xd8>
8000757c:	70 68       	ld.w	r8,r8[0x18]
8000757e:	11 d8       	ld.ub	r8,r8[0x5]
80007580:	ba 18       	st.h	sp[0x2],r8
	req.wIndex = 0;
80007582:	30 08       	mov	r8,0
80007584:	ba 28       	st.h	sp[0x4],r8
	req.wLength = 0;
80007586:	ba 38       	st.h	sp[0x6],r8
	if (!uhd_setup_request(UHC_DEVICE_ENUM_ADD,
80007588:	49 08       	lddpc	r8,800075c8 <uhc_enumeration_step14+0xf0>
8000758a:	1a d8       	st.w	--sp,r8
8000758c:	30 08       	mov	r8,0
8000758e:	10 99       	mov	r9,r8
80007590:	10 9a       	mov	r10,r8
80007592:	fa cb ff fc 	sub	r11,sp,-4
80007596:	30 1c       	mov	r12,1
80007598:	f0 1f 00 0d 	mcall	800075cc <uhc_enumeration_step14+0xf4>
8000759c:	2f fd       	sub	sp,-4
8000759e:	58 0c       	cp.w	r12,0
800075a0:	c0 41       	brne	800075a8 <uhc_enumeration_step14+0xd0>
			&req,
			NULL,
			0,
			NULL, uhc_enumeration_step15)) {
		uhc_enumeration_error(UHC_ENUM_MEMORY_LIMIT);
800075a2:	30 6c       	mov	r12,6
800075a4:	f0 1f 00 04 	mcall	800075b4 <uhc_enumeration_step14+0xdc>
		return;
	}
}
800075a8:	2f ed       	sub	sp,-8
800075aa:	e3 cd 80 80 	ldm	sp++,r7,pc
800075ae:	00 00       	add	r0,r0
800075b0:	00 00       	add	r0,r0
800075b2:	0b 6c       	ld.uh	r12,--r5
800075b4:	80 00       	ld.sh	r0,r0[0x0]
800075b6:	71 00       	ld.w	r0,r8[0x40]
800075b8:	80 00       	ld.sh	r0,r0[0x0]
800075ba:	d9 9c       	*unknown*
800075bc:	80 00       	ld.sh	r0,r0[0x0]
800075be:	50 a8       	stdsp	sp[0x28],r8
800075c0:	80 00       	ld.sh	r0,r0[0x0]
800075c2:	2c 94       	sub	r4,-55
800075c4:	80 00       	ld.sh	r0,r0[0x0]
800075c6:	6f ac       	ld.w	r12,r7[0x68]
800075c8:	80 00       	ld.sh	r0,r0[0x0]
800075ca:	75 d0       	ld.w	r0,r10[0x74]
800075cc:	80 00       	ld.sh	r0,r0[0x0]
800075ce:	50 24       	stdsp	sp[0x8],r4

800075d0 <uhc_enumeration_step15>:
 */
static void uhc_enumeration_step15(
		usb_add_t add,
		uhd_trans_status_t status,
		uint16_t payload_trans)
{
800075d0:	eb cd 40 e0 	pushm	r5-r7,lr
800075d4:	16 97       	mov	r7,r11
	UNUSED(add);
	if ((status!=UHD_TRANS_NOERROR) || (payload_trans!=0)) {
800075d6:	58 0b       	cp.w	r11,0
800075d8:	5f 1b       	srne	r11
800075da:	30 08       	mov	r8,0
800075dc:	f0 0a 19 00 	cp.h	r10,r8
800075e0:	5f 19       	srne	r9
800075e2:	f7 e9 10 09 	or	r9,r11,r9
800075e6:	f0 09 18 00 	cp.b	r9,r8
800075ea:	c1 20       	breq	8000760e <uhc_enumeration_step15+0x3e>
		for(uint8_t i = 0; i < UHC_NB_UHI; i++) {
			uhc_uhis[i].uninstall(uhc_dev_enum);
800075ec:	49 16       	lddpc	r6,80007630 <uhc_enumeration_step15+0x60>
800075ee:	49 25       	lddpc	r5,80007634 <uhc_enumeration_step15+0x64>
800075f0:	6c 28       	ld.w	r8,r6[0x8]
800075f2:	0a 9c       	mov	r12,r5
800075f4:	5d 18       	icall	r8
800075f6:	6c 68       	ld.w	r8,r6[0x18]
800075f8:	0a 9c       	mov	r12,r5
800075fa:	5d 18       	icall	r8
		}
		uhc_enumeration_error((status == UHD_TRANS_DISCONNECT)?
800075fc:	58 17       	cp.w	r7,1
800075fe:	f9 bc 00 07 	moveq	r12,7
80007602:	f9 bc 01 03 	movne	r12,3
80007606:	f0 1f 00 0d 	mcall	80007638 <uhc_enumeration_step15+0x68>
				UHC_ENUM_DISCONNECT : UHC_ENUM_FAIL);
		return;
8000760a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
	}

	// Enable all UHIs supported
	for (uint8_t i = 0; i < UHC_NB_UHI; i++) {
		uhc_uhis[i].enable(uhc_dev_enum);
8000760e:	48 96       	lddpc	r6,80007630 <uhc_enumeration_step15+0x60>
80007610:	48 97       	lddpc	r7,80007634 <uhc_enumeration_step15+0x64>
80007612:	6c 18       	ld.w	r8,r6[0x4]
80007614:	0e 9c       	mov	r12,r7
80007616:	5d 18       	icall	r8
80007618:	6c 58       	ld.w	r8,r6[0x14]
8000761a:	0e 9c       	mov	r12,r7
8000761c:	5d 18       	icall	r8
		return;
	}
	uhc_dev_enum->lpm_desc = NULL;
#endif

	uhc_enum_try = 0;
8000761e:	30 09       	mov	r9,0
80007620:	48 78       	lddpc	r8,8000763c <uhc_enumeration_step15+0x6c>
80007622:	b0 89       	st.b	r8[0x0],r9

	UHC_ENUM_EVENT(uhc_dev_enum, UHC_ENUM_SUCCESS);
80007624:	30 0b       	mov	r11,0
80007626:	0e 9c       	mov	r12,r7
80007628:	f0 1f 00 06 	mcall	80007640 <uhc_enumeration_step15+0x70>
8000762c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80007630:	80 00       	ld.sh	r0,r0[0x0]
80007632:	d9 9c       	*unknown*
80007634:	00 00       	add	r0,r0
80007636:	0b 6c       	ld.uh	r12,--r5
80007638:	80 00       	ld.sh	r0,r0[0x0]
8000763a:	71 00       	ld.w	r0,r8[0x40]
8000763c:	00 00       	add	r0,r0
8000763e:	0b 88       	ld.ub	r8,r5[0x0]
80007640:	80 00       	ld.sh	r0,r0[0x0]
80007642:	2c 94       	sub	r4,-55

80007644 <dacwait2>:
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80007644:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80007648:	f0 ca fd 00 	sub	r10,r8,-768
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000764c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80007650:	14 38       	cp.w	r8,r10
80007652:	e0 88 00 08 	brls	80007662 <dacwait2+0x1e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80007656:	12 38       	cp.w	r8,r9
80007658:	fe 98 ff fa 	brls	8000764c <dacwait2+0x8>
8000765c:	12 3a       	cp.w	r10,r9
8000765e:	5e 3c       	retlo	r12
80007660:	cf 6b       	rjmp	8000764c <dacwait2+0x8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80007662:	12 38       	cp.w	r8,r9
80007664:	5e bc       	rethi	r12
80007666:	12 3a       	cp.w	r10,r9
80007668:	cf 22       	brcc	8000764c <dacwait2+0x8>
8000766a:	5e fc       	retal	r12

8000766c <dacwait1>:
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000766c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80007670:	f0 ca fd 00 	sub	r10,r8,-768
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80007674:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80007678:	14 38       	cp.w	r8,r10
8000767a:	e0 88 00 08 	brls	8000768a <dacwait1+0x1e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000767e:	12 38       	cp.w	r8,r9
80007680:	fe 98 ff fa 	brls	80007674 <dacwait1+0x8>
80007684:	12 3a       	cp.w	r10,r9
80007686:	5e 3c       	retlo	r12
80007688:	cf 6b       	rjmp	80007674 <dacwait1+0x8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000768a:	12 38       	cp.w	r8,r9
8000768c:	5e bc       	rethi	r12
8000768e:	12 3a       	cp.w	r10,r9
80007690:	cf 22       	brcc	80007674 <dacwait1+0x8>
80007692:	5e fc       	retal	r12

80007694 <setSPI>:
{
	cpu_delay_us(12,64000000);//5
}

void setSPI(spi_options_t spiOptions)
{
80007694:	d4 01       	pushm	lr
	SPIbusy = 1;
80007696:	30 19       	mov	r9,1
80007698:	49 48       	lddpc	r8,800076e8 <setSPI+0x54>
8000769a:	b0 89       	st.b	r8[0x0],r9
	spi_disable(SPARE_SPI);
8000769c:	fe 7c 24 00 	mov	r12,-56320
800076a0:	f0 1f 00 13 	mcall	800076ec <setSPI+0x58>
	spi_initMaster(SPARE_SPI, &spiOptions);
800076a4:	fa cb ff fc 	sub	r11,sp,-4
800076a8:	fe 7c 24 00 	mov	r12,-56320
800076ac:	f0 1f 00 11 	mcall	800076f0 <setSPI+0x5c>
	spi_selectionMode(SPARE_SPI, 0, 0, 0);
800076b0:	30 09       	mov	r9,0
800076b2:	12 9a       	mov	r10,r9
800076b4:	12 9b       	mov	r11,r9
800076b6:	fe 7c 24 00 	mov	r12,-56320
800076ba:	f0 1f 00 0f 	mcall	800076f4 <setSPI+0x60>
	spi_selectChip(SPARE_SPI, 0);
800076be:	30 0b       	mov	r11,0
800076c0:	fe 7c 24 00 	mov	r12,-56320
800076c4:	f0 1f 00 0d 	mcall	800076f8 <setSPI+0x64>
	spi_setupChipReg(SPARE_SPI, &spiOptions, TARGET_PBACLK_FREQ_HZ);
800076c8:	e0 6a 48 00 	mov	r10,18432
800076cc:	ea 1a 01 e8 	orh	r10,0x1e8
800076d0:	fa cb ff fc 	sub	r11,sp,-4
800076d4:	fe 7c 24 00 	mov	r12,-56320
800076d8:	f0 1f 00 09 	mcall	800076fc <setSPI+0x68>
	spi_enable(SPARE_SPI);
800076dc:	fe 7c 24 00 	mov	r12,-56320
800076e0:	f0 1f 00 08 	mcall	80007700 <setSPI+0x6c>
}
800076e4:	d8 02       	popm	pc
800076e6:	00 00       	add	r0,r0
800076e8:	00 00       	add	r0,r0
800076ea:	0b 90       	ld.ub	r0,r5[0x1]
800076ec:	80 00       	ld.sh	r0,r0[0x0]
800076ee:	27 3a       	sub	r10,115
800076f0:	80 00       	ld.sh	r0,r0[0x0]
800076f2:	25 a6       	sub	r6,90
800076f4:	80 00       	ld.sh	r0,r0[0x0]
800076f6:	25 de       	sub	lr,93
800076f8:	80 00       	ld.sh	r0,r0[0x0]
800076fa:	26 0a       	sub	r10,96
800076fc:	80 00       	ld.sh	r0,r0[0x0]
800076fe:	26 7c       	sub	r12,103
80007700:	80 00       	ld.sh	r0,r0[0x0]
80007702:	27 34       	sub	r4,115

80007704 <initSPIbus>:
	gpio_set_gpio_pin(DAC1_CS);
	SPIbusy = 0;
}

void initSPIbus(void)
{
80007704:	d4 01       	pushm	lr
	SPIbusy = 1;
80007706:	30 19       	mov	r9,1
80007708:	49 c8       	lddpc	r8,80007778 <initSPIbus+0x74>
8000770a:	b0 89       	st.b	r8[0x0],r9
	//prepare the pins the control the DAC and set them to default positions
	gpio_set_gpio_pin(DAC1_CS);
8000770c:	34 6c       	mov	r12,70
8000770e:	f0 1f 00 1c 	mcall	8000777c <initSPIbus+0x78>
	gpio_set_gpio_pin(DAC2_CS);
80007712:	36 9c       	mov	r12,105
80007714:	f0 1f 00 1a 	mcall	8000777c <initSPIbus+0x78>
	gpio_set_gpio_pin(DAC3_CS);
80007718:	36 8c       	mov	r12,104
8000771a:	f0 1f 00 19 	mcall	8000777c <initSPIbus+0x78>
	//gpio_set_gpio_pin(DAC4_CS);
	gpio_clr_gpio_pin(REF1);
8000771e:	36 6c       	mov	r12,102
80007720:	f0 1f 00 18 	mcall	80007780 <initSPIbus+0x7c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80007724:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80007728:	f0 ca d1 20 	sub	r10,r8,-12000
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000772c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80007730:	14 38       	cp.w	r8,r10
80007732:	e0 88 00 08 	brls	80007742 <initSPIbus+0x3e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80007736:	12 38       	cp.w	r8,r9
80007738:	fe 98 ff fa 	brls	8000772c <initSPIbus+0x28>
8000773c:	12 3a       	cp.w	r10,r9
8000773e:	c0 73       	brcs	8000774c <initSPIbus+0x48>
80007740:	cf 6b       	rjmp	8000772c <initSPIbus+0x28>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80007742:	12 38       	cp.w	r8,r9
80007744:	e0 8b 00 04 	brhi	8000774c <initSPIbus+0x48>
80007748:	12 3a       	cp.w	r10,r9
8000774a:	cf 12       	brcc	8000772c <initSPIbus+0x28>

	//allow pins to settle
	delay_ms(1);

	// Initialize as master
	setSPI(spiOptions12DAC);
8000774c:	48 e8       	lddpc	r8,80007784 <initSPIbus+0x80>
8000774e:	20 4d       	sub	sp,16
80007750:	f0 ea 00 00 	ld.d	r10,r8[0]
80007754:	fa eb 00 00 	st.d	sp[0],r10
80007758:	f0 e8 00 08 	ld.d	r8,r8[8]
8000775c:	fa e9 00 08 	st.d	sp[8],r8
80007760:	f0 1f 00 0a 	mcall	80007788 <initSPIbus+0x84>
		{DIP204_SPI_SCK_PIN,  DIP204_SPI_SCK_FUNCTION },  // SPI Clock.
		{DIP204_SPI_MISO_PIN, DIP204_SPI_MISO_FUNCTION},  // MISO.
		{DIP204_SPI_MOSI_PIN, DIP204_SPI_MOSI_FUNCTION},  // MOSI.
		{DIP204_SPI_NPCS_PIN, DIP204_SPI_NPCS_FUNCTION}   // Chip Select NPCS.
	};
	gpio_enable_module(DIP204_SPI_GPIO_MAP,
80007764:	30 4b       	mov	r11,4
80007766:	48 ac       	lddpc	r12,8000778c <initSPIbus+0x88>
80007768:	f0 1f 00 0a 	mcall	80007790 <initSPIbus+0x8c>
		{SPARE_SPI_SCK_PIN,  SPARE_SPI_SCK_FUNCTION },  // SPI Clock.
		{SPARE_SPI_MISO_PIN, SPARE_SPI_MISO_FUNCTION},  // MISO.
		{SPARE_SPI_MOSI_PIN, SPARE_SPI_MOSI_FUNCTION},  // MOSI.
		{SPARE_SPI_NPCS_PIN, SPARE_SPI_NPCS_FUNCTION}   // Chip Select NPCS.
	};
	gpio_enable_module(SPARE_SPI_GPIO_MAP,
8000776c:	30 4b       	mov	r11,4
8000776e:	48 ac       	lddpc	r12,80007794 <initSPIbus+0x90>
80007770:	f0 1f 00 08 	mcall	80007790 <initSPIbus+0x8c>
80007774:	2f cd       	sub	sp,-16
	sizeof(SPARE_SPI_GPIO_MAP) / sizeof(SPARE_SPI_GPIO_MAP[0]));
}
80007776:	d8 02       	popm	pc
80007778:	00 00       	add	r0,r0
8000777a:	0b 90       	ld.ub	r0,r5[0x1]
8000777c:	80 00       	ld.sh	r0,r0[0x0]
8000777e:	35 2c       	mov	r12,82
80007780:	80 00       	ld.sh	r0,r0[0x0]
80007782:	35 48       	mov	r8,84
80007784:	00 00       	add	r0,r0
80007786:	03 94       	ld.ub	r4,r1[0x1]
80007788:	80 00       	ld.sh	r0,r0[0x0]
8000778a:	76 94       	ld.w	r4,r11[0x24]
8000778c:	80 00       	ld.sh	r0,r0[0x0]
8000778e:	d9 bc       	*unknown*
80007790:	80 00       	ld.sh	r0,r0[0x0]
80007792:	34 18       	mov	r8,65
80007794:	80 00       	ld.sh	r0,r0[0x0]
80007796:	d9 e8       	*unknown*

80007798 <DAC16Send>:
	}
	SPIbusy = 0;
}

void DAC16Send(unsigned char DAC16voice, unsigned short DAC16val)
{
80007798:	eb cd 40 c0 	pushm	r6-r7,lr
8000779c:	18 96       	mov	r6,r12
8000779e:	16 97       	mov	r7,r11
	unsigned char daccontrol = 0;

	SPIbusy = 1;
800077a0:	30 19       	mov	r9,1
800077a2:	4a f8       	lddpc	r8,8000785c <DAC16Send+0xc4>
800077a4:	b0 89       	st.b	r8[0x0],r9
	//set up SPI to be 16 bit for the DAC
	setSPI(spiOptions16DAC);
800077a6:	4a f8       	lddpc	r8,80007860 <DAC16Send+0xc8>
800077a8:	20 4d       	sub	sp,16
800077aa:	f0 ea 00 00 	ld.d	r10,r8[0]
800077ae:	fa eb 00 00 	st.d	sp[0],r10
800077b2:	f0 e8 00 08 	ld.d	r8,r8[8]
800077b6:	fa e9 00 08 	st.d	sp[8],r8
800077ba:	f0 1f 00 2b 	mcall	80007864 <DAC16Send+0xcc>

	daccontrol = (16 | (DAC16voice << 1));
	DAC1outhigh = ((daccontrol << 8) + (DAC16val >> 8));
800077be:	a9 76       	lsl	r6,0x9
800077c0:	ad a6       	sbr	r6,0xc
800077c2:	5c 77       	castu.h	r7
800077c4:	ee 08 16 08 	lsr	r8,r7,0x8
800077c8:	10 06       	add	r6,r8
800077ca:	4a 88       	lddpc	r8,80007868 <DAC16Send+0xd0>
800077cc:	b0 06       	st.h	r8[0x0],r6
	DAC1outlow = ((DAC16val & 255) << 8);
800077ce:	a9 67       	lsl	r7,0x8
800077d0:	4a 78       	lddpc	r8,8000786c <DAC16Send+0xd4>
800077d2:	b0 07       	st.h	r8[0x0],r7
	gpio_clr_gpio_pin(DAC1_CS);
800077d4:	34 6c       	mov	r12,70
800077d6:	f0 1f 00 27 	mcall	80007870 <DAC16Send+0xd8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800077da:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800077de:	f0 ca ff 80 	sub	r10,r8,-128
800077e2:	2f cd       	sub	sp,-16
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800077e4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800077e8:	14 38       	cp.w	r8,r10
800077ea:	e0 88 00 08 	brls	800077fa <DAC16Send+0x62>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800077ee:	12 38       	cp.w	r8,r9
800077f0:	fe 98 ff fa 	brls	800077e4 <DAC16Send+0x4c>
800077f4:	12 3a       	cp.w	r10,r9
800077f6:	c1 93       	brcs	80007828 <DAC16Send+0x90>
800077f8:	cf 6b       	rjmp	800077e4 <DAC16Send+0x4c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800077fa:	12 38       	cp.w	r8,r9
800077fc:	e0 8b 00 16 	brhi	80007828 <DAC16Send+0x90>
80007800:	12 3a       	cp.w	r10,r9
80007802:	c1 33       	brcs	80007828 <DAC16Send+0x90>
80007804:	cf 0b       	rjmp	800077e4 <DAC16Send+0x4c>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80007806:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000780a:	14 38       	cp.w	r8,r10
8000780c:	e0 88 00 08 	brls	8000781c <DAC16Send+0x84>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80007810:	12 38       	cp.w	r8,r9
80007812:	fe 98 ff fa 	brls	80007806 <DAC16Send+0x6e>
80007816:	12 3a       	cp.w	r10,r9
80007818:	c1 93       	brcs	8000784a <DAC16Send+0xb2>
8000781a:	cf 6b       	rjmp	80007806 <DAC16Send+0x6e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000781c:	12 38       	cp.w	r8,r9
8000781e:	e0 8b 00 16 	brhi	8000784a <DAC16Send+0xb2>
80007822:	12 3a       	cp.w	r10,r9
80007824:	c1 33       	brcs	8000784a <DAC16Send+0xb2>
80007826:	cf 0b       	rjmp	80007806 <DAC16Send+0x6e>
	cpu_delay_us(2,64000000);
	spi_write(SPARE_SPI,DAC1outhigh);
80007828:	49 08       	lddpc	r8,80007868 <DAC16Send+0xd0>
8000782a:	90 8b       	ld.uh	r11,r8[0x0]
8000782c:	fe 7c 24 00 	mov	r12,-56320
80007830:	f0 1f 00 11 	mcall	80007874 <DAC16Send+0xdc>
	spi_write(SPARE_SPI,DAC1outlow);
80007834:	48 e8       	lddpc	r8,8000786c <DAC16Send+0xd4>
80007836:	90 8b       	ld.uh	r11,r8[0x0]
80007838:	fe 7c 24 00 	mov	r12,-56320
8000783c:	f0 1f 00 0e 	mcall	80007874 <DAC16Send+0xdc>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80007840:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80007844:	f0 ca fd 00 	sub	r10,r8,-768
80007848:	cd fb       	rjmp	80007806 <DAC16Send+0x6e>
	cpu_delay_us(12,64000000);
	gpio_set_gpio_pin(DAC1_CS);
8000784a:	34 6c       	mov	r12,70
8000784c:	f0 1f 00 0b 	mcall	80007878 <DAC16Send+0xe0>
	SPIbusy = 0;
80007850:	30 09       	mov	r9,0
80007852:	48 38       	lddpc	r8,8000785c <DAC16Send+0xc4>
80007854:	b0 89       	st.b	r8[0x0],r9
}
80007856:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000785a:	00 00       	add	r0,r0
8000785c:	00 00       	add	r0,r0
8000785e:	0b 90       	ld.ub	r0,r5[0x1]
80007860:	00 00       	add	r0,r0
80007862:	03 a4       	ld.ub	r4,r1[0x2]
80007864:	80 00       	ld.sh	r0,r0[0x0]
80007866:	76 94       	ld.w	r4,r11[0x24]
80007868:	00 00       	add	r0,r0
8000786a:	0b 92       	ld.ub	r2,r5[0x1]
8000786c:	00 00       	add	r0,r0
8000786e:	0b 98       	ld.ub	r8,r5[0x1]
80007870:	80 00       	ld.sh	r0,r0[0x0]
80007872:	35 48       	mov	r8,84
80007874:	80 00       	ld.sh	r0,r0[0x0]
80007876:	27 40       	sub	r0,116
80007878:	80 00       	ld.sh	r0,r0[0x0]
8000787a:	35 2c       	mov	r12,82

8000787c <dacsend>:
	spi_setupChipReg(SPARE_SPI, &spiOptions, TARGET_PBACLK_FREQ_HZ);
	spi_enable(SPARE_SPI);
}

void dacsend(unsigned char DACvoice, unsigned char DACnum, unsigned short DACval)
{
8000787c:	d4 21       	pushm	r4-r7,lr
8000787e:	18 95       	mov	r5,r12
80007880:	16 96       	mov	r6,r11
80007882:	14 94       	mov	r4,r10
	//send a value to one of the DAC channels to be converted to analog voltage
	//DACvoice is which of the polyphonic voices it should go to (not yet implemented) (channel number)
	//DACnum is which type of output it goes to (1 = A, 2 = V, 3 = B)

	SPIbusy = 1;
80007884:	30 17       	mov	r7,1
80007886:	4b 78       	lddpc	r8,80007960 <dacsend+0xe4>
80007888:	b0 87       	st.b	r8[0x0],r7
	setSPI(spiOptions12DAC);
8000788a:	4b 78       	lddpc	r8,80007964 <dacsend+0xe8>
8000788c:	20 4d       	sub	sp,16
8000788e:	f0 ea 00 00 	ld.d	r10,r8[0]
80007892:	fa eb 00 00 	st.d	sp[0],r10
80007896:	f0 e8 00 08 	ld.d	r8,r8[8]
8000789a:	fa e9 00 08 	st.d	sp[8],r8
8000789e:	f0 1f 00 33 	mcall	80007968 <dacsend+0xec>

	dacouthigh = (DACval >> 4) & 0xFF;
800078a2:	5c 74       	castu.h	r4
800078a4:	f3 d4 c0 88 	bfextu	r9,r4,0x4,0x8
800078a8:	4b 18       	lddpc	r8,8000796c <dacsend+0xf0>
800078aa:	b0 09       	st.h	r8[0x0],r9
	dacoutlow = ((DACval << 4) & 0xF0);
800078ac:	e8 08 15 04 	lsl	r8,r4,0x4
800078b0:	e9 d8 c0 08 	bfextu	r4,r8,0x0,0x8
800078b4:	4a f8       	lddpc	r8,80007970 <dacsend+0xf4>
800078b6:	b0 04       	st.h	r8[0x0],r4

	if (DACnum == 1)
800078b8:	2f cd       	sub	sp,-16
800078ba:	ee 06 18 00 	cp.b	r6,r7
800078be:	c2 51       	brne	80007908 <dacsend+0x8c>
	{
		gpio_clr_gpio_pin(DAC2_CS);
800078c0:	36 9c       	mov	r12,105
800078c2:	f0 1f 00 2d 	mcall	80007974 <dacsend+0xf8>
		dacwait1();
800078c6:	f0 1f 00 2d 	mcall	80007978 <dacsend+0xfc>
		while((spi_write(SPARE_SPI,DACvoice)) != 0);
800078ca:	fe 77 24 00 	mov	r7,-56320
800078ce:	0a 9b       	mov	r11,r5
800078d0:	0e 9c       	mov	r12,r7
800078d2:	f0 1f 00 2b 	mcall	8000797c <dacsend+0x100>
800078d6:	cf c1       	brne	800078ce <dacsend+0x52>
		while((spi_write(SPARE_SPI,dacouthigh)) !=0);
800078d8:	4a 56       	lddpc	r6,8000796c <dacsend+0xf0>
800078da:	fe 77 24 00 	mov	r7,-56320
800078de:	8c 8b       	ld.uh	r11,r6[0x0]
800078e0:	0e 9c       	mov	r12,r7
800078e2:	f0 1f 00 27 	mcall	8000797c <dacsend+0x100>
800078e6:	cf c1       	brne	800078de <dacsend+0x62>
		while((spi_write(SPARE_SPI,dacoutlow)) != 0);
800078e8:	4a 26       	lddpc	r6,80007970 <dacsend+0xf4>
800078ea:	fe 77 24 00 	mov	r7,-56320
800078ee:	8c 8b       	ld.uh	r11,r6[0x0]
800078f0:	0e 9c       	mov	r12,r7
800078f2:	f0 1f 00 23 	mcall	8000797c <dacsend+0x100>
800078f6:	cf c1       	brne	800078ee <dacsend+0x72>
		dacwait2();
800078f8:	f0 1f 00 22 	mcall	80007980 <dacsend+0x104>
		gpio_set_gpio_pin(DAC2_CS);
800078fc:	36 9c       	mov	r12,105
800078fe:	f0 1f 00 22 	mcall	80007984 <dacsend+0x108>
		dacwait1();
80007902:	f0 1f 00 1e 	mcall	80007978 <dacsend+0xfc>
80007906:	c2 88       	rjmp	80007956 <dacsend+0xda>
	}

	if (DACnum == 2)
80007908:	30 28       	mov	r8,2
8000790a:	f0 06 18 00 	cp.b	r6,r8
8000790e:	c2 41       	brne	80007956 <dacsend+0xda>
	{
		gpio_clr_gpio_pin(DAC3_CS);
80007910:	36 8c       	mov	r12,104
80007912:	f0 1f 00 19 	mcall	80007974 <dacsend+0xf8>
		dacwait1();
80007916:	f0 1f 00 19 	mcall	80007978 <dacsend+0xfc>
		while((spi_write(SPARE_SPI,DACvoice)) != 0);
8000791a:	fe 77 24 00 	mov	r7,-56320
8000791e:	0a 9b       	mov	r11,r5
80007920:	0e 9c       	mov	r12,r7
80007922:	f0 1f 00 17 	mcall	8000797c <dacsend+0x100>
80007926:	cf c1       	brne	8000791e <dacsend+0xa2>
		while((spi_write(SPARE_SPI,dacouthigh)) !=0);
80007928:	49 16       	lddpc	r6,8000796c <dacsend+0xf0>
8000792a:	fe 77 24 00 	mov	r7,-56320
8000792e:	8c 8b       	ld.uh	r11,r6[0x0]
80007930:	0e 9c       	mov	r12,r7
80007932:	f0 1f 00 13 	mcall	8000797c <dacsend+0x100>
80007936:	cf c1       	brne	8000792e <dacsend+0xb2>
		while((spi_write(SPARE_SPI,dacoutlow)) != 0);
80007938:	48 e6       	lddpc	r6,80007970 <dacsend+0xf4>
8000793a:	fe 77 24 00 	mov	r7,-56320
8000793e:	8c 8b       	ld.uh	r11,r6[0x0]
80007940:	0e 9c       	mov	r12,r7
80007942:	f0 1f 00 0f 	mcall	8000797c <dacsend+0x100>
80007946:	cf c1       	brne	8000793e <dacsend+0xc2>
		dacwait2();
80007948:	f0 1f 00 0e 	mcall	80007980 <dacsend+0x104>
		gpio_set_gpio_pin(DAC3_CS);
8000794c:	36 8c       	mov	r12,104
8000794e:	f0 1f 00 0e 	mcall	80007984 <dacsend+0x108>
		dacwait1();
80007952:	f0 1f 00 0a 	mcall	80007978 <dacsend+0xfc>
	}
	SPIbusy = 0;
80007956:	30 09       	mov	r9,0
80007958:	48 28       	lddpc	r8,80007960 <dacsend+0xe4>
8000795a:	b0 89       	st.b	r8[0x0],r9
}
8000795c:	d8 22       	popm	r4-r7,pc
8000795e:	00 00       	add	r0,r0
80007960:	00 00       	add	r0,r0
80007962:	0b 90       	ld.ub	r0,r5[0x1]
80007964:	00 00       	add	r0,r0
80007966:	03 94       	ld.ub	r4,r1[0x1]
80007968:	80 00       	ld.sh	r0,r0[0x0]
8000796a:	76 94       	ld.w	r4,r11[0x24]
8000796c:	00 00       	add	r0,r0
8000796e:	0b 94       	ld.ub	r4,r5[0x1]
80007970:	00 00       	add	r0,r0
80007972:	0b 96       	ld.ub	r6,r5[0x1]
80007974:	80 00       	ld.sh	r0,r0[0x0]
80007976:	35 48       	mov	r8,84
80007978:	80 00       	ld.sh	r0,r0[0x0]
8000797a:	76 6c       	ld.w	r12,r11[0x18]
8000797c:	80 00       	ld.sh	r0,r0[0x0]
8000797e:	27 40       	sub	r0,116
80007980:	80 00       	ld.sh	r0,r0[0x0]
80007982:	76 44       	ld.w	r4,r11[0x10]
80007984:	80 00       	ld.sh	r0,r0[0x0]
80007986:	35 2c       	mov	r12,82

80007988 <DACsetup>:
unsigned short DAC1outhigh = 0;
unsigned short DAC1outlow = 0;
unsigned char SPIbusy = 0;

void DACsetup(void)
{
80007988:	d4 01       	pushm	lr
	//let the portamento interrupt know the SPI is busy
	SPIbusy = 1;
8000798a:	30 19       	mov	r9,1
8000798c:	4b 18       	lddpc	r8,80007a50 <DACsetup+0xc8>
8000798e:	b0 89       	st.b	r8[0x0],r9
	
	setSPI(spiOptions12DAC);
80007990:	4b 18       	lddpc	r8,80007a54 <DACsetup+0xcc>
80007992:	20 4d       	sub	sp,16
80007994:	f0 ea 00 00 	ld.d	r10,r8[0]
80007998:	fa eb 00 00 	st.d	sp[0],r10
8000799c:	f0 e8 00 08 	ld.d	r8,r8[8]
800079a0:	fa e9 00 08 	st.d	sp[8],r8
800079a4:	f0 1f 00 2d 	mcall	80007a58 <DACsetup+0xd0>

	gpio_clr_gpio_pin(DAC2_CS);
800079a8:	36 9c       	mov	r12,105
800079aa:	f0 1f 00 2d 	mcall	80007a5c <DACsetup+0xd4>
	dacwait1();
800079ae:	f0 1f 00 2d 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
800079b2:	f0 1f 00 2c 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
800079b6:	f0 1f 00 2b 	mcall	80007a60 <DACsetup+0xd8>
	spi_write(SPARE_SPI,0x30);
800079ba:	33 0b       	mov	r11,48
800079bc:	fe 7c 24 00 	mov	r12,-56320
800079c0:	f0 1f 00 29 	mcall	80007a64 <DACsetup+0xdc>
	spi_write(SPARE_SPI,0x00);
800079c4:	30 0b       	mov	r11,0
800079c6:	fe 7c 24 00 	mov	r12,-56320
800079ca:	f0 1f 00 27 	mcall	80007a64 <DACsetup+0xdc>
	spi_write(SPARE_SPI,0x0F);
800079ce:	30 fb       	mov	r11,15
800079d0:	fe 7c 24 00 	mov	r12,-56320
800079d4:	f0 1f 00 24 	mcall	80007a64 <DACsetup+0xdc>
	dacwait2();
800079d8:	f0 1f 00 24 	mcall	80007a68 <DACsetup+0xe0>
	dacwait2();
800079dc:	f0 1f 00 23 	mcall	80007a68 <DACsetup+0xe0>
	dacwait2();
800079e0:	f0 1f 00 22 	mcall	80007a68 <DACsetup+0xe0>
	dacwait2();
800079e4:	f0 1f 00 21 	mcall	80007a68 <DACsetup+0xe0>
	gpio_set_gpio_pin(DAC2_CS);
800079e8:	36 9c       	mov	r12,105
800079ea:	f0 1f 00 21 	mcall	80007a6c <DACsetup+0xe4>
	dacwait1();
800079ee:	f0 1f 00 1d 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
800079f2:	f0 1f 00 1c 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
800079f6:	f0 1f 00 1b 	mcall	80007a60 <DACsetup+0xd8>

	gpio_clr_gpio_pin(DAC3_CS);
800079fa:	36 8c       	mov	r12,104
800079fc:	f0 1f 00 18 	mcall	80007a5c <DACsetup+0xd4>
	dacwait1();
80007a00:	f0 1f 00 18 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
80007a04:	f0 1f 00 17 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
80007a08:	f0 1f 00 16 	mcall	80007a60 <DACsetup+0xd8>
	spi_write(SPARE_SPI,0x30);
80007a0c:	33 0b       	mov	r11,48
80007a0e:	fe 7c 24 00 	mov	r12,-56320
80007a12:	f0 1f 00 15 	mcall	80007a64 <DACsetup+0xdc>
	spi_write(SPARE_SPI,0x00);
80007a16:	30 0b       	mov	r11,0
80007a18:	fe 7c 24 00 	mov	r12,-56320
80007a1c:	f0 1f 00 12 	mcall	80007a64 <DACsetup+0xdc>
	spi_write(SPARE_SPI,0x0F);
80007a20:	30 fb       	mov	r11,15
80007a22:	fe 7c 24 00 	mov	r12,-56320
80007a26:	f0 1f 00 10 	mcall	80007a64 <DACsetup+0xdc>
	dacwait2();
80007a2a:	f0 1f 00 10 	mcall	80007a68 <DACsetup+0xe0>
	dacwait2();
80007a2e:	f0 1f 00 0f 	mcall	80007a68 <DACsetup+0xe0>
	dacwait2();
80007a32:	f0 1f 00 0e 	mcall	80007a68 <DACsetup+0xe0>
	dacwait2();
80007a36:	f0 1f 00 0d 	mcall	80007a68 <DACsetup+0xe0>
	gpio_set_gpio_pin(DAC3_CS);
80007a3a:	36 8c       	mov	r12,104
80007a3c:	f0 1f 00 0c 	mcall	80007a6c <DACsetup+0xe4>
	dacwait1();
80007a40:	f0 1f 00 08 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
80007a44:	f0 1f 00 07 	mcall	80007a60 <DACsetup+0xd8>
	dacwait1();
80007a48:	f0 1f 00 06 	mcall	80007a60 <DACsetup+0xd8>
80007a4c:	2f cd       	sub	sp,-16
}
80007a4e:	d8 02       	popm	pc
80007a50:	00 00       	add	r0,r0
80007a52:	0b 90       	ld.ub	r0,r5[0x1]
80007a54:	00 00       	add	r0,r0
80007a56:	03 94       	ld.ub	r4,r1[0x1]
80007a58:	80 00       	ld.sh	r0,r0[0x0]
80007a5a:	76 94       	ld.w	r4,r11[0x24]
80007a5c:	80 00       	ld.sh	r0,r0[0x0]
80007a5e:	35 48       	mov	r8,84
80007a60:	80 00       	ld.sh	r0,r0[0x0]
80007a62:	76 6c       	ld.w	r12,r11[0x18]
80007a64:	80 00       	ld.sh	r0,r0[0x0]
80007a66:	27 40       	sub	r0,116
80007a68:	80 00       	ld.sh	r0,r0[0x0]
80007a6a:	76 44       	ld.w	r4,r11[0x10]
80007a6c:	80 00       	ld.sh	r0,r0[0x0]
80007a6e:	35 2c       	mov	r12,82

80007a70 <main>:
	}
}*/

/*! \brief Main function. Execution starts here.
 */
int main(void){
80007a70:	eb cd 40 80 	pushm	r7,lr
#if SAMD21 || SAML21 || SAMDA1
	system_init();
#else
	sysclk_init();
80007a74:	f0 1f 00 53 	mcall	80007bc0 <main+0x150>
	board_init();
80007a78:	f0 1f 00 53 	mcall	80007bc4 <main+0x154>
#endif
	irq_initialize_vectors();
80007a7c:	f0 1f 00 53 	mcall	80007bc8 <main+0x158>
	cpu_irq_enable();
80007a80:	d5 03       	csrf	0x10
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
80007a82:	4d 38       	lddpc	r8,80007bcc <main+0x15c>
80007a84:	30 09       	mov	r9,0
80007a86:	b0 89       	st.b	r8[0x0],r9
80007a88:	b0 99       	st.b	r8[0x1],r9
80007a8a:	b0 a9       	st.b	r8[0x2],r9
80007a8c:	b0 b9       	st.b	r8[0x3],r9
80007a8e:	b0 c9       	st.b	r8[0x4],r9
80007a90:	b0 d9       	st.b	r8[0x5],r9
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
80007a92:	30 19       	mov	r9,1
80007a94:	b0 e9       	st.b	r8[0x6],r9

	// Initialize the sleep manager
	sleepmgr_init();

	ui_init();
80007a96:	f0 1f 00 4f 	mcall	80007bd0 <main+0x160>

	//initialize the SPI bus for DAC and LCD
	initSPIbus();
80007a9a:	f0 1f 00 4f 	mcall	80007bd4 <main+0x164>
	
	// Initialize as master
	
	//Initialize SPI for the Display, DIP204
	spi_initMaster(DIP204_SPI, &DIP_spiOptions);
80007a9e:	4c f7       	lddpc	r7,80007bd8 <main+0x168>
80007aa0:	0e 9b       	mov	r11,r7
80007aa2:	fe 7c 28 00 	mov	r12,-55296
80007aa6:	f0 1f 00 4e 	mcall	80007bdc <main+0x16c>
	spi_selectionMode(DIP204_SPI, 0, 0, 0);
80007aaa:	30 09       	mov	r9,0
80007aac:	12 9a       	mov	r10,r9
80007aae:	12 9b       	mov	r11,r9
80007ab0:	fe 7c 28 00 	mov	r12,-55296
80007ab4:	f0 1f 00 4b 	mcall	80007be0 <main+0x170>
	spi_selectChip(DIP204_SPI,0);
80007ab8:	30 0b       	mov	r11,0
80007aba:	fe 7c 28 00 	mov	r12,-55296
80007abe:	f0 1f 00 4a 	mcall	80007be4 <main+0x174>
	spi_setupChipReg(DIP204_SPI, &DIP_spiOptions, FOSC0);
80007ac2:	e0 6a 1b 00 	mov	r10,6912
80007ac6:	ea 1a 00 b7 	orh	r10,0xb7
80007aca:	0e 9b       	mov	r11,r7
80007acc:	fe 7c 28 00 	mov	r12,-55296
80007ad0:	f0 1f 00 46 	mcall	80007be8 <main+0x178>
	spi_enable(DIP204_SPI);
80007ad4:	fe 7c 28 00 	mov	r12,-55296
80007ad8:	f0 1f 00 45 	mcall	80007bec <main+0x17c>
	
	dip204_init(backlight_PWM, true);
80007adc:	30 1b       	mov	r11,1
80007ade:	16 9c       	mov	r12,r11
80007ae0:	f0 1f 00 44 	mcall	80007bf0 <main+0x180>
	dip204_clear_display();
80007ae4:	f0 1f 00 44 	mcall	80007bf4 <main+0x184>
	dip204_set_cursor_position(1,1);
80007ae8:	30 1b       	mov	r11,1
80007aea:	16 9c       	mov	r12,r11
80007aec:	f0 1f 00 43 	mcall	80007bf8 <main+0x188>
	dip204_printf_string("Manta Mate");
80007af0:	4c 3c       	lddpc	r12,80007bfc <main+0x18c>
80007af2:	f0 1f 00 44 	mcall	80007c00 <main+0x190>
	
	
	//send the messages to the DACs to make them update without software LDAC feature
	DACsetup();
80007af6:	f0 1f 00 44 	mcall	80007c04 <main+0x194>
	
	// Start USB host stack
	uhc_start();
80007afa:	f0 1f 00 44 	mcall	80007c08 <main+0x198>

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
80007afe:	4b 4c       	lddpc	r12,80007bcc <main+0x15c>
80007b00:	30 0b       	mov	r11,0
80007b02:	30 07       	mov	r7,0
static inline void sleepmgr_enter_sleep(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
80007b04:	d3 03       	ssrf	0x10

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
80007b06:	19 88       	ld.ub	r8,r12[0x0]
80007b08:	f6 08 18 00 	cp.b	r8,r11
80007b0c:	c0 b1       	brne	80007b22 <main+0xb2>
80007b0e:	0e 99       	mov	r9,r7
80007b10:	18 98       	mov	r8,r12
		lock_ptr++;
80007b12:	2f f8       	sub	r8,-1
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
80007b14:	2f f9       	sub	r9,-1

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
80007b16:	11 8a       	ld.ub	r10,r8[0x0]
80007b18:	f6 0a 18 00 	cp.b	r10,r11
80007b1c:	cf b0       	breq	80007b12 <main+0xa2>
	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
80007b1e:	58 09       	cp.w	r9,0
80007b20:	c0 31       	brne	80007b26 <main+0xb6>
		cpu_irq_enable();
80007b22:	d5 03       	csrf	0x10
80007b24:	cf 0b       	rjmp	80007b04 <main+0x94>

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();
80007b26:	d3 03       	ssrf	0x10
# error Unsupported AVR UC3 series.
#endif

static inline void pm_sleep(int sleep_mode)
{
	switch (sleep_mode) {
80007b28:	20 19       	sub	r9,1
80007b2a:	a7 b9       	sbr	r9,0x7
80007b2c:	58 59       	cp.w	r9,5
80007b2e:	c4 30       	breq	80007bb4 <main+0x144>
80007b30:	e0 89 00 10 	brgt	80007b50 <main+0xe0>
80007b34:	58 29       	cp.w	r9,2
80007b36:	c2 d0       	breq	80007b90 <main+0x120>
80007b38:	e0 89 00 07 	brgt	80007b46 <main+0xd6>
80007b3c:	58 09       	cp.w	r9,0
80007b3e:	c1 d0       	breq	80007b78 <main+0x108>
80007b40:	58 19       	cp.w	r9,1
80007b42:	ce 11       	brne	80007b04 <main+0x94>
80007b44:	c2 08       	rjmp	80007b84 <main+0x114>
80007b46:	58 39       	cp.w	r9,3
80007b48:	c2 a0       	breq	80007b9c <main+0x12c>
80007b4a:	58 49       	cp.w	r9,4
80007b4c:	cd c1       	brne	80007b04 <main+0x94>
80007b4e:	c2 d8       	rjmp	80007ba8 <main+0x138>
80007b50:	e0 49 00 82 	cp.w	r9,130
80007b54:	c2 10       	breq	80007b96 <main+0x126>
80007b56:	e0 89 00 09 	brgt	80007b68 <main+0xf8>
80007b5a:	e0 49 00 80 	cp.w	r9,128
80007b5e:	c1 00       	breq	80007b7e <main+0x10e>
80007b60:	e0 49 00 81 	cp.w	r9,129
80007b64:	cd 01       	brne	80007b04 <main+0x94>
80007b66:	c1 28       	rjmp	80007b8a <main+0x11a>
80007b68:	e0 49 00 84 	cp.w	r9,132
80007b6c:	c2 10       	breq	80007bae <main+0x13e>
80007b6e:	c1 a5       	brlt	80007ba2 <main+0x132>
80007b70:	e0 49 00 85 	cp.w	r9,133
80007b74:	cc 81       	brne	80007b04 <main+0x94>
80007b76:	c2 28       	rjmp	80007bba <main+0x14a>
	case AVR32_PM_SMODE_IDLE:
		SLEEP(AVR32_PM_SMODE_IDLE);
80007b78:	e9 b0 00 00 	sleep	0x0
80007b7c:	cc 4b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_IDLE:
		SLEEP(AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_IDLE);
80007b7e:	e9 b0 00 80 	sleep	0x80
80007b82:	cc 1b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_FROZEN:
		SLEEP(AVR32_PM_SMODE_FROZEN);
80007b84:	e9 b0 00 01 	sleep	0x1
80007b88:	cb eb       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_FROZEN:
		SLEEP(AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_FROZEN);
80007b8a:	e9 b0 00 81 	sleep	0x81
80007b8e:	cb bb       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_STANDBY:
		SLEEP(AVR32_PM_SMODE_STANDBY);
80007b90:	e9 b0 00 02 	sleep	0x2
80007b94:	cb 8b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_STANDBY:
		SLEEP(AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_STANDBY);
80007b96:	e9 b0 00 82 	sleep	0x82
80007b9a:	cb 5b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_STOP:
		SLEEP(AVR32_PM_SMODE_STOP);
80007b9c:	e9 b0 00 03 	sleep	0x3
80007ba0:	cb 2b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_STOP:
		SLEEP(AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_STOP);
80007ba2:	e9 b0 00 83 	sleep	0x83
80007ba6:	ca fb       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_DEEPSTOP:
		SLEEP(AVR32_PM_SMODE_DEEPSTOP);
80007ba8:	e9 b0 00 04 	sleep	0x4
80007bac:	ca cb       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_DEEPSTOP:
		SLEEP(AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_DEEPSTOP);
80007bae:	e9 b0 00 84 	sleep	0x84
80007bb2:	ca 9b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_STATIC:
		SLEEP(AVR32_PM_SMODE_STATIC);
80007bb4:	e9 b0 00 05 	sleep	0x5
80007bb8:	ca 6b       	rjmp	80007b04 <main+0x94>
		break;
	case AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_STATIC:
		SLEEP(AVR32_PM_SMODE_GMCLEAR_MASK | AVR32_PM_SMODE_STATIC);
80007bba:	e9 b0 00 85 	sleep	0x85
80007bbe:	ca 3b       	rjmp	80007b04 <main+0x94>
80007bc0:	80 00       	ld.sh	r0,r0[0x0]
80007bc2:	5f 8c       	srls	r12
80007bc4:	80 00       	ld.sh	r0,r0[0x0]
80007bc6:	31 20       	mov	r0,18
80007bc8:	80 00       	ld.sh	r0,r0[0x0]
80007bca:	36 58       	mov	r8,101
80007bcc:	00 00       	add	r0,r0
80007bce:	0c 00       	add	r0,r6
80007bd0:	80 00       	ld.sh	r0,r0[0x0]
80007bd2:	2d 8c       	sub	r12,-40
80007bd4:	80 00       	ld.sh	r0,r0[0x0]
80007bd6:	77 04       	ld.w	r4,r11[0x40]
80007bd8:	00 00       	add	r0,r0
80007bda:	03 b4       	ld.ub	r4,r1[0x3]
80007bdc:	80 00       	ld.sh	r0,r0[0x0]
80007bde:	25 a6       	sub	r6,90
80007be0:	80 00       	ld.sh	r0,r0[0x0]
80007be2:	25 de       	sub	lr,93
80007be4:	80 00       	ld.sh	r0,r0[0x0]
80007be6:	26 0a       	sub	r10,96
80007be8:	80 00       	ld.sh	r0,r0[0x0]
80007bea:	26 7c       	sub	r12,103
80007bec:	80 00       	ld.sh	r0,r0[0x0]
80007bee:	27 34       	sub	r4,115
80007bf0:	80 00       	ld.sh	r0,r0[0x0]
80007bf2:	22 d0       	sub	r0,45
80007bf4:	80 00       	ld.sh	r0,r0[0x0]
80007bf6:	22 74       	sub	r4,39
80007bf8:	80 00       	ld.sh	r0,r0[0x0]
80007bfa:	21 e8       	sub	r8,30
80007bfc:	80 00       	ld.sh	r0,r0[0x0]
80007bfe:	d9 dc       	*unknown*
80007c00:	80 00       	ld.sh	r0,r0[0x0]
80007c02:	20 f8       	sub	r8,15
80007c04:	80 00       	ld.sh	r0,r0[0x0]
80007c06:	79 88       	ld.w	r8,r12[0x60]
80007c08:	80 00       	ld.sh	r0,r0[0x0]
80007c0a:	6f c4       	ld.w	r4,r7[0x70]

80007c0c <free>:
80007c0c:	d4 01       	pushm	lr
80007c0e:	e0 68 08 c4 	mov	r8,2244
80007c12:	18 9b       	mov	r11,r12
80007c14:	70 0c       	ld.w	r12,r8[0x0]
80007c16:	e0 a0 03 c1 	rcall	80008398 <_free_r>
80007c1a:	d8 02       	popm	pc

80007c1c <malloc>:
80007c1c:	d4 01       	pushm	lr
80007c1e:	e0 68 08 c4 	mov	r8,2244
80007c22:	18 9b       	mov	r11,r12
80007c24:	70 0c       	ld.w	r12,r8[0x0]
80007c26:	c0 3c       	rcall	80007c2c <_malloc_r>
80007c28:	d8 02       	popm	pc
80007c2a:	d7 03       	nop

80007c2c <_malloc_r>:
80007c2c:	d4 31       	pushm	r0-r7,lr
80007c2e:	f6 c8 ff f5 	sub	r8,r11,-11
80007c32:	18 95       	mov	r5,r12
80007c34:	10 97       	mov	r7,r8
80007c36:	e0 17 ff f8 	andl	r7,0xfff8
80007c3a:	59 68       	cp.w	r8,22
80007c3c:	f9 b7 08 10 	movls	r7,16
80007c40:	16 37       	cp.w	r7,r11
80007c42:	5f 38       	srlo	r8
80007c44:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80007c48:	c0 50       	breq	80007c52 <_malloc_r+0x26>
80007c4a:	30 c8       	mov	r8,12
80007c4c:	99 38       	st.w	r12[0xc],r8
80007c4e:	e0 8f 01 f4 	bral	80008036 <_malloc_r+0x40a>
80007c52:	e0 a0 02 a5 	rcall	8000819c <__malloc_lock>
80007c56:	e0 47 01 f7 	cp.w	r7,503
80007c5a:	e0 8b 00 1d 	brhi	80007c94 <_malloc_r+0x68>
80007c5e:	ee 03 16 03 	lsr	r3,r7,0x3
80007c62:	e0 68 03 c4 	mov	r8,964
80007c66:	f0 03 00 38 	add	r8,r8,r3<<0x3
80007c6a:	70 36       	ld.w	r6,r8[0xc]
80007c6c:	10 36       	cp.w	r6,r8
80007c6e:	c0 61       	brne	80007c7a <_malloc_r+0x4e>
80007c70:	ec c8 ff f8 	sub	r8,r6,-8
80007c74:	70 36       	ld.w	r6,r8[0xc]
80007c76:	10 36       	cp.w	r6,r8
80007c78:	c0 c0       	breq	80007c90 <_malloc_r+0x64>
80007c7a:	6c 18       	ld.w	r8,r6[0x4]
80007c7c:	e0 18 ff fc 	andl	r8,0xfffc
80007c80:	6c 3a       	ld.w	r10,r6[0xc]
80007c82:	ec 08 00 09 	add	r9,r6,r8
80007c86:	0a 9c       	mov	r12,r5
80007c88:	6c 28       	ld.w	r8,r6[0x8]
80007c8a:	95 28       	st.w	r10[0x8],r8
80007c8c:	91 3a       	st.w	r8[0xc],r10
80007c8e:	c4 78       	rjmp	80007d1c <_malloc_r+0xf0>
80007c90:	2f e3       	sub	r3,-2
80007c92:	c4 d8       	rjmp	80007d2c <_malloc_r+0x100>
80007c94:	ee 03 16 09 	lsr	r3,r7,0x9
80007c98:	c0 41       	brne	80007ca0 <_malloc_r+0x74>
80007c9a:	ee 03 16 03 	lsr	r3,r7,0x3
80007c9e:	c2 68       	rjmp	80007cea <_malloc_r+0xbe>
80007ca0:	58 43       	cp.w	r3,4
80007ca2:	e0 8b 00 06 	brhi	80007cae <_malloc_r+0x82>
80007ca6:	ee 03 16 06 	lsr	r3,r7,0x6
80007caa:	2c 83       	sub	r3,-56
80007cac:	c1 f8       	rjmp	80007cea <_malloc_r+0xbe>
80007cae:	59 43       	cp.w	r3,20
80007cb0:	e0 8b 00 04 	brhi	80007cb8 <_malloc_r+0x8c>
80007cb4:	2a 53       	sub	r3,-91
80007cb6:	c1 a8       	rjmp	80007cea <_malloc_r+0xbe>
80007cb8:	e0 43 00 54 	cp.w	r3,84
80007cbc:	e0 8b 00 06 	brhi	80007cc8 <_malloc_r+0x9c>
80007cc0:	ee 03 16 0c 	lsr	r3,r7,0xc
80007cc4:	29 23       	sub	r3,-110
80007cc6:	c1 28       	rjmp	80007cea <_malloc_r+0xbe>
80007cc8:	e0 43 01 54 	cp.w	r3,340
80007ccc:	e0 8b 00 06 	brhi	80007cd8 <_malloc_r+0xac>
80007cd0:	ee 03 16 0f 	lsr	r3,r7,0xf
80007cd4:	28 93       	sub	r3,-119
80007cd6:	c0 a8       	rjmp	80007cea <_malloc_r+0xbe>
80007cd8:	e0 43 05 54 	cp.w	r3,1364
80007cdc:	e0 88 00 04 	brls	80007ce4 <_malloc_r+0xb8>
80007ce0:	37 e3       	mov	r3,126
80007ce2:	c0 48       	rjmp	80007cea <_malloc_r+0xbe>
80007ce4:	ee 03 16 12 	lsr	r3,r7,0x12
80007ce8:	28 43       	sub	r3,-124
80007cea:	e0 6a 03 c4 	mov	r10,964
80007cee:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80007cf2:	74 36       	ld.w	r6,r10[0xc]
80007cf4:	c1 98       	rjmp	80007d26 <_malloc_r+0xfa>
80007cf6:	6c 19       	ld.w	r9,r6[0x4]
80007cf8:	e0 19 ff fc 	andl	r9,0xfffc
80007cfc:	f2 07 01 0b 	sub	r11,r9,r7
80007d00:	58 fb       	cp.w	r11,15
80007d02:	e0 8a 00 04 	brle	80007d0a <_malloc_r+0xde>
80007d06:	20 13       	sub	r3,1
80007d08:	c1 18       	rjmp	80007d2a <_malloc_r+0xfe>
80007d0a:	6c 38       	ld.w	r8,r6[0xc]
80007d0c:	58 0b       	cp.w	r11,0
80007d0e:	c0 b5       	brlt	80007d24 <_malloc_r+0xf8>
80007d10:	6c 2a       	ld.w	r10,r6[0x8]
80007d12:	ec 09 00 09 	add	r9,r6,r9
80007d16:	0a 9c       	mov	r12,r5
80007d18:	91 2a       	st.w	r8[0x8],r10
80007d1a:	95 38       	st.w	r10[0xc],r8
80007d1c:	72 18       	ld.w	r8,r9[0x4]
80007d1e:	a1 a8       	sbr	r8,0x0
80007d20:	93 18       	st.w	r9[0x4],r8
80007d22:	cb c8       	rjmp	80007e9a <_malloc_r+0x26e>
80007d24:	10 96       	mov	r6,r8
80007d26:	14 36       	cp.w	r6,r10
80007d28:	ce 71       	brne	80007cf6 <_malloc_r+0xca>
80007d2a:	2f f3       	sub	r3,-1
80007d2c:	e0 6a 03 c4 	mov	r10,964
80007d30:	f4 cc ff f8 	sub	r12,r10,-8
80007d34:	78 26       	ld.w	r6,r12[0x8]
80007d36:	18 36       	cp.w	r6,r12
80007d38:	c6 c0       	breq	80007e10 <_malloc_r+0x1e4>
80007d3a:	6c 19       	ld.w	r9,r6[0x4]
80007d3c:	e0 19 ff fc 	andl	r9,0xfffc
80007d40:	f2 07 01 08 	sub	r8,r9,r7
80007d44:	58 f8       	cp.w	r8,15
80007d46:	e0 89 00 8f 	brgt	80007e64 <_malloc_r+0x238>
80007d4a:	99 3c       	st.w	r12[0xc],r12
80007d4c:	99 2c       	st.w	r12[0x8],r12
80007d4e:	58 08       	cp.w	r8,0
80007d50:	c0 55       	brlt	80007d5a <_malloc_r+0x12e>
80007d52:	ec 09 00 09 	add	r9,r6,r9
80007d56:	0a 9c       	mov	r12,r5
80007d58:	ce 2b       	rjmp	80007d1c <_malloc_r+0xf0>
80007d5a:	e0 49 01 ff 	cp.w	r9,511
80007d5e:	e0 8b 00 13 	brhi	80007d84 <_malloc_r+0x158>
80007d62:	a3 99       	lsr	r9,0x3
80007d64:	f4 09 00 38 	add	r8,r10,r9<<0x3
80007d68:	70 2b       	ld.w	r11,r8[0x8]
80007d6a:	8d 38       	st.w	r6[0xc],r8
80007d6c:	8d 2b       	st.w	r6[0x8],r11
80007d6e:	97 36       	st.w	r11[0xc],r6
80007d70:	91 26       	st.w	r8[0x8],r6
80007d72:	a3 49       	asr	r9,0x2
80007d74:	74 18       	ld.w	r8,r10[0x4]
80007d76:	30 1b       	mov	r11,1
80007d78:	f6 09 09 49 	lsl	r9,r11,r9
80007d7c:	f1 e9 10 09 	or	r9,r8,r9
80007d80:	95 19       	st.w	r10[0x4],r9
80007d82:	c4 78       	rjmp	80007e10 <_malloc_r+0x1e4>
80007d84:	f2 0a 16 09 	lsr	r10,r9,0x9
80007d88:	58 4a       	cp.w	r10,4
80007d8a:	e0 8b 00 07 	brhi	80007d98 <_malloc_r+0x16c>
80007d8e:	f2 0a 16 06 	lsr	r10,r9,0x6
80007d92:	2c 8a       	sub	r10,-56
80007d94:	c2 08       	rjmp	80007dd4 <_malloc_r+0x1a8>
80007d96:	d7 03       	nop
80007d98:	59 4a       	cp.w	r10,20
80007d9a:	e0 8b 00 04 	brhi	80007da2 <_malloc_r+0x176>
80007d9e:	2a 5a       	sub	r10,-91
80007da0:	c1 a8       	rjmp	80007dd4 <_malloc_r+0x1a8>
80007da2:	e0 4a 00 54 	cp.w	r10,84
80007da6:	e0 8b 00 06 	brhi	80007db2 <_malloc_r+0x186>
80007daa:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007dae:	29 2a       	sub	r10,-110
80007db0:	c1 28       	rjmp	80007dd4 <_malloc_r+0x1a8>
80007db2:	e0 4a 01 54 	cp.w	r10,340
80007db6:	e0 8b 00 06 	brhi	80007dc2 <_malloc_r+0x196>
80007dba:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007dbe:	28 9a       	sub	r10,-119
80007dc0:	c0 a8       	rjmp	80007dd4 <_malloc_r+0x1a8>
80007dc2:	e0 4a 05 54 	cp.w	r10,1364
80007dc6:	e0 88 00 04 	brls	80007dce <_malloc_r+0x1a2>
80007dca:	37 ea       	mov	r10,126
80007dcc:	c0 48       	rjmp	80007dd4 <_malloc_r+0x1a8>
80007dce:	f2 0a 16 12 	lsr	r10,r9,0x12
80007dd2:	28 4a       	sub	r10,-124
80007dd4:	e0 6b 03 c4 	mov	r11,964
80007dd8:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007ddc:	68 28       	ld.w	r8,r4[0x8]
80007dde:	08 38       	cp.w	r8,r4
80007de0:	c0 e1       	brne	80007dfc <_malloc_r+0x1d0>
80007de2:	76 19       	ld.w	r9,r11[0x4]
80007de4:	a3 4a       	asr	r10,0x2
80007de6:	30 1e       	mov	lr,1
80007de8:	fc 0a 09 4a 	lsl	r10,lr,r10
80007dec:	f3 ea 10 0a 	or	r10,r9,r10
80007df0:	10 99       	mov	r9,r8
80007df2:	97 1a       	st.w	r11[0x4],r10
80007df4:	c0 a8       	rjmp	80007e08 <_malloc_r+0x1dc>
80007df6:	70 28       	ld.w	r8,r8[0x8]
80007df8:	08 38       	cp.w	r8,r4
80007dfa:	c0 60       	breq	80007e06 <_malloc_r+0x1da>
80007dfc:	70 1a       	ld.w	r10,r8[0x4]
80007dfe:	e0 1a ff fc 	andl	r10,0xfffc
80007e02:	14 39       	cp.w	r9,r10
80007e04:	cf 93       	brcs	80007df6 <_malloc_r+0x1ca>
80007e06:	70 39       	ld.w	r9,r8[0xc]
80007e08:	8d 39       	st.w	r6[0xc],r9
80007e0a:	8d 28       	st.w	r6[0x8],r8
80007e0c:	91 36       	st.w	r8[0xc],r6
80007e0e:	93 26       	st.w	r9[0x8],r6
80007e10:	e6 08 14 02 	asr	r8,r3,0x2
80007e14:	30 1b       	mov	r11,1
80007e16:	e0 64 03 c4 	mov	r4,964
80007e1a:	f6 08 09 4b 	lsl	r11,r11,r8
80007e1e:	68 18       	ld.w	r8,r4[0x4]
80007e20:	10 3b       	cp.w	r11,r8
80007e22:	e0 8b 00 69 	brhi	80007ef4 <_malloc_r+0x2c8>
80007e26:	f7 e8 00 09 	and	r9,r11,r8
80007e2a:	c0 b1       	brne	80007e40 <_malloc_r+0x214>
80007e2c:	e0 13 ff fc 	andl	r3,0xfffc
80007e30:	a1 7b       	lsl	r11,0x1
80007e32:	2f c3       	sub	r3,-4
80007e34:	c0 38       	rjmp	80007e3a <_malloc_r+0x20e>
80007e36:	2f c3       	sub	r3,-4
80007e38:	a1 7b       	lsl	r11,0x1
80007e3a:	f7 e8 00 09 	and	r9,r11,r8
80007e3e:	cf c0       	breq	80007e36 <_malloc_r+0x20a>
80007e40:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007e44:	06 92       	mov	r2,r3
80007e46:	1c 91       	mov	r1,lr
80007e48:	62 36       	ld.w	r6,r1[0xc]
80007e4a:	c2 d8       	rjmp	80007ea4 <_malloc_r+0x278>
80007e4c:	6c 1a       	ld.w	r10,r6[0x4]
80007e4e:	e0 1a ff fc 	andl	r10,0xfffc
80007e52:	f4 07 01 08 	sub	r8,r10,r7
80007e56:	58 f8       	cp.w	r8,15
80007e58:	e0 8a 00 15 	brle	80007e82 <_malloc_r+0x256>
80007e5c:	6c 3a       	ld.w	r10,r6[0xc]
80007e5e:	6c 29       	ld.w	r9,r6[0x8]
80007e60:	95 29       	st.w	r10[0x8],r9
80007e62:	93 3a       	st.w	r9[0xc],r10
80007e64:	0e 99       	mov	r9,r7
80007e66:	ec 07 00 07 	add	r7,r6,r7
80007e6a:	a1 a9       	sbr	r9,0x0
80007e6c:	99 37       	st.w	r12[0xc],r7
80007e6e:	99 27       	st.w	r12[0x8],r7
80007e70:	8d 19       	st.w	r6[0x4],r9
80007e72:	ee 08 09 08 	st.w	r7[r8],r8
80007e76:	8f 2c       	st.w	r7[0x8],r12
80007e78:	8f 3c       	st.w	r7[0xc],r12
80007e7a:	a1 a8       	sbr	r8,0x0
80007e7c:	0a 9c       	mov	r12,r5
80007e7e:	8f 18       	st.w	r7[0x4],r8
80007e80:	c0 d8       	rjmp	80007e9a <_malloc_r+0x26e>
80007e82:	6c 39       	ld.w	r9,r6[0xc]
80007e84:	58 08       	cp.w	r8,0
80007e86:	c0 e5       	brlt	80007ea2 <_malloc_r+0x276>
80007e88:	ec 0a 00 0a 	add	r10,r6,r10
80007e8c:	74 18       	ld.w	r8,r10[0x4]
80007e8e:	a1 a8       	sbr	r8,0x0
80007e90:	0a 9c       	mov	r12,r5
80007e92:	95 18       	st.w	r10[0x4],r8
80007e94:	6c 28       	ld.w	r8,r6[0x8]
80007e96:	93 28       	st.w	r9[0x8],r8
80007e98:	91 39       	st.w	r8[0xc],r9
80007e9a:	c8 2d       	rcall	8000819e <__malloc_unlock>
80007e9c:	ec cc ff f8 	sub	r12,r6,-8
80007ea0:	d8 32       	popm	r0-r7,pc
80007ea2:	12 96       	mov	r6,r9
80007ea4:	02 36       	cp.w	r6,r1
80007ea6:	cd 31       	brne	80007e4c <_malloc_r+0x220>
80007ea8:	2f f2       	sub	r2,-1
80007eaa:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80007eae:	c0 30       	breq	80007eb4 <_malloc_r+0x288>
80007eb0:	2f 81       	sub	r1,-8
80007eb2:	cc bb       	rjmp	80007e48 <_malloc_r+0x21c>
80007eb4:	1c 98       	mov	r8,lr
80007eb6:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80007eba:	c0 81       	brne	80007eca <_malloc_r+0x29e>
80007ebc:	68 19       	ld.w	r9,r4[0x4]
80007ebe:	f6 08 11 ff 	rsub	r8,r11,-1
80007ec2:	f3 e8 00 08 	and	r8,r9,r8
80007ec6:	89 18       	st.w	r4[0x4],r8
80007ec8:	c0 78       	rjmp	80007ed6 <_malloc_r+0x2aa>
80007eca:	f0 c9 00 08 	sub	r9,r8,8
80007ece:	20 13       	sub	r3,1
80007ed0:	70 08       	ld.w	r8,r8[0x0]
80007ed2:	12 38       	cp.w	r8,r9
80007ed4:	cf 10       	breq	80007eb6 <_malloc_r+0x28a>
80007ed6:	a1 7b       	lsl	r11,0x1
80007ed8:	68 18       	ld.w	r8,r4[0x4]
80007eda:	10 3b       	cp.w	r11,r8
80007edc:	e0 8b 00 0c 	brhi	80007ef4 <_malloc_r+0x2c8>
80007ee0:	58 0b       	cp.w	r11,0
80007ee2:	c0 90       	breq	80007ef4 <_malloc_r+0x2c8>
80007ee4:	04 93       	mov	r3,r2
80007ee6:	c0 38       	rjmp	80007eec <_malloc_r+0x2c0>
80007ee8:	2f c3       	sub	r3,-4
80007eea:	a1 7b       	lsl	r11,0x1
80007eec:	f7 e8 00 09 	and	r9,r11,r8
80007ef0:	ca 81       	brne	80007e40 <_malloc_r+0x214>
80007ef2:	cf bb       	rjmp	80007ee8 <_malloc_r+0x2bc>
80007ef4:	68 23       	ld.w	r3,r4[0x8]
80007ef6:	66 12       	ld.w	r2,r3[0x4]
80007ef8:	e0 12 ff fc 	andl	r2,0xfffc
80007efc:	0e 32       	cp.w	r2,r7
80007efe:	5f 39       	srlo	r9
80007f00:	e4 07 01 08 	sub	r8,r2,r7
80007f04:	58 f8       	cp.w	r8,15
80007f06:	5f aa       	srle	r10
80007f08:	f5 e9 10 09 	or	r9,r10,r9
80007f0c:	e0 80 00 96 	breq	80008038 <_malloc_r+0x40c>
80007f10:	e0 68 0b a4 	mov	r8,2980
80007f14:	70 01       	ld.w	r1,r8[0x0]
80007f16:	e0 68 07 d0 	mov	r8,2000
80007f1a:	2f 01       	sub	r1,-16
80007f1c:	70 08       	ld.w	r8,r8[0x0]
80007f1e:	0e 01       	add	r1,r7
80007f20:	5b f8       	cp.w	r8,-1
80007f22:	c0 40       	breq	80007f2a <_malloc_r+0x2fe>
80007f24:	28 11       	sub	r1,-127
80007f26:	e0 11 ff 80 	andl	r1,0xff80
80007f2a:	02 9b       	mov	r11,r1
80007f2c:	0a 9c       	mov	r12,r5
80007f2e:	c3 9d       	rcall	800081a0 <_sbrk_r>
80007f30:	18 96       	mov	r6,r12
80007f32:	5b fc       	cp.w	r12,-1
80007f34:	c7 30       	breq	8000801a <_malloc_r+0x3ee>
80007f36:	e6 02 00 08 	add	r8,r3,r2
80007f3a:	10 3c       	cp.w	r12,r8
80007f3c:	c0 32       	brcc	80007f42 <_malloc_r+0x316>
80007f3e:	08 33       	cp.w	r3,r4
80007f40:	c6 d1       	brne	8000801a <_malloc_r+0x3ee>
80007f42:	e0 6a 0b a8 	mov	r10,2984
80007f46:	74 09       	ld.w	r9,r10[0x0]
80007f48:	e2 09 00 09 	add	r9,r1,r9
80007f4c:	95 09       	st.w	r10[0x0],r9
80007f4e:	10 36       	cp.w	r6,r8
80007f50:	c0 a1       	brne	80007f64 <_malloc_r+0x338>
80007f52:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80007f56:	c0 71       	brne	80007f64 <_malloc_r+0x338>
80007f58:	e2 02 00 02 	add	r2,r1,r2
80007f5c:	68 28       	ld.w	r8,r4[0x8]
80007f5e:	a1 a2       	sbr	r2,0x0
80007f60:	91 12       	st.w	r8[0x4],r2
80007f62:	c4 d8       	rjmp	80007ffc <_malloc_r+0x3d0>
80007f64:	e0 6a 07 d0 	mov	r10,2000
80007f68:	74 0b       	ld.w	r11,r10[0x0]
80007f6a:	5b fb       	cp.w	r11,-1
80007f6c:	c0 31       	brne	80007f72 <_malloc_r+0x346>
80007f6e:	95 06       	st.w	r10[0x0],r6
80007f70:	c0 78       	rjmp	80007f7e <_malloc_r+0x352>
80007f72:	ec 09 00 09 	add	r9,r6,r9
80007f76:	e0 6a 0b a8 	mov	r10,2984
80007f7a:	10 19       	sub	r9,r8
80007f7c:	95 09       	st.w	r10[0x0],r9
80007f7e:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80007f82:	f0 09 11 08 	rsub	r9,r8,8
80007f86:	58 08       	cp.w	r8,0
80007f88:	f2 08 17 10 	movne	r8,r9
80007f8c:	ed d8 e1 06 	addne	r6,r6,r8
80007f90:	28 08       	sub	r8,-128
80007f92:	ec 01 00 01 	add	r1,r6,r1
80007f96:	0a 9c       	mov	r12,r5
80007f98:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007f9c:	f0 01 01 01 	sub	r1,r8,r1
80007fa0:	02 9b       	mov	r11,r1
80007fa2:	cf fc       	rcall	800081a0 <_sbrk_r>
80007fa4:	e0 68 0b a8 	mov	r8,2984
80007fa8:	5b fc       	cp.w	r12,-1
80007faa:	ec 0c 17 00 	moveq	r12,r6
80007fae:	f9 b1 00 00 	moveq	r1,0
80007fb2:	70 09       	ld.w	r9,r8[0x0]
80007fb4:	0c 1c       	sub	r12,r6
80007fb6:	89 26       	st.w	r4[0x8],r6
80007fb8:	02 0c       	add	r12,r1
80007fba:	12 01       	add	r1,r9
80007fbc:	a1 ac       	sbr	r12,0x0
80007fbe:	91 01       	st.w	r8[0x0],r1
80007fc0:	8d 1c       	st.w	r6[0x4],r12
80007fc2:	08 33       	cp.w	r3,r4
80007fc4:	c1 c0       	breq	80007ffc <_malloc_r+0x3d0>
80007fc6:	58 f2       	cp.w	r2,15
80007fc8:	e0 8b 00 05 	brhi	80007fd2 <_malloc_r+0x3a6>
80007fcc:	30 18       	mov	r8,1
80007fce:	8d 18       	st.w	r6[0x4],r8
80007fd0:	c2 58       	rjmp	8000801a <_malloc_r+0x3ee>
80007fd2:	30 59       	mov	r9,5
80007fd4:	20 c2       	sub	r2,12
80007fd6:	e0 12 ff f8 	andl	r2,0xfff8
80007fda:	e6 02 00 08 	add	r8,r3,r2
80007fde:	91 29       	st.w	r8[0x8],r9
80007fe0:	91 19       	st.w	r8[0x4],r9
80007fe2:	66 18       	ld.w	r8,r3[0x4]
80007fe4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007fe8:	e5 e8 10 08 	or	r8,r2,r8
80007fec:	87 18       	st.w	r3[0x4],r8
80007fee:	58 f2       	cp.w	r2,15
80007ff0:	e0 88 00 06 	brls	80007ffc <_malloc_r+0x3d0>
80007ff4:	e6 cb ff f8 	sub	r11,r3,-8
80007ff8:	0a 9c       	mov	r12,r5
80007ffa:	cc fd       	rcall	80008398 <_free_r>
80007ffc:	e0 69 0b a0 	mov	r9,2976
80008000:	72 0a       	ld.w	r10,r9[0x0]
80008002:	e0 68 0b a8 	mov	r8,2984
80008006:	70 08       	ld.w	r8,r8[0x0]
80008008:	14 38       	cp.w	r8,r10
8000800a:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000800e:	e0 69 0b 9c 	mov	r9,2972
80008012:	72 0a       	ld.w	r10,r9[0x0]
80008014:	14 38       	cp.w	r8,r10
80008016:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000801a:	68 28       	ld.w	r8,r4[0x8]
8000801c:	70 18       	ld.w	r8,r8[0x4]
8000801e:	e0 18 ff fc 	andl	r8,0xfffc
80008022:	0e 38       	cp.w	r8,r7
80008024:	5f 39       	srlo	r9
80008026:	0e 18       	sub	r8,r7
80008028:	58 f8       	cp.w	r8,15
8000802a:	5f aa       	srle	r10
8000802c:	f5 e9 10 09 	or	r9,r10,r9
80008030:	c0 40       	breq	80008038 <_malloc_r+0x40c>
80008032:	0a 9c       	mov	r12,r5
80008034:	cb 5c       	rcall	8000819e <__malloc_unlock>
80008036:	d8 3a       	popm	r0-r7,pc,r12=0
80008038:	68 26       	ld.w	r6,r4[0x8]
8000803a:	a1 a8       	sbr	r8,0x0
8000803c:	0e 99       	mov	r9,r7
8000803e:	a1 a9       	sbr	r9,0x0
80008040:	8d 19       	st.w	r6[0x4],r9
80008042:	ec 07 00 07 	add	r7,r6,r7
80008046:	0a 9c       	mov	r12,r5
80008048:	89 27       	st.w	r4[0x8],r7
8000804a:	8f 18       	st.w	r7[0x4],r8
8000804c:	ca 9c       	rcall	8000819e <__malloc_unlock>
8000804e:	ec cc ff f8 	sub	r12,r6,-8
80008052:	d8 32       	popm	r0-r7,pc

80008054 <memcpy>:
80008054:	58 8a       	cp.w	r10,8
80008056:	c2 f5       	brlt	800080b4 <memcpy+0x60>
80008058:	f9 eb 10 09 	or	r9,r12,r11
8000805c:	e2 19 00 03 	andl	r9,0x3,COH
80008060:	e0 81 00 97 	brne	8000818e <memcpy+0x13a>
80008064:	e0 4a 00 20 	cp.w	r10,32
80008068:	c3 b4       	brge	800080de <memcpy+0x8a>
8000806a:	f4 08 14 02 	asr	r8,r10,0x2
8000806e:	f0 09 11 08 	rsub	r9,r8,8
80008072:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80008076:	76 69       	ld.w	r9,r11[0x18]
80008078:	99 69       	st.w	r12[0x18],r9
8000807a:	76 59       	ld.w	r9,r11[0x14]
8000807c:	99 59       	st.w	r12[0x14],r9
8000807e:	76 49       	ld.w	r9,r11[0x10]
80008080:	99 49       	st.w	r12[0x10],r9
80008082:	76 39       	ld.w	r9,r11[0xc]
80008084:	99 39       	st.w	r12[0xc],r9
80008086:	76 29       	ld.w	r9,r11[0x8]
80008088:	99 29       	st.w	r12[0x8],r9
8000808a:	76 19       	ld.w	r9,r11[0x4]
8000808c:	99 19       	st.w	r12[0x4],r9
8000808e:	76 09       	ld.w	r9,r11[0x0]
80008090:	99 09       	st.w	r12[0x0],r9
80008092:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80008096:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000809a:	e0 1a 00 03 	andl	r10,0x3
8000809e:	f4 0a 11 04 	rsub	r10,r10,4
800080a2:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800080a6:	17 a9       	ld.ub	r9,r11[0x2]
800080a8:	b0 a9       	st.b	r8[0x2],r9
800080aa:	17 99       	ld.ub	r9,r11[0x1]
800080ac:	b0 99       	st.b	r8[0x1],r9
800080ae:	17 89       	ld.ub	r9,r11[0x0]
800080b0:	b0 89       	st.b	r8[0x0],r9
800080b2:	5e fc       	retal	r12
800080b4:	f4 0a 11 09 	rsub	r10,r10,9
800080b8:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800080bc:	17 f9       	ld.ub	r9,r11[0x7]
800080be:	b8 f9       	st.b	r12[0x7],r9
800080c0:	17 e9       	ld.ub	r9,r11[0x6]
800080c2:	b8 e9       	st.b	r12[0x6],r9
800080c4:	17 d9       	ld.ub	r9,r11[0x5]
800080c6:	b8 d9       	st.b	r12[0x5],r9
800080c8:	17 c9       	ld.ub	r9,r11[0x4]
800080ca:	b8 c9       	st.b	r12[0x4],r9
800080cc:	17 b9       	ld.ub	r9,r11[0x3]
800080ce:	b8 b9       	st.b	r12[0x3],r9
800080d0:	17 a9       	ld.ub	r9,r11[0x2]
800080d2:	b8 a9       	st.b	r12[0x2],r9
800080d4:	17 99       	ld.ub	r9,r11[0x1]
800080d6:	b8 99       	st.b	r12[0x1],r9
800080d8:	17 89       	ld.ub	r9,r11[0x0]
800080da:	b8 89       	st.b	r12[0x0],r9
800080dc:	5e fc       	retal	r12
800080de:	eb cd 40 c0 	pushm	r6-r7,lr
800080e2:	18 99       	mov	r9,r12
800080e4:	22 0a       	sub	r10,32
800080e6:	b7 07       	ld.d	r6,r11++
800080e8:	b3 26       	st.d	r9++,r6
800080ea:	b7 07       	ld.d	r6,r11++
800080ec:	b3 26       	st.d	r9++,r6
800080ee:	b7 07       	ld.d	r6,r11++
800080f0:	b3 26       	st.d	r9++,r6
800080f2:	b7 07       	ld.d	r6,r11++
800080f4:	b3 26       	st.d	r9++,r6
800080f6:	22 0a       	sub	r10,32
800080f8:	cf 74       	brge	800080e6 <memcpy+0x92>
800080fa:	2f 0a       	sub	r10,-16
800080fc:	c0 65       	brlt	80008108 <memcpy+0xb4>
800080fe:	b7 07       	ld.d	r6,r11++
80008100:	b3 26       	st.d	r9++,r6
80008102:	b7 07       	ld.d	r6,r11++
80008104:	b3 26       	st.d	r9++,r6
80008106:	21 0a       	sub	r10,16
80008108:	5c 3a       	neg	r10
8000810a:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000810e:	d7 03       	nop
80008110:	d7 03       	nop
80008112:	f7 36 00 0e 	ld.ub	r6,r11[14]
80008116:	f3 66 00 0e 	st.b	r9[14],r6
8000811a:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000811e:	f3 66 00 0d 	st.b	r9[13],r6
80008122:	f7 36 00 0c 	ld.ub	r6,r11[12]
80008126:	f3 66 00 0c 	st.b	r9[12],r6
8000812a:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000812e:	f3 66 00 0b 	st.b	r9[11],r6
80008132:	f7 36 00 0a 	ld.ub	r6,r11[10]
80008136:	f3 66 00 0a 	st.b	r9[10],r6
8000813a:	f7 36 00 09 	ld.ub	r6,r11[9]
8000813e:	f3 66 00 09 	st.b	r9[9],r6
80008142:	f7 36 00 08 	ld.ub	r6,r11[8]
80008146:	f3 66 00 08 	st.b	r9[8],r6
8000814a:	f7 36 00 07 	ld.ub	r6,r11[7]
8000814e:	f3 66 00 07 	st.b	r9[7],r6
80008152:	f7 36 00 06 	ld.ub	r6,r11[6]
80008156:	f3 66 00 06 	st.b	r9[6],r6
8000815a:	f7 36 00 05 	ld.ub	r6,r11[5]
8000815e:	f3 66 00 05 	st.b	r9[5],r6
80008162:	f7 36 00 04 	ld.ub	r6,r11[4]
80008166:	f3 66 00 04 	st.b	r9[4],r6
8000816a:	f7 36 00 03 	ld.ub	r6,r11[3]
8000816e:	f3 66 00 03 	st.b	r9[3],r6
80008172:	f7 36 00 02 	ld.ub	r6,r11[2]
80008176:	f3 66 00 02 	st.b	r9[2],r6
8000817a:	f7 36 00 01 	ld.ub	r6,r11[1]
8000817e:	f3 66 00 01 	st.b	r9[1],r6
80008182:	f7 36 00 00 	ld.ub	r6,r11[0]
80008186:	f3 66 00 00 	st.b	r9[0],r6
8000818a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000818e:	20 1a       	sub	r10,1
80008190:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80008194:	f8 0a 0b 09 	st.b	r12[r10],r9
80008198:	cf b1       	brne	8000818e <memcpy+0x13a>
8000819a:	5e fc       	retal	r12

8000819c <__malloc_lock>:
8000819c:	5e fc       	retal	r12

8000819e <__malloc_unlock>:
8000819e:	5e fc       	retal	r12

800081a0 <_sbrk_r>:
800081a0:	d4 21       	pushm	r4-r7,lr
800081a2:	30 08       	mov	r8,0
800081a4:	18 97       	mov	r7,r12
800081a6:	e0 66 0c 6c 	mov	r6,3180
800081aa:	16 9c       	mov	r12,r11
800081ac:	8d 08       	st.w	r6[0x0],r8
800081ae:	c6 bc       	rcall	80008284 <_sbrk>
800081b0:	5b fc       	cp.w	r12,-1
800081b2:	c0 51       	brne	800081bc <_sbrk_r+0x1c>
800081b4:	6c 08       	ld.w	r8,r6[0x0]
800081b6:	58 08       	cp.w	r8,0
800081b8:	ef f8 1a 03 	st.wne	r7[0xc],r8
800081bc:	d8 22       	popm	r4-r7,pc
800081be:	d7 03       	nop

800081c0 <_close>:
800081c0:	30 28       	mov	r8,2
800081c2:	d6 73       	breakpoint
800081c4:	3f fc       	mov	r12,-1
800081c6:	35 8b       	mov	r11,88
800081c8:	58 0c       	cp.w	r12,0
800081ca:	5e 4c       	retge	r12
800081cc:	e0 6a 0c 6c 	mov	r10,3180
800081d0:	95 0b       	st.w	r10[0x0],r11
800081d2:	5e fc       	retal	r12

800081d4 <_lseek>:
800081d4:	30 58       	mov	r8,5
800081d6:	d6 73       	breakpoint
800081d8:	3f fc       	mov	r12,-1
800081da:	35 8b       	mov	r11,88
800081dc:	58 0c       	cp.w	r12,0
800081de:	5e 4c       	retge	r12
800081e0:	e0 6a 0c 6c 	mov	r10,3180
800081e4:	95 0b       	st.w	r10[0x0],r11
800081e6:	5e fc       	retal	r12

800081e8 <_read>:
800081e8:	30 38       	mov	r8,3
800081ea:	d6 73       	breakpoint
800081ec:	3f fc       	mov	r12,-1
800081ee:	35 8b       	mov	r11,88
800081f0:	58 0c       	cp.w	r12,0
800081f2:	5e 4c       	retge	r12
800081f4:	e0 6a 0c 6c 	mov	r10,3180
800081f8:	95 0b       	st.w	r10[0x0],r11
800081fa:	5e fc       	retal	r12

800081fc <_write>:
800081fc:	30 48       	mov	r8,4
800081fe:	d6 73       	breakpoint
80008200:	3f fc       	mov	r12,-1
80008202:	35 8b       	mov	r11,88
80008204:	58 0c       	cp.w	r12,0
80008206:	5e 4c       	retge	r12
80008208:	e0 6a 0c 6c 	mov	r10,3180
8000820c:	95 0b       	st.w	r10[0x0],r11
8000820e:	5e fc       	retal	r12

80008210 <isatty>:
80008210:	30 b8       	mov	r8,11
80008212:	d6 73       	breakpoint
80008214:	3f fc       	mov	r12,-1
80008216:	35 8b       	mov	r11,88
80008218:	58 0c       	cp.w	r12,0
8000821a:	5e 4c       	retge	r12
8000821c:	e0 6a 0c 6c 	mov	r10,3180
80008220:	95 0b       	st.w	r10[0x0],r11
80008222:	5e fc       	retal	r12

80008224 <_fstat_host>:
80008224:	30 98       	mov	r8,9
80008226:	d6 73       	breakpoint
80008228:	3f fc       	mov	r12,-1
8000822a:	35 8b       	mov	r11,88
8000822c:	58 0c       	cp.w	r12,0
8000822e:	5e 4c       	retge	r12
80008230:	e0 6a 0c 6c 	mov	r10,3180
80008234:	95 0b       	st.w	r10[0x0],r11
80008236:	5e fc       	retal	r12

80008238 <_fstat>:
80008238:	d4 21       	pushm	r4-r7,lr
8000823a:	21 0d       	sub	sp,64
8000823c:	16 97       	mov	r7,r11
8000823e:	1a 9b       	mov	r11,sp
80008240:	cf 2f       	rcall	80008224 <_fstat_host>
80008242:	c0 34       	brge	80008248 <_fstat+0x10>
80008244:	3f fc       	mov	r12,-1
80008246:	c1 c8       	rjmp	8000827e <_fstat+0x46>
80008248:	40 08       	lddsp	r8,sp[0x0]
8000824a:	ae 08       	st.h	r7[0x0],r8
8000824c:	40 18       	lddsp	r8,sp[0x4]
8000824e:	ae 18       	st.h	r7[0x2],r8
80008250:	40 28       	lddsp	r8,sp[0x8]
80008252:	8f 18       	st.w	r7[0x4],r8
80008254:	40 38       	lddsp	r8,sp[0xc]
80008256:	ae 48       	st.h	r7[0x8],r8
80008258:	40 48       	lddsp	r8,sp[0x10]
8000825a:	ae 58       	st.h	r7[0xa],r8
8000825c:	40 58       	lddsp	r8,sp[0x14]
8000825e:	ae 68       	st.h	r7[0xc],r8
80008260:	40 68       	lddsp	r8,sp[0x18]
80008262:	ae 78       	st.h	r7[0xe],r8
80008264:	40 88       	lddsp	r8,sp[0x20]
80008266:	8f 48       	st.w	r7[0x10],r8
80008268:	40 a8       	lddsp	r8,sp[0x28]
8000826a:	8f b8       	st.w	r7[0x2c],r8
8000826c:	40 c8       	lddsp	r8,sp[0x30]
8000826e:	8f c8       	st.w	r7[0x30],r8
80008270:	40 d8       	lddsp	r8,sp[0x34]
80008272:	8f 58       	st.w	r7[0x14],r8
80008274:	40 e8       	lddsp	r8,sp[0x38]
80008276:	30 0c       	mov	r12,0
80008278:	8f 78       	st.w	r7[0x1c],r8
8000827a:	40 f8       	lddsp	r8,sp[0x3c]
8000827c:	8f 98       	st.w	r7[0x24],r8
8000827e:	2f 0d       	sub	sp,-64
80008280:	d8 22       	popm	r4-r7,pc
80008282:	d7 03       	nop

80008284 <_sbrk>:
80008284:	d4 01       	pushm	lr
80008286:	e0 68 0b d0 	mov	r8,3024
8000828a:	70 09       	ld.w	r9,r8[0x0]
8000828c:	58 09       	cp.w	r9,0
8000828e:	c0 41       	brne	80008296 <_sbrk+0x12>
80008290:	e0 69 0c 70 	mov	r9,3184
80008294:	91 09       	st.w	r8[0x0],r9
80008296:	e0 69 0b d0 	mov	r9,3024
8000829a:	e0 6a f0 00 	mov	r10,61440
8000829e:	72 08       	ld.w	r8,r9[0x0]
800082a0:	f0 0c 00 0c 	add	r12,r8,r12
800082a4:	14 3c       	cp.w	r12,r10
800082a6:	e0 8b 00 04 	brhi	800082ae <_sbrk+0x2a>
800082aa:	93 0c       	st.w	r9[0x0],r12
800082ac:	c0 58       	rjmp	800082b6 <_sbrk+0x32>
800082ae:	c2 9c       	rcall	80008300 <__errno>
800082b0:	30 c8       	mov	r8,12
800082b2:	99 08       	st.w	r12[0x0],r8
800082b4:	3f f8       	mov	r8,-1
800082b6:	10 9c       	mov	r12,r8
800082b8:	d8 02       	popm	pc
800082ba:	d7 03       	nop

800082bc <_vsprintf_r>:
800082bc:	d4 01       	pushm	lr
800082be:	21 7d       	sub	sp,92
800082c0:	e0 68 ff ff 	mov	r8,65535
800082c4:	ea 18 7f ff 	orh	r8,0x7fff
800082c8:	50 58       	stdsp	sp[0x14],r8
800082ca:	50 28       	stdsp	sp[0x8],r8
800082cc:	e0 68 02 08 	mov	r8,520
800082d0:	ba 68       	st.h	sp[0xc],r8
800082d2:	3f f8       	mov	r8,-1
800082d4:	50 4b       	stdsp	sp[0x10],r11
800082d6:	50 0b       	stdsp	sp[0x0],r11
800082d8:	ba 78       	st.h	sp[0xe],r8
800082da:	1a 9b       	mov	r11,sp
800082dc:	e0 a0 02 b8 	rcall	8000884c <_vfprintf_r>
800082e0:	30 09       	mov	r9,0
800082e2:	40 08       	lddsp	r8,sp[0x0]
800082e4:	b0 89       	st.b	r8[0x0],r9
800082e6:	2e 9d       	sub	sp,-92
800082e8:	d8 02       	popm	pc
800082ea:	d7 03       	nop

800082ec <vsprintf>:
800082ec:	d4 01       	pushm	lr
800082ee:	e0 68 08 c4 	mov	r8,2244
800082f2:	14 99       	mov	r9,r10
800082f4:	16 9a       	mov	r10,r11
800082f6:	18 9b       	mov	r11,r12
800082f8:	70 0c       	ld.w	r12,r8[0x0]
800082fa:	ce 1f       	rcall	800082bc <_vsprintf_r>
800082fc:	d8 02       	popm	pc
800082fe:	d7 03       	nop

80008300 <__errno>:
80008300:	e0 68 08 c4 	mov	r8,2244
80008304:	70 0c       	ld.w	r12,r8[0x0]
80008306:	2f 4c       	sub	r12,-12
80008308:	5e fc       	retal	r12
8000830a:	d7 03       	nop

8000830c <_malloc_trim_r>:
8000830c:	d4 21       	pushm	r4-r7,lr
8000830e:	16 95       	mov	r5,r11
80008310:	18 97       	mov	r7,r12
80008312:	c4 5f       	rcall	8000819c <__malloc_lock>
80008314:	e0 64 03 c4 	mov	r4,964
80008318:	68 28       	ld.w	r8,r4[0x8]
8000831a:	70 16       	ld.w	r6,r8[0x4]
8000831c:	e0 16 ff fc 	andl	r6,0xfffc
80008320:	ec c8 ff 91 	sub	r8,r6,-111
80008324:	f0 05 01 05 	sub	r5,r8,r5
80008328:	e0 15 ff 80 	andl	r5,0xff80
8000832c:	ea c5 00 80 	sub	r5,r5,128
80008330:	e0 45 00 7f 	cp.w	r5,127
80008334:	e0 8a 00 22 	brle	80008378 <_malloc_trim_r+0x6c>
80008338:	30 0b       	mov	r11,0
8000833a:	0e 9c       	mov	r12,r7
8000833c:	c3 2f       	rcall	800081a0 <_sbrk_r>
8000833e:	68 28       	ld.w	r8,r4[0x8]
80008340:	0c 08       	add	r8,r6
80008342:	10 3c       	cp.w	r12,r8
80008344:	c1 a1       	brne	80008378 <_malloc_trim_r+0x6c>
80008346:	ea 0b 11 00 	rsub	r11,r5,0
8000834a:	0e 9c       	mov	r12,r7
8000834c:	c2 af       	rcall	800081a0 <_sbrk_r>
8000834e:	5b fc       	cp.w	r12,-1
80008350:	c1 71       	brne	8000837e <_malloc_trim_r+0x72>
80008352:	30 0b       	mov	r11,0
80008354:	0e 9c       	mov	r12,r7
80008356:	c2 5f       	rcall	800081a0 <_sbrk_r>
80008358:	68 28       	ld.w	r8,r4[0x8]
8000835a:	f8 08 01 09 	sub	r9,r12,r8
8000835e:	58 f9       	cp.w	r9,15
80008360:	e0 8a 00 0c 	brle	80008378 <_malloc_trim_r+0x6c>
80008364:	a1 a9       	sbr	r9,0x0
80008366:	91 19       	st.w	r8[0x4],r9
80008368:	e0 68 07 d0 	mov	r8,2000
8000836c:	70 09       	ld.w	r9,r8[0x0]
8000836e:	e0 68 0b a8 	mov	r8,2984
80008372:	f8 09 01 09 	sub	r9,r12,r9
80008376:	91 09       	st.w	r8[0x0],r9
80008378:	0e 9c       	mov	r12,r7
8000837a:	c1 2f       	rcall	8000819e <__malloc_unlock>
8000837c:	d8 2a       	popm	r4-r7,pc,r12=0
8000837e:	68 28       	ld.w	r8,r4[0x8]
80008380:	0a 16       	sub	r6,r5
80008382:	a1 a6       	sbr	r6,0x0
80008384:	91 16       	st.w	r8[0x4],r6
80008386:	e0 68 0b a8 	mov	r8,2984
8000838a:	70 09       	ld.w	r9,r8[0x0]
8000838c:	0a 19       	sub	r9,r5
8000838e:	0e 9c       	mov	r12,r7
80008390:	91 09       	st.w	r8[0x0],r9
80008392:	c0 6f       	rcall	8000819e <__malloc_unlock>
80008394:	da 2a       	popm	r4-r7,pc,r12=1
80008396:	d7 03       	nop

80008398 <_free_r>:
80008398:	d4 21       	pushm	r4-r7,lr
8000839a:	16 96       	mov	r6,r11
8000839c:	18 97       	mov	r7,r12
8000839e:	58 0b       	cp.w	r11,0
800083a0:	e0 80 00 bd 	breq	8000851a <_free_r+0x182>
800083a4:	cf ce       	rcall	8000819c <__malloc_lock>
800083a6:	20 86       	sub	r6,8
800083a8:	e0 6a 03 c4 	mov	r10,964
800083ac:	6c 18       	ld.w	r8,r6[0x4]
800083ae:	74 2e       	ld.w	lr,r10[0x8]
800083b0:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800083b4:	a1 c8       	cbr	r8,0x0
800083b6:	ec 08 00 09 	add	r9,r6,r8
800083ba:	72 1b       	ld.w	r11,r9[0x4]
800083bc:	e0 1b ff fc 	andl	r11,0xfffc
800083c0:	1c 39       	cp.w	r9,lr
800083c2:	c1 d1       	brne	800083fc <_free_r+0x64>
800083c4:	f6 08 00 08 	add	r8,r11,r8
800083c8:	58 0c       	cp.w	r12,0
800083ca:	c0 81       	brne	800083da <_free_r+0x42>
800083cc:	6c 09       	ld.w	r9,r6[0x0]
800083ce:	12 16       	sub	r6,r9
800083d0:	12 08       	add	r8,r9
800083d2:	6c 3b       	ld.w	r11,r6[0xc]
800083d4:	6c 29       	ld.w	r9,r6[0x8]
800083d6:	97 29       	st.w	r11[0x8],r9
800083d8:	93 3b       	st.w	r9[0xc],r11
800083da:	10 99       	mov	r9,r8
800083dc:	95 26       	st.w	r10[0x8],r6
800083de:	a1 a9       	sbr	r9,0x0
800083e0:	8d 19       	st.w	r6[0x4],r9
800083e2:	e0 69 07 cc 	mov	r9,1996
800083e6:	72 09       	ld.w	r9,r9[0x0]
800083e8:	12 38       	cp.w	r8,r9
800083ea:	c0 63       	brcs	800083f6 <_free_r+0x5e>
800083ec:	e0 68 0b a4 	mov	r8,2980
800083f0:	0e 9c       	mov	r12,r7
800083f2:	70 0b       	ld.w	r11,r8[0x0]
800083f4:	c8 cf       	rcall	8000830c <_malloc_trim_r>
800083f6:	0e 9c       	mov	r12,r7
800083f8:	cd 3e       	rcall	8000819e <__malloc_unlock>
800083fa:	d8 22       	popm	r4-r7,pc
800083fc:	93 1b       	st.w	r9[0x4],r11
800083fe:	58 0c       	cp.w	r12,0
80008400:	c0 30       	breq	80008406 <_free_r+0x6e>
80008402:	30 0c       	mov	r12,0
80008404:	c1 08       	rjmp	80008424 <_free_r+0x8c>
80008406:	6c 0e       	ld.w	lr,r6[0x0]
80008408:	f4 c5 ff f8 	sub	r5,r10,-8
8000840c:	1c 16       	sub	r6,lr
8000840e:	1c 08       	add	r8,lr
80008410:	6c 2e       	ld.w	lr,r6[0x8]
80008412:	0a 3e       	cp.w	lr,r5
80008414:	f9 bc 00 01 	moveq	r12,1
80008418:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000841c:	eb fe 1a 02 	st.wne	r5[0x8],lr
80008420:	fd f5 1a 03 	st.wne	lr[0xc],r5
80008424:	f2 0b 00 0e 	add	lr,r9,r11
80008428:	7c 1e       	ld.w	lr,lr[0x4]
8000842a:	ed be 00 00 	bld	lr,0x0
8000842e:	c1 40       	breq	80008456 <_free_r+0xbe>
80008430:	16 08       	add	r8,r11
80008432:	58 0c       	cp.w	r12,0
80008434:	c0 d1       	brne	8000844e <_free_r+0xb6>
80008436:	e0 6e 03 c4 	mov	lr,964
8000843a:	72 2b       	ld.w	r11,r9[0x8]
8000843c:	2f 8e       	sub	lr,-8
8000843e:	1c 3b       	cp.w	r11,lr
80008440:	c0 71       	brne	8000844e <_free_r+0xb6>
80008442:	97 36       	st.w	r11[0xc],r6
80008444:	97 26       	st.w	r11[0x8],r6
80008446:	8d 2b       	st.w	r6[0x8],r11
80008448:	8d 3b       	st.w	r6[0xc],r11
8000844a:	30 1c       	mov	r12,1
8000844c:	c0 58       	rjmp	80008456 <_free_r+0xbe>
8000844e:	72 2b       	ld.w	r11,r9[0x8]
80008450:	72 39       	ld.w	r9,r9[0xc]
80008452:	93 2b       	st.w	r9[0x8],r11
80008454:	97 39       	st.w	r11[0xc],r9
80008456:	10 99       	mov	r9,r8
80008458:	ec 08 09 08 	st.w	r6[r8],r8
8000845c:	a1 a9       	sbr	r9,0x0
8000845e:	8d 19       	st.w	r6[0x4],r9
80008460:	58 0c       	cp.w	r12,0
80008462:	c5 a1       	brne	80008516 <_free_r+0x17e>
80008464:	e0 48 01 ff 	cp.w	r8,511
80008468:	e0 8b 00 13 	brhi	8000848e <_free_r+0xf6>
8000846c:	a3 98       	lsr	r8,0x3
8000846e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80008472:	72 2b       	ld.w	r11,r9[0x8]
80008474:	8d 39       	st.w	r6[0xc],r9
80008476:	8d 2b       	st.w	r6[0x8],r11
80008478:	97 36       	st.w	r11[0xc],r6
8000847a:	93 26       	st.w	r9[0x8],r6
8000847c:	a3 48       	asr	r8,0x2
8000847e:	74 19       	ld.w	r9,r10[0x4]
80008480:	30 1b       	mov	r11,1
80008482:	f6 08 09 48 	lsl	r8,r11,r8
80008486:	f3 e8 10 08 	or	r8,r9,r8
8000848a:	95 18       	st.w	r10[0x4],r8
8000848c:	c4 58       	rjmp	80008516 <_free_r+0x17e>
8000848e:	f0 0b 16 09 	lsr	r11,r8,0x9
80008492:	58 4b       	cp.w	r11,4
80008494:	e0 8b 00 06 	brhi	800084a0 <_free_r+0x108>
80008498:	f0 0b 16 06 	lsr	r11,r8,0x6
8000849c:	2c 8b       	sub	r11,-56
8000849e:	c2 08       	rjmp	800084de <_free_r+0x146>
800084a0:	59 4b       	cp.w	r11,20
800084a2:	e0 8b 00 04 	brhi	800084aa <_free_r+0x112>
800084a6:	2a 5b       	sub	r11,-91
800084a8:	c1 b8       	rjmp	800084de <_free_r+0x146>
800084aa:	e0 4b 00 54 	cp.w	r11,84
800084ae:	e0 8b 00 06 	brhi	800084ba <_free_r+0x122>
800084b2:	f0 0b 16 0c 	lsr	r11,r8,0xc
800084b6:	29 2b       	sub	r11,-110
800084b8:	c1 38       	rjmp	800084de <_free_r+0x146>
800084ba:	e0 4b 01 54 	cp.w	r11,340
800084be:	e0 8b 00 06 	brhi	800084ca <_free_r+0x132>
800084c2:	f0 0b 16 0f 	lsr	r11,r8,0xf
800084c6:	28 9b       	sub	r11,-119
800084c8:	c0 b8       	rjmp	800084de <_free_r+0x146>
800084ca:	e0 4b 05 54 	cp.w	r11,1364
800084ce:	e0 88 00 05 	brls	800084d8 <_free_r+0x140>
800084d2:	37 eb       	mov	r11,126
800084d4:	c0 58       	rjmp	800084de <_free_r+0x146>
800084d6:	d7 03       	nop
800084d8:	f0 0b 16 12 	lsr	r11,r8,0x12
800084dc:	28 4b       	sub	r11,-124
800084de:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800084e2:	78 29       	ld.w	r9,r12[0x8]
800084e4:	18 39       	cp.w	r9,r12
800084e6:	c0 e1       	brne	80008502 <_free_r+0x16a>
800084e8:	74 18       	ld.w	r8,r10[0x4]
800084ea:	a3 4b       	asr	r11,0x2
800084ec:	30 1c       	mov	r12,1
800084ee:	f8 0b 09 4b 	lsl	r11,r12,r11
800084f2:	f1 eb 10 0b 	or	r11,r8,r11
800084f6:	12 98       	mov	r8,r9
800084f8:	95 1b       	st.w	r10[0x4],r11
800084fa:	c0 a8       	rjmp	8000850e <_free_r+0x176>
800084fc:	72 29       	ld.w	r9,r9[0x8]
800084fe:	18 39       	cp.w	r9,r12
80008500:	c0 60       	breq	8000850c <_free_r+0x174>
80008502:	72 1a       	ld.w	r10,r9[0x4]
80008504:	e0 1a ff fc 	andl	r10,0xfffc
80008508:	14 38       	cp.w	r8,r10
8000850a:	cf 93       	brcs	800084fc <_free_r+0x164>
8000850c:	72 38       	ld.w	r8,r9[0xc]
8000850e:	8d 38       	st.w	r6[0xc],r8
80008510:	8d 29       	st.w	r6[0x8],r9
80008512:	93 36       	st.w	r9[0xc],r6
80008514:	91 26       	st.w	r8[0x8],r6
80008516:	0e 9c       	mov	r12,r7
80008518:	c4 3e       	rcall	8000819e <__malloc_unlock>
8000851a:	d8 22       	popm	r4-r7,pc

8000851c <get_arg>:
8000851c:	d4 31       	pushm	r0-r7,lr
8000851e:	20 8d       	sub	sp,32
80008520:	fa c4 ff bc 	sub	r4,sp,-68
80008524:	50 4b       	stdsp	sp[0x10],r11
80008526:	68 2e       	ld.w	lr,r4[0x8]
80008528:	50 58       	stdsp	sp[0x14],r8
8000852a:	12 96       	mov	r6,r9
8000852c:	7c 0b       	ld.w	r11,lr[0x0]
8000852e:	70 05       	ld.w	r5,r8[0x0]
80008530:	50 6e       	stdsp	sp[0x18],lr
80008532:	58 0b       	cp.w	r11,0
80008534:	f4 0b 17 00 	moveq	r11,r10
80008538:	68 03       	ld.w	r3,r4[0x0]
8000853a:	68 11       	ld.w	r1,r4[0x4]
8000853c:	40 49       	lddsp	r9,sp[0x10]
8000853e:	30 08       	mov	r8,0
80008540:	c2 89       	rjmp	80008790 <get_arg+0x274>
80008542:	2f fb       	sub	r11,-1
80008544:	32 5c       	mov	r12,37
80008546:	17 8a       	ld.ub	r10,r11[0x0]
80008548:	f8 0a 18 00 	cp.b	r10,r12
8000854c:	5f 1e       	srne	lr
8000854e:	f0 0a 18 00 	cp.b	r10,r8
80008552:	5f 1c       	srne	r12
80008554:	fd ec 00 0c 	and	r12,lr,r12
80008558:	f0 0c 18 00 	cp.b	r12,r8
8000855c:	cf 31       	brne	80008542 <get_arg+0x26>
8000855e:	58 0a       	cp.w	r10,0
80008560:	e0 80 01 25 	breq	800087aa <get_arg+0x28e>
80008564:	30 0c       	mov	r12,0
80008566:	3f fa       	mov	r10,-1
80008568:	18 90       	mov	r0,r12
8000856a:	50 3a       	stdsp	sp[0xc],r10
8000856c:	18 94       	mov	r4,r12
8000856e:	18 92       	mov	r2,r12
80008570:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80008574:	16 97       	mov	r7,r11
80008576:	50 7c       	stdsp	sp[0x1c],r12
80008578:	fe cc a8 94 	sub	r12,pc,-22380
8000857c:	0f 3a       	ld.ub	r10,r7++
8000857e:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80008582:	40 7c       	lddsp	r12,sp[0x1c]
80008584:	1c 0c       	add	r12,lr
80008586:	fe ce a9 6a 	sub	lr,pc,-22166
8000858a:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000858e:	20 1e       	sub	lr,1
80008590:	50 0e       	stdsp	sp[0x0],lr
80008592:	fe ce a9 e2 	sub	lr,pc,-22046
80008596:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000859a:	50 7c       	stdsp	sp[0x1c],r12
8000859c:	40 0c       	lddsp	r12,sp[0x0]
8000859e:	58 7c       	cp.w	r12,7
800085a0:	e0 8b 00 f1 	brhi	80008782 <get_arg+0x266>
800085a4:	fe ce ab 94 	sub	lr,pc,-21612
800085a8:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
800085ac:	36 8b       	mov	r11,104
800085ae:	f6 0a 18 00 	cp.b	r10,r11
800085b2:	e0 80 00 e8 	breq	80008782 <get_arg+0x266>
800085b6:	37 1b       	mov	r11,113
800085b8:	f6 0a 18 00 	cp.b	r10,r11
800085bc:	c0 70       	breq	800085ca <get_arg+0xae>
800085be:	34 cb       	mov	r11,76
800085c0:	f6 0a 18 00 	cp.b	r10,r11
800085c4:	c0 51       	brne	800085ce <get_arg+0xb2>
800085c6:	a3 b4       	sbr	r4,0x3
800085c8:	cd d8       	rjmp	80008782 <get_arg+0x266>
800085ca:	a5 b4       	sbr	r4,0x5
800085cc:	cd b8       	rjmp	80008782 <get_arg+0x266>
800085ce:	08 9a       	mov	r10,r4
800085d0:	0e 9b       	mov	r11,r7
800085d2:	a5 aa       	sbr	r10,0x4
800085d4:	17 3c       	ld.ub	r12,r11++
800085d6:	a5 b4       	sbr	r4,0x5
800085d8:	36 ce       	mov	lr,108
800085da:	fc 0c 18 00 	cp.b	r12,lr
800085de:	e0 80 00 d3 	breq	80008784 <get_arg+0x268>
800085e2:	14 94       	mov	r4,r10
800085e4:	cc f8       	rjmp	80008782 <get_arg+0x266>
800085e6:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
800085ea:	36 7c       	mov	r12,103
800085ec:	f8 0a 18 00 	cp.b	r10,r12
800085f0:	e0 8b 00 27 	brhi	8000863e <get_arg+0x122>
800085f4:	36 5b       	mov	r11,101
800085f6:	f6 0a 18 00 	cp.b	r10,r11
800085fa:	c4 82       	brcc	8000868a <get_arg+0x16e>
800085fc:	34 fb       	mov	r11,79
800085fe:	f6 0a 18 00 	cp.b	r10,r11
80008602:	c4 80       	breq	80008692 <get_arg+0x176>
80008604:	e0 8b 00 0c 	brhi	8000861c <get_arg+0x100>
80008608:	34 5b       	mov	r11,69
8000860a:	f6 0a 18 00 	cp.b	r10,r11
8000860e:	c3 e0       	breq	8000868a <get_arg+0x16e>
80008610:	34 7b       	mov	r11,71
80008612:	f6 0a 18 00 	cp.b	r10,r11
80008616:	c3 a0       	breq	8000868a <get_arg+0x16e>
80008618:	34 4b       	mov	r11,68
8000861a:	c0 88       	rjmp	8000862a <get_arg+0x10e>
8000861c:	35 8b       	mov	r11,88
8000861e:	f6 0a 18 00 	cp.b	r10,r11
80008622:	c2 c0       	breq	8000867a <get_arg+0x15e>
80008624:	e0 8b 00 07 	brhi	80008632 <get_arg+0x116>
80008628:	35 5b       	mov	r11,85
8000862a:	f6 0a 18 00 	cp.b	r10,r11
8000862e:	c3 51       	brne	80008698 <get_arg+0x17c>
80008630:	c3 18       	rjmp	80008692 <get_arg+0x176>
80008632:	36 3b       	mov	r11,99
80008634:	f6 0a 18 00 	cp.b	r10,r11
80008638:	c2 f0       	breq	80008696 <get_arg+0x17a>
8000863a:	36 4b       	mov	r11,100
8000863c:	c0 e8       	rjmp	80008658 <get_arg+0x13c>
8000863e:	37 0b       	mov	r11,112
80008640:	f6 0a 18 00 	cp.b	r10,r11
80008644:	c2 50       	breq	8000868e <get_arg+0x172>
80008646:	e0 8b 00 0d 	brhi	80008660 <get_arg+0x144>
8000864a:	36 eb       	mov	r11,110
8000864c:	f6 0a 18 00 	cp.b	r10,r11
80008650:	c1 f0       	breq	8000868e <get_arg+0x172>
80008652:	e0 8b 00 14 	brhi	8000867a <get_arg+0x15e>
80008656:	36 9b       	mov	r11,105
80008658:	f6 0a 18 00 	cp.b	r10,r11
8000865c:	c1 e1       	brne	80008698 <get_arg+0x17c>
8000865e:	c0 e8       	rjmp	8000867a <get_arg+0x15e>
80008660:	37 5b       	mov	r11,117
80008662:	f6 0a 18 00 	cp.b	r10,r11
80008666:	c0 a0       	breq	8000867a <get_arg+0x15e>
80008668:	37 8b       	mov	r11,120
8000866a:	f6 0a 18 00 	cp.b	r10,r11
8000866e:	c0 60       	breq	8000867a <get_arg+0x15e>
80008670:	37 3b       	mov	r11,115
80008672:	f6 0a 18 00 	cp.b	r10,r11
80008676:	c1 11       	brne	80008698 <get_arg+0x17c>
80008678:	c0 b8       	rjmp	8000868e <get_arg+0x172>
8000867a:	ed b4 00 04 	bld	r4,0x4
8000867e:	c0 a0       	breq	80008692 <get_arg+0x176>
80008680:	ed b4 00 05 	bld	r4,0x5
80008684:	c0 91       	brne	80008696 <get_arg+0x17a>
80008686:	30 20       	mov	r0,2
80008688:	c0 88       	rjmp	80008698 <get_arg+0x17c>
8000868a:	30 40       	mov	r0,4
8000868c:	c0 68       	rjmp	80008698 <get_arg+0x17c>
8000868e:	30 30       	mov	r0,3
80008690:	c0 48       	rjmp	80008698 <get_arg+0x17c>
80008692:	30 10       	mov	r0,1
80008694:	c0 28       	rjmp	80008698 <get_arg+0x17c>
80008696:	30 00       	mov	r0,0
80008698:	40 3b       	lddsp	r11,sp[0xc]
8000869a:	5b fb       	cp.w	r11,-1
8000869c:	c0 40       	breq	800086a4 <get_arg+0x188>
8000869e:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
800086a2:	c7 08       	rjmp	80008782 <get_arg+0x266>
800086a4:	58 60       	cp.w	r0,6
800086a6:	e0 8b 00 6e 	brhi	80008782 <get_arg+0x266>
800086aa:	6c 0a       	ld.w	r10,r6[0x0]
800086ac:	ea cc ff ff 	sub	r12,r5,-1
800086b0:	fe ce ac 80 	sub	lr,pc,-21376
800086b4:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
800086b8:	f4 cb ff f8 	sub	r11,r10,-8
800086bc:	8d 0b       	st.w	r6[0x0],r11
800086be:	f4 ea 00 00 	ld.d	r10,r10[0]
800086c2:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800086c6:	c0 f8       	rjmp	800086e4 <get_arg+0x1c8>
800086c8:	f4 cb ff fc 	sub	r11,r10,-4
800086cc:	8d 0b       	st.w	r6[0x0],r11
800086ce:	74 0a       	ld.w	r10,r10[0x0]
800086d0:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800086d4:	c0 88       	rjmp	800086e4 <get_arg+0x1c8>
800086d6:	f4 cb ff f8 	sub	r11,r10,-8
800086da:	8d 0b       	st.w	r6[0x0],r11
800086dc:	f4 ea 00 00 	ld.d	r10,r10[0]
800086e0:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800086e4:	0e 9b       	mov	r11,r7
800086e6:	18 95       	mov	r5,r12
800086e8:	c4 e8       	rjmp	80008784 <get_arg+0x268>
800086ea:	62 0a       	ld.w	r10,r1[0x0]
800086ec:	5b fa       	cp.w	r10,-1
800086ee:	c0 b1       	brne	80008704 <get_arg+0x1e8>
800086f0:	50 19       	stdsp	sp[0x4],r9
800086f2:	50 28       	stdsp	sp[0x8],r8
800086f4:	e0 6a 00 80 	mov	r10,128
800086f8:	30 0b       	mov	r11,0
800086fa:	02 9c       	mov	r12,r1
800086fc:	e0 a0 1a 3e 	rcall	8000bb78 <memset>
80008700:	40 28       	lddsp	r8,sp[0x8]
80008702:	40 19       	lddsp	r9,sp[0x4]
80008704:	e4 cc 00 01 	sub	r12,r2,1
80008708:	0e 9b       	mov	r11,r7
8000870a:	50 3c       	stdsp	sp[0xc],r12
8000870c:	f2 0c 0c 49 	max	r9,r9,r12
80008710:	c3 a8       	rjmp	80008784 <get_arg+0x268>
80008712:	62 0a       	ld.w	r10,r1[0x0]
80008714:	5b fa       	cp.w	r10,-1
80008716:	c0 b1       	brne	8000872c <get_arg+0x210>
80008718:	50 19       	stdsp	sp[0x4],r9
8000871a:	50 28       	stdsp	sp[0x8],r8
8000871c:	e0 6a 00 80 	mov	r10,128
80008720:	30 0b       	mov	r11,0
80008722:	02 9c       	mov	r12,r1
80008724:	e0 a0 1a 2a 	rcall	8000bb78 <memset>
80008728:	40 28       	lddsp	r8,sp[0x8]
8000872a:	40 19       	lddsp	r9,sp[0x4]
8000872c:	20 12       	sub	r2,1
8000872e:	30 0a       	mov	r10,0
80008730:	0e 9b       	mov	r11,r7
80008732:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80008736:	f2 02 0c 49 	max	r9,r9,r2
8000873a:	c2 58       	rjmp	80008784 <get_arg+0x268>
8000873c:	16 97       	mov	r7,r11
8000873e:	6c 0a       	ld.w	r10,r6[0x0]
80008740:	f4 cb ff fc 	sub	r11,r10,-4
80008744:	8d 0b       	st.w	r6[0x0],r11
80008746:	74 0a       	ld.w	r10,r10[0x0]
80008748:	0e 9b       	mov	r11,r7
8000874a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000874e:	2f f5       	sub	r5,-1
80008750:	c1 a8       	rjmp	80008784 <get_arg+0x268>
80008752:	f4 c2 00 30 	sub	r2,r10,48
80008756:	c0 68       	rjmp	80008762 <get_arg+0x246>
80008758:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000875c:	2f f7       	sub	r7,-1
8000875e:	f4 02 00 12 	add	r2,r10,r2<<0x1
80008762:	0f 8a       	ld.ub	r10,r7[0x0]
80008764:	58 0a       	cp.w	r10,0
80008766:	c0 e0       	breq	80008782 <get_arg+0x266>
80008768:	23 0a       	sub	r10,48
8000876a:	58 9a       	cp.w	r10,9
8000876c:	fe 98 ff f6 	brls	80008758 <get_arg+0x23c>
80008770:	c0 98       	rjmp	80008782 <get_arg+0x266>
80008772:	2f f7       	sub	r7,-1
80008774:	0f 8a       	ld.ub	r10,r7[0x0]
80008776:	58 0a       	cp.w	r10,0
80008778:	c0 50       	breq	80008782 <get_arg+0x266>
8000877a:	23 0a       	sub	r10,48
8000877c:	58 9a       	cp.w	r10,9
8000877e:	fe 98 ff fa 	brls	80008772 <get_arg+0x256>
80008782:	0e 9b       	mov	r11,r7
80008784:	40 7c       	lddsp	r12,sp[0x1c]
80008786:	30 ba       	mov	r10,11
80008788:	f4 0c 18 00 	cp.b	r12,r10
8000878c:	fe 91 fe f2 	brne	80008570 <get_arg+0x54>
80008790:	40 42       	lddsp	r2,sp[0x10]
80008792:	17 8c       	ld.ub	r12,r11[0x0]
80008794:	0a 32       	cp.w	r2,r5
80008796:	5f 4a       	srge	r10
80008798:	f0 0c 18 00 	cp.b	r12,r8
8000879c:	5f 1c       	srne	r12
8000879e:	f9 ea 00 0a 	and	r10,r12,r10
800087a2:	f0 0a 18 00 	cp.b	r10,r8
800087a6:	fe 91 fe cf 	brne	80008544 <get_arg+0x28>
800087aa:	30 08       	mov	r8,0
800087ac:	40 4e       	lddsp	lr,sp[0x10]
800087ae:	17 8a       	ld.ub	r10,r11[0x0]
800087b0:	e2 05 00 21 	add	r1,r1,r5<<0x2
800087b4:	f0 0a 18 00 	cp.b	r10,r8
800087b8:	fc 09 17 10 	movne	r9,lr
800087bc:	e6 05 00 38 	add	r8,r3,r5<<0x3
800087c0:	06 9e       	mov	lr,r3
800087c2:	c2 a8       	rjmp	80008816 <get_arg+0x2fa>
800087c4:	62 0a       	ld.w	r10,r1[0x0]
800087c6:	58 3a       	cp.w	r10,3
800087c8:	c1 e0       	breq	80008804 <get_arg+0x2e8>
800087ca:	e0 89 00 07 	brgt	800087d8 <get_arg+0x2bc>
800087ce:	58 1a       	cp.w	r10,1
800087d0:	c1 a0       	breq	80008804 <get_arg+0x2e8>
800087d2:	58 2a       	cp.w	r10,2
800087d4:	c1 81       	brne	80008804 <get_arg+0x2e8>
800087d6:	c0 58       	rjmp	800087e0 <get_arg+0x2c4>
800087d8:	58 5a       	cp.w	r10,5
800087da:	c0 c0       	breq	800087f2 <get_arg+0x2d6>
800087dc:	c0 b5       	brlt	800087f2 <get_arg+0x2d6>
800087de:	c1 38       	rjmp	80008804 <get_arg+0x2e8>
800087e0:	6c 0a       	ld.w	r10,r6[0x0]
800087e2:	f4 cc ff f8 	sub	r12,r10,-8
800087e6:	8d 0c       	st.w	r6[0x0],r12
800087e8:	f4 e2 00 00 	ld.d	r2,r10[0]
800087ec:	f0 e3 00 00 	st.d	r8[0],r2
800087f0:	c1 08       	rjmp	80008810 <get_arg+0x2f4>
800087f2:	6c 0a       	ld.w	r10,r6[0x0]
800087f4:	f4 cc ff f8 	sub	r12,r10,-8
800087f8:	8d 0c       	st.w	r6[0x0],r12
800087fa:	f4 e2 00 00 	ld.d	r2,r10[0]
800087fe:	f0 e3 00 00 	st.d	r8[0],r2
80008802:	c0 78       	rjmp	80008810 <get_arg+0x2f4>
80008804:	6c 0a       	ld.w	r10,r6[0x0]
80008806:	f4 cc ff fc 	sub	r12,r10,-4
8000880a:	8d 0c       	st.w	r6[0x0],r12
8000880c:	74 0a       	ld.w	r10,r10[0x0]
8000880e:	91 0a       	st.w	r8[0x0],r10
80008810:	2f f5       	sub	r5,-1
80008812:	2f 88       	sub	r8,-8
80008814:	2f c1       	sub	r1,-4
80008816:	12 35       	cp.w	r5,r9
80008818:	fe 9a ff d6 	brle	800087c4 <get_arg+0x2a8>
8000881c:	1c 93       	mov	r3,lr
8000881e:	40 52       	lddsp	r2,sp[0x14]
80008820:	40 6e       	lddsp	lr,sp[0x18]
80008822:	85 05       	st.w	r2[0x0],r5
80008824:	9d 0b       	st.w	lr[0x0],r11
80008826:	40 4b       	lddsp	r11,sp[0x10]
80008828:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000882c:	2f 8d       	sub	sp,-32
8000882e:	d8 32       	popm	r0-r7,pc

80008830 <__sprint_r>:
80008830:	d4 21       	pushm	r4-r7,lr
80008832:	14 97       	mov	r7,r10
80008834:	74 28       	ld.w	r8,r10[0x8]
80008836:	58 08       	cp.w	r8,0
80008838:	c0 41       	brne	80008840 <__sprint_r+0x10>
8000883a:	95 18       	st.w	r10[0x4],r8
8000883c:	10 9c       	mov	r12,r8
8000883e:	d8 22       	popm	r4-r7,pc
80008840:	e0 a0 17 a2 	rcall	8000b784 <__sfvwrite_r>
80008844:	30 08       	mov	r8,0
80008846:	8f 18       	st.w	r7[0x4],r8
80008848:	8f 28       	st.w	r7[0x8],r8
8000884a:	d8 22       	popm	r4-r7,pc

8000884c <_vfprintf_r>:
8000884c:	d4 31       	pushm	r0-r7,lr
8000884e:	fa cd 06 bc 	sub	sp,sp,1724
80008852:	51 09       	stdsp	sp[0x40],r9
80008854:	16 91       	mov	r1,r11
80008856:	14 97       	mov	r7,r10
80008858:	18 95       	mov	r5,r12
8000885a:	e0 a0 19 03 	rcall	8000ba60 <_localeconv_r>
8000885e:	78 0c       	ld.w	r12,r12[0x0]
80008860:	50 cc       	stdsp	sp[0x30],r12
80008862:	58 05       	cp.w	r5,0
80008864:	c0 70       	breq	80008872 <_vfprintf_r+0x26>
80008866:	6a 68       	ld.w	r8,r5[0x18]
80008868:	58 08       	cp.w	r8,0
8000886a:	c0 41       	brne	80008872 <_vfprintf_r+0x26>
8000886c:	0a 9c       	mov	r12,r5
8000886e:	e0 a0 17 3d 	rcall	8000b6e8 <__sinit>
80008872:	fe c8 aa 7e 	sub	r8,pc,-21890
80008876:	10 31       	cp.w	r1,r8
80008878:	c0 31       	brne	8000887e <_vfprintf_r+0x32>
8000887a:	6a 01       	ld.w	r1,r5[0x0]
8000887c:	c0 c8       	rjmp	80008894 <_vfprintf_r+0x48>
8000887e:	fe c8 aa 6a 	sub	r8,pc,-21910
80008882:	10 31       	cp.w	r1,r8
80008884:	c0 31       	brne	8000888a <_vfprintf_r+0x3e>
80008886:	6a 11       	ld.w	r1,r5[0x4]
80008888:	c0 68       	rjmp	80008894 <_vfprintf_r+0x48>
8000888a:	fe c8 aa 56 	sub	r8,pc,-21930
8000888e:	10 31       	cp.w	r1,r8
80008890:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80008894:	82 68       	ld.sh	r8,r1[0xc]
80008896:	ed b8 00 03 	bld	r8,0x3
8000889a:	c0 41       	brne	800088a2 <_vfprintf_r+0x56>
8000889c:	62 48       	ld.w	r8,r1[0x10]
8000889e:	58 08       	cp.w	r8,0
800088a0:	c0 71       	brne	800088ae <_vfprintf_r+0x62>
800088a2:	02 9b       	mov	r11,r1
800088a4:	0a 9c       	mov	r12,r5
800088a6:	e0 a0 0f 5d 	rcall	8000a760 <__swsetup_r>
800088aa:	e0 81 0f 54 	brne	8000a752 <_vfprintf_r+0x1f06>
800088ae:	82 68       	ld.sh	r8,r1[0xc]
800088b0:	10 99       	mov	r9,r8
800088b2:	e2 19 00 1a 	andl	r9,0x1a,COH
800088b6:	58 a9       	cp.w	r9,10
800088b8:	c3 c1       	brne	80008930 <_vfprintf_r+0xe4>
800088ba:	82 79       	ld.sh	r9,r1[0xe]
800088bc:	30 0a       	mov	r10,0
800088be:	f4 09 19 00 	cp.h	r9,r10
800088c2:	c3 75       	brlt	80008930 <_vfprintf_r+0xe4>
800088c4:	a1 d8       	cbr	r8,0x1
800088c6:	fb 58 05 d0 	st.h	sp[1488],r8
800088ca:	62 88       	ld.w	r8,r1[0x20]
800088cc:	fb 48 05 e4 	st.w	sp[1508],r8
800088d0:	62 a8       	ld.w	r8,r1[0x28]
800088d2:	fb 48 05 ec 	st.w	sp[1516],r8
800088d6:	fa c8 ff bc 	sub	r8,sp,-68
800088da:	fb 48 05 d4 	st.w	sp[1492],r8
800088de:	fb 48 05 c4 	st.w	sp[1476],r8
800088e2:	e0 68 04 00 	mov	r8,1024
800088e6:	fb 48 05 d8 	st.w	sp[1496],r8
800088ea:	fb 48 05 cc 	st.w	sp[1484],r8
800088ee:	30 08       	mov	r8,0
800088f0:	fb 59 05 d2 	st.h	sp[1490],r9
800088f4:	0e 9a       	mov	r10,r7
800088f6:	41 09       	lddsp	r9,sp[0x40]
800088f8:	fa c7 fa 3c 	sub	r7,sp,-1476
800088fc:	fb 48 05 dc 	st.w	sp[1500],r8
80008900:	0a 9c       	mov	r12,r5
80008902:	0e 9b       	mov	r11,r7
80008904:	ca 4f       	rcall	8000884c <_vfprintf_r>
80008906:	50 bc       	stdsp	sp[0x2c],r12
80008908:	c0 95       	brlt	8000891a <_vfprintf_r+0xce>
8000890a:	0e 9b       	mov	r11,r7
8000890c:	0a 9c       	mov	r12,r5
8000890e:	e0 a0 16 15 	rcall	8000b538 <_fflush_r>
80008912:	40 be       	lddsp	lr,sp[0x2c]
80008914:	f9 be 01 ff 	movne	lr,-1
80008918:	50 be       	stdsp	sp[0x2c],lr
8000891a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000891e:	ed b8 00 06 	bld	r8,0x6
80008922:	e0 81 0f 1a 	brne	8000a756 <_vfprintf_r+0x1f0a>
80008926:	82 68       	ld.sh	r8,r1[0xc]
80008928:	a7 a8       	sbr	r8,0x6
8000892a:	a2 68       	st.h	r1[0xc],r8
8000892c:	e0 8f 0f 15 	bral	8000a756 <_vfprintf_r+0x1f0a>
80008930:	30 08       	mov	r8,0
80008932:	fb 48 06 b4 	st.w	sp[1716],r8
80008936:	fb 48 06 90 	st.w	sp[1680],r8
8000893a:	fb 48 06 8c 	st.w	sp[1676],r8
8000893e:	fb 48 06 b0 	st.w	sp[1712],r8
80008942:	30 08       	mov	r8,0
80008944:	30 09       	mov	r9,0
80008946:	50 a7       	stdsp	sp[0x28],r7
80008948:	50 78       	stdsp	sp[0x1c],r8
8000894a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000894e:	3f f8       	mov	r8,-1
80008950:	50 59       	stdsp	sp[0x14],r9
80008952:	fb 43 06 88 	st.w	sp[1672],r3
80008956:	fb 48 05 44 	st.w	sp[1348],r8
8000895a:	12 9c       	mov	r12,r9
8000895c:	50 69       	stdsp	sp[0x18],r9
8000895e:	50 d9       	stdsp	sp[0x34],r9
80008960:	50 e9       	stdsp	sp[0x38],r9
80008962:	50 b9       	stdsp	sp[0x2c],r9
80008964:	12 97       	mov	r7,r9
80008966:	0a 94       	mov	r4,r5
80008968:	40 a2       	lddsp	r2,sp[0x28]
8000896a:	32 5a       	mov	r10,37
8000896c:	30 08       	mov	r8,0
8000896e:	c0 28       	rjmp	80008972 <_vfprintf_r+0x126>
80008970:	2f f2       	sub	r2,-1
80008972:	05 89       	ld.ub	r9,r2[0x0]
80008974:	f0 09 18 00 	cp.b	r9,r8
80008978:	5f 1b       	srne	r11
8000897a:	f4 09 18 00 	cp.b	r9,r10
8000897e:	5f 19       	srne	r9
80008980:	f3 eb 00 0b 	and	r11,r9,r11
80008984:	f0 0b 18 00 	cp.b	r11,r8
80008988:	cf 41       	brne	80008970 <_vfprintf_r+0x124>
8000898a:	40 ab       	lddsp	r11,sp[0x28]
8000898c:	e4 0b 01 06 	sub	r6,r2,r11
80008990:	c1 e0       	breq	800089cc <_vfprintf_r+0x180>
80008992:	fa f8 06 90 	ld.w	r8,sp[1680]
80008996:	0c 08       	add	r8,r6
80008998:	87 0b       	st.w	r3[0x0],r11
8000899a:	fb 48 06 90 	st.w	sp[1680],r8
8000899e:	87 16       	st.w	r3[0x4],r6
800089a0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800089a4:	2f f8       	sub	r8,-1
800089a6:	fb 48 06 8c 	st.w	sp[1676],r8
800089aa:	58 78       	cp.w	r8,7
800089ac:	e0 89 00 04 	brgt	800089b4 <_vfprintf_r+0x168>
800089b0:	2f 83       	sub	r3,-8
800089b2:	c0 a8       	rjmp	800089c6 <_vfprintf_r+0x17a>
800089b4:	fa ca f9 78 	sub	r10,sp,-1672
800089b8:	02 9b       	mov	r11,r1
800089ba:	08 9c       	mov	r12,r4
800089bc:	c3 af       	rcall	80008830 <__sprint_r>
800089be:	e0 81 0e c6 	brne	8000a74a <_vfprintf_r+0x1efe>
800089c2:	fa c3 f9 e0 	sub	r3,sp,-1568
800089c6:	40 ba       	lddsp	r10,sp[0x2c]
800089c8:	0c 0a       	add	r10,r6
800089ca:	50 ba       	stdsp	sp[0x2c],r10
800089cc:	05 89       	ld.ub	r9,r2[0x0]
800089ce:	30 08       	mov	r8,0
800089d0:	f0 09 18 00 	cp.b	r9,r8
800089d4:	e0 80 0e aa 	breq	8000a728 <_vfprintf_r+0x1edc>
800089d8:	30 09       	mov	r9,0
800089da:	fb 68 06 bb 	st.b	sp[1723],r8
800089de:	0e 96       	mov	r6,r7
800089e0:	e4 c8 ff ff 	sub	r8,r2,-1
800089e4:	3f fe       	mov	lr,-1
800089e6:	50 93       	stdsp	sp[0x24],r3
800089e8:	50 41       	stdsp	sp[0x10],r1
800089ea:	0e 93       	mov	r3,r7
800089ec:	04 91       	mov	r1,r2
800089ee:	50 89       	stdsp	sp[0x20],r9
800089f0:	50 a8       	stdsp	sp[0x28],r8
800089f2:	50 2e       	stdsp	sp[0x8],lr
800089f4:	50 39       	stdsp	sp[0xc],r9
800089f6:	12 95       	mov	r5,r9
800089f8:	12 90       	mov	r0,r9
800089fa:	10 97       	mov	r7,r8
800089fc:	08 92       	mov	r2,r4
800089fe:	c0 78       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008a00:	3f fc       	mov	r12,-1
80008a02:	08 97       	mov	r7,r4
80008a04:	50 2c       	stdsp	sp[0x8],r12
80008a06:	c0 38       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008a08:	30 0b       	mov	r11,0
80008a0a:	50 3b       	stdsp	sp[0xc],r11
80008a0c:	0f 38       	ld.ub	r8,r7++
80008a0e:	c0 28       	rjmp	80008a12 <_vfprintf_r+0x1c6>
80008a10:	12 90       	mov	r0,r9
80008a12:	f0 c9 00 20 	sub	r9,r8,32
80008a16:	e0 49 00 58 	cp.w	r9,88
80008a1a:	e0 8b 0a 30 	brhi	80009e7a <_vfprintf_r+0x162e>
80008a1e:	fe ca af d2 	sub	r10,pc,-20526
80008a22:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80008a26:	50 a7       	stdsp	sp[0x28],r7
80008a28:	50 80       	stdsp	sp[0x20],r0
80008a2a:	0c 97       	mov	r7,r6
80008a2c:	04 94       	mov	r4,r2
80008a2e:	06 96       	mov	r6,r3
80008a30:	02 92       	mov	r2,r1
80008a32:	fe c9 ad aa 	sub	r9,pc,-21078
80008a36:	40 93       	lddsp	r3,sp[0x24]
80008a38:	10 90       	mov	r0,r8
80008a3a:	40 41       	lddsp	r1,sp[0x10]
80008a3c:	50 d9       	stdsp	sp[0x34],r9
80008a3e:	e0 8f 08 8e 	bral	80009b5a <_vfprintf_r+0x130e>
80008a42:	30 08       	mov	r8,0
80008a44:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80008a48:	f0 09 18 00 	cp.b	r9,r8
80008a4c:	ce 01       	brne	80008a0c <_vfprintf_r+0x1c0>
80008a4e:	32 08       	mov	r8,32
80008a50:	c6 e8       	rjmp	80008b2c <_vfprintf_r+0x2e0>
80008a52:	a1 a5       	sbr	r5,0x0
80008a54:	cd cb       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008a56:	0f 89       	ld.ub	r9,r7[0x0]
80008a58:	f2 c8 00 30 	sub	r8,r9,48
80008a5c:	58 98       	cp.w	r8,9
80008a5e:	e0 8b 00 1d 	brhi	80008a98 <_vfprintf_r+0x24c>
80008a62:	ee c8 ff ff 	sub	r8,r7,-1
80008a66:	30 0b       	mov	r11,0
80008a68:	23 09       	sub	r9,48
80008a6a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80008a6e:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80008a72:	11 39       	ld.ub	r9,r8++
80008a74:	f2 ca 00 30 	sub	r10,r9,48
80008a78:	58 9a       	cp.w	r10,9
80008a7a:	fe 98 ff f7 	brls	80008a68 <_vfprintf_r+0x21c>
80008a7e:	e0 49 00 24 	cp.w	r9,36
80008a82:	cc 31       	brne	80008a08 <_vfprintf_r+0x1bc>
80008a84:	e0 4b 00 20 	cp.w	r11,32
80008a88:	e0 89 0e 60 	brgt	8000a748 <_vfprintf_r+0x1efc>
80008a8c:	20 1b       	sub	r11,1
80008a8e:	fa f9 06 b4 	ld.w	r9,sp[1716]
80008a92:	12 3b       	cp.w	r11,r9
80008a94:	c0 95       	brlt	80008aa6 <_vfprintf_r+0x25a>
80008a96:	c1 08       	rjmp	80008ab6 <_vfprintf_r+0x26a>
80008a98:	fa f9 06 b4 	ld.w	r9,sp[1716]
80008a9c:	ec ca ff ff 	sub	r10,r6,-1
80008aa0:	12 36       	cp.w	r6,r9
80008aa2:	c1 f5       	brlt	80008ae0 <_vfprintf_r+0x294>
80008aa4:	c2 68       	rjmp	80008af0 <_vfprintf_r+0x2a4>
80008aa6:	fa ce f9 44 	sub	lr,sp,-1724
80008aaa:	10 97       	mov	r7,r8
80008aac:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80008ab0:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80008ab4:	c3 58       	rjmp	80008b1e <_vfprintf_r+0x2d2>
80008ab6:	10 97       	mov	r7,r8
80008ab8:	fa c8 f9 50 	sub	r8,sp,-1712
80008abc:	1a d8       	st.w	--sp,r8
80008abe:	fa c8 fa b8 	sub	r8,sp,-1352
80008ac2:	1a d8       	st.w	--sp,r8
80008ac4:	fa c8 fb b4 	sub	r8,sp,-1100
80008ac8:	02 9a       	mov	r10,r1
80008aca:	1a d8       	st.w	--sp,r8
80008acc:	04 9c       	mov	r12,r2
80008ace:	fa c8 f9 40 	sub	r8,sp,-1728
80008ad2:	fa c9 ff b4 	sub	r9,sp,-76
80008ad6:	fe b0 fd 23 	rcall	8000851c <get_arg>
80008ada:	2f dd       	sub	sp,-12
80008adc:	78 00       	ld.w	r0,r12[0x0]
80008ade:	c2 08       	rjmp	80008b1e <_vfprintf_r+0x2d2>
80008ae0:	fa cc f9 44 	sub	r12,sp,-1724
80008ae4:	14 96       	mov	r6,r10
80008ae6:	f8 03 00 38 	add	r8,r12,r3<<0x3
80008aea:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80008aee:	c1 88       	rjmp	80008b1e <_vfprintf_r+0x2d2>
80008af0:	41 08       	lddsp	r8,sp[0x40]
80008af2:	59 f9       	cp.w	r9,31
80008af4:	e0 89 00 11 	brgt	80008b16 <_vfprintf_r+0x2ca>
80008af8:	f0 cb ff fc 	sub	r11,r8,-4
80008afc:	51 0b       	stdsp	sp[0x40],r11
80008afe:	70 00       	ld.w	r0,r8[0x0]
80008b00:	fa cb f9 44 	sub	r11,sp,-1724
80008b04:	f6 09 00 38 	add	r8,r11,r9<<0x3
80008b08:	f1 40 fd 88 	st.w	r8[-632],r0
80008b0c:	2f f9       	sub	r9,-1
80008b0e:	14 96       	mov	r6,r10
80008b10:	fb 49 06 b4 	st.w	sp[1716],r9
80008b14:	c0 58       	rjmp	80008b1e <_vfprintf_r+0x2d2>
80008b16:	70 00       	ld.w	r0,r8[0x0]
80008b18:	14 96       	mov	r6,r10
80008b1a:	2f c8       	sub	r8,-4
80008b1c:	51 08       	stdsp	sp[0x40],r8
80008b1e:	58 00       	cp.w	r0,0
80008b20:	fe 94 ff 76 	brge	80008a0c <_vfprintf_r+0x1c0>
80008b24:	5c 30       	neg	r0
80008b26:	a3 a5       	sbr	r5,0x2
80008b28:	c7 2b       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008b2a:	32 b8       	mov	r8,43
80008b2c:	fb 68 06 bb 	st.b	sp[1723],r8
80008b30:	c6 eb       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008b32:	0f 38       	ld.ub	r8,r7++
80008b34:	e0 48 00 2a 	cp.w	r8,42
80008b38:	c0 30       	breq	80008b3e <_vfprintf_r+0x2f2>
80008b3a:	30 09       	mov	r9,0
80008b3c:	c7 98       	rjmp	80008c2e <_vfprintf_r+0x3e2>
80008b3e:	0f 88       	ld.ub	r8,r7[0x0]
80008b40:	f0 c9 00 30 	sub	r9,r8,48
80008b44:	58 99       	cp.w	r9,9
80008b46:	e0 8b 00 1f 	brhi	80008b84 <_vfprintf_r+0x338>
80008b4a:	ee c4 ff ff 	sub	r4,r7,-1
80008b4e:	30 0b       	mov	r11,0
80008b50:	23 08       	sub	r8,48
80008b52:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80008b56:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80008b5a:	09 38       	ld.ub	r8,r4++
80008b5c:	f0 c9 00 30 	sub	r9,r8,48
80008b60:	58 99       	cp.w	r9,9
80008b62:	fe 98 ff f7 	brls	80008b50 <_vfprintf_r+0x304>
80008b66:	e0 48 00 24 	cp.w	r8,36
80008b6a:	fe 91 ff 4f 	brne	80008a08 <_vfprintf_r+0x1bc>
80008b6e:	e0 4b 00 20 	cp.w	r11,32
80008b72:	e0 89 0d eb 	brgt	8000a748 <_vfprintf_r+0x1efc>
80008b76:	20 1b       	sub	r11,1
80008b78:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008b7c:	10 3b       	cp.w	r11,r8
80008b7e:	c0 a5       	brlt	80008b92 <_vfprintf_r+0x346>
80008b80:	c1 18       	rjmp	80008ba2 <_vfprintf_r+0x356>
80008b82:	d7 03       	nop
80008b84:	fa fa 06 b4 	ld.w	r10,sp[1716]
80008b88:	ec c9 ff ff 	sub	r9,r6,-1
80008b8c:	14 36       	cp.w	r6,r10
80008b8e:	c1 f5       	brlt	80008bcc <_vfprintf_r+0x380>
80008b90:	c2 88       	rjmp	80008be0 <_vfprintf_r+0x394>
80008b92:	fa ca f9 44 	sub	r10,sp,-1724
80008b96:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80008b9a:	f6 fb fd 88 	ld.w	r11,r11[-632]
80008b9e:	50 2b       	stdsp	sp[0x8],r11
80008ba0:	c3 c8       	rjmp	80008c18 <_vfprintf_r+0x3cc>
80008ba2:	fa c8 f9 50 	sub	r8,sp,-1712
80008ba6:	1a d8       	st.w	--sp,r8
80008ba8:	fa c8 fa b8 	sub	r8,sp,-1352
80008bac:	1a d8       	st.w	--sp,r8
80008bae:	fa c8 fb b4 	sub	r8,sp,-1100
80008bb2:	02 9a       	mov	r10,r1
80008bb4:	1a d8       	st.w	--sp,r8
80008bb6:	04 9c       	mov	r12,r2
80008bb8:	fa c8 f9 40 	sub	r8,sp,-1728
80008bbc:	fa c9 ff b4 	sub	r9,sp,-76
80008bc0:	fe b0 fc ae 	rcall	8000851c <get_arg>
80008bc4:	2f dd       	sub	sp,-12
80008bc6:	78 0c       	ld.w	r12,r12[0x0]
80008bc8:	50 2c       	stdsp	sp[0x8],r12
80008bca:	c2 78       	rjmp	80008c18 <_vfprintf_r+0x3cc>
80008bcc:	12 96       	mov	r6,r9
80008bce:	0e 94       	mov	r4,r7
80008bd0:	fa c9 f9 44 	sub	r9,sp,-1724
80008bd4:	f2 03 00 38 	add	r8,r9,r3<<0x3
80008bd8:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80008bdc:	50 28       	stdsp	sp[0x8],r8
80008bde:	c1 d8       	rjmp	80008c18 <_vfprintf_r+0x3cc>
80008be0:	41 08       	lddsp	r8,sp[0x40]
80008be2:	59 fa       	cp.w	r10,31
80008be4:	e0 89 00 14 	brgt	80008c0c <_vfprintf_r+0x3c0>
80008be8:	f0 cb ff fc 	sub	r11,r8,-4
80008bec:	70 08       	ld.w	r8,r8[0x0]
80008bee:	51 0b       	stdsp	sp[0x40],r11
80008bf0:	50 28       	stdsp	sp[0x8],r8
80008bf2:	fa c6 f9 44 	sub	r6,sp,-1724
80008bf6:	40 2e       	lddsp	lr,sp[0x8]
80008bf8:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80008bfc:	f1 4e fd 88 	st.w	r8[-632],lr
80008c00:	2f fa       	sub	r10,-1
80008c02:	0e 94       	mov	r4,r7
80008c04:	fb 4a 06 b4 	st.w	sp[1716],r10
80008c08:	12 96       	mov	r6,r9
80008c0a:	c0 78       	rjmp	80008c18 <_vfprintf_r+0x3cc>
80008c0c:	70 0c       	ld.w	r12,r8[0x0]
80008c0e:	0e 94       	mov	r4,r7
80008c10:	2f c8       	sub	r8,-4
80008c12:	50 2c       	stdsp	sp[0x8],r12
80008c14:	12 96       	mov	r6,r9
80008c16:	51 08       	stdsp	sp[0x40],r8
80008c18:	40 2b       	lddsp	r11,sp[0x8]
80008c1a:	58 0b       	cp.w	r11,0
80008c1c:	fe 95 fe f2 	brlt	80008a00 <_vfprintf_r+0x1b4>
80008c20:	08 97       	mov	r7,r4
80008c22:	cf 5a       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c24:	f2 09 00 29 	add	r9,r9,r9<<0x2
80008c28:	0f 38       	ld.ub	r8,r7++
80008c2a:	f4 09 00 19 	add	r9,r10,r9<<0x1
80008c2e:	f0 ca 00 30 	sub	r10,r8,48
80008c32:	58 9a       	cp.w	r10,9
80008c34:	fe 98 ff f8 	brls	80008c24 <_vfprintf_r+0x3d8>
80008c38:	3f fa       	mov	r10,-1
80008c3a:	f2 0a 0c 49 	max	r9,r9,r10
80008c3e:	50 29       	stdsp	sp[0x8],r9
80008c40:	ce 9a       	rjmp	80008a12 <_vfprintf_r+0x1c6>
80008c42:	a7 b5       	sbr	r5,0x7
80008c44:	ce 4a       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c46:	30 09       	mov	r9,0
80008c48:	23 08       	sub	r8,48
80008c4a:	f2 09 00 29 	add	r9,r9,r9<<0x2
80008c4e:	f0 09 00 19 	add	r9,r8,r9<<0x1
80008c52:	0f 38       	ld.ub	r8,r7++
80008c54:	f0 ca 00 30 	sub	r10,r8,48
80008c58:	58 9a       	cp.w	r10,9
80008c5a:	fe 98 ff f7 	brls	80008c48 <_vfprintf_r+0x3fc>
80008c5e:	e0 48 00 24 	cp.w	r8,36
80008c62:	fe 91 fe d7 	brne	80008a10 <_vfprintf_r+0x1c4>
80008c66:	e0 49 00 20 	cp.w	r9,32
80008c6a:	e0 89 0d 6f 	brgt	8000a748 <_vfprintf_r+0x1efc>
80008c6e:	f2 c3 00 01 	sub	r3,r9,1
80008c72:	30 19       	mov	r9,1
80008c74:	50 39       	stdsp	sp[0xc],r9
80008c76:	cc ba       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c78:	a3 b5       	sbr	r5,0x3
80008c7a:	cc 9a       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c7c:	a7 a5       	sbr	r5,0x6
80008c7e:	cc 7a       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c80:	0a 98       	mov	r8,r5
80008c82:	a5 b5       	sbr	r5,0x5
80008c84:	a5 a8       	sbr	r8,0x4
80008c86:	0f 89       	ld.ub	r9,r7[0x0]
80008c88:	36 ce       	mov	lr,108
80008c8a:	fc 09 18 00 	cp.b	r9,lr
80008c8e:	f7 b7 00 ff 	subeq	r7,-1
80008c92:	f0 05 17 10 	movne	r5,r8
80008c96:	cb ba       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c98:	a5 b5       	sbr	r5,0x5
80008c9a:	cb 9a       	rjmp	80008a0c <_vfprintf_r+0x1c0>
80008c9c:	50 a7       	stdsp	sp[0x28],r7
80008c9e:	50 80       	stdsp	sp[0x20],r0
80008ca0:	0c 97       	mov	r7,r6
80008ca2:	10 90       	mov	r0,r8
80008ca4:	06 96       	mov	r6,r3
80008ca6:	04 94       	mov	r4,r2
80008ca8:	40 93       	lddsp	r3,sp[0x24]
80008caa:	02 92       	mov	r2,r1
80008cac:	0e 99       	mov	r9,r7
80008cae:	40 41       	lddsp	r1,sp[0x10]
80008cb0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008cb4:	40 3c       	lddsp	r12,sp[0xc]
80008cb6:	58 0c       	cp.w	r12,0
80008cb8:	c1 d0       	breq	80008cf2 <_vfprintf_r+0x4a6>
80008cba:	10 36       	cp.w	r6,r8
80008cbc:	c0 64       	brge	80008cc8 <_vfprintf_r+0x47c>
80008cbe:	fa cb f9 44 	sub	r11,sp,-1724
80008cc2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008cc6:	c1 d8       	rjmp	80008d00 <_vfprintf_r+0x4b4>
80008cc8:	fa c8 f9 50 	sub	r8,sp,-1712
80008ccc:	1a d8       	st.w	--sp,r8
80008cce:	fa c8 fa b8 	sub	r8,sp,-1352
80008cd2:	1a d8       	st.w	--sp,r8
80008cd4:	fa c8 fb b4 	sub	r8,sp,-1100
80008cd8:	1a d8       	st.w	--sp,r8
80008cda:	fa c8 f9 40 	sub	r8,sp,-1728
80008cde:	fa c9 ff b4 	sub	r9,sp,-76
80008ce2:	04 9a       	mov	r10,r2
80008ce4:	0c 9b       	mov	r11,r6
80008ce6:	08 9c       	mov	r12,r4
80008ce8:	fe b0 fc 1a 	rcall	8000851c <get_arg>
80008cec:	2f dd       	sub	sp,-12
80008cee:	19 b8       	ld.ub	r8,r12[0x3]
80008cf0:	c2 28       	rjmp	80008d34 <_vfprintf_r+0x4e8>
80008cf2:	2f f7       	sub	r7,-1
80008cf4:	10 39       	cp.w	r9,r8
80008cf6:	c0 84       	brge	80008d06 <_vfprintf_r+0x4ba>
80008cf8:	fa ca f9 44 	sub	r10,sp,-1724
80008cfc:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008d00:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80008d04:	c1 88       	rjmp	80008d34 <_vfprintf_r+0x4e8>
80008d06:	41 09       	lddsp	r9,sp[0x40]
80008d08:	59 f8       	cp.w	r8,31
80008d0a:	e0 89 00 12 	brgt	80008d2e <_vfprintf_r+0x4e2>
80008d0e:	f2 ca ff fc 	sub	r10,r9,-4
80008d12:	51 0a       	stdsp	sp[0x40],r10
80008d14:	72 09       	ld.w	r9,r9[0x0]
80008d16:	fa c6 f9 44 	sub	r6,sp,-1724
80008d1a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80008d1e:	2f f8       	sub	r8,-1
80008d20:	f5 49 fd 88 	st.w	r10[-632],r9
80008d24:	fb 48 06 b4 	st.w	sp[1716],r8
80008d28:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80008d2c:	c0 48       	rjmp	80008d34 <_vfprintf_r+0x4e8>
80008d2e:	13 b8       	ld.ub	r8,r9[0x3]
80008d30:	2f c9       	sub	r9,-4
80008d32:	51 09       	stdsp	sp[0x40],r9
80008d34:	fb 68 06 60 	st.b	sp[1632],r8
80008d38:	30 0e       	mov	lr,0
80008d3a:	30 08       	mov	r8,0
80008d3c:	30 12       	mov	r2,1
80008d3e:	fb 68 06 bb 	st.b	sp[1723],r8
80008d42:	50 2e       	stdsp	sp[0x8],lr
80008d44:	e0 8f 08 ad 	bral	80009e9e <_vfprintf_r+0x1652>
80008d48:	50 a7       	stdsp	sp[0x28],r7
80008d4a:	50 80       	stdsp	sp[0x20],r0
80008d4c:	0c 97       	mov	r7,r6
80008d4e:	04 94       	mov	r4,r2
80008d50:	06 96       	mov	r6,r3
80008d52:	02 92       	mov	r2,r1
80008d54:	40 93       	lddsp	r3,sp[0x24]
80008d56:	10 90       	mov	r0,r8
80008d58:	40 41       	lddsp	r1,sp[0x10]
80008d5a:	a5 a5       	sbr	r5,0x4
80008d5c:	c0 a8       	rjmp	80008d70 <_vfprintf_r+0x524>
80008d5e:	50 a7       	stdsp	sp[0x28],r7
80008d60:	50 80       	stdsp	sp[0x20],r0
80008d62:	0c 97       	mov	r7,r6
80008d64:	04 94       	mov	r4,r2
80008d66:	06 96       	mov	r6,r3
80008d68:	02 92       	mov	r2,r1
80008d6a:	40 93       	lddsp	r3,sp[0x24]
80008d6c:	10 90       	mov	r0,r8
80008d6e:	40 41       	lddsp	r1,sp[0x10]
80008d70:	ed b5 00 05 	bld	r5,0x5
80008d74:	c5 11       	brne	80008e16 <_vfprintf_r+0x5ca>
80008d76:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008d7a:	40 3c       	lddsp	r12,sp[0xc]
80008d7c:	58 0c       	cp.w	r12,0
80008d7e:	c1 e0       	breq	80008dba <_vfprintf_r+0x56e>
80008d80:	10 36       	cp.w	r6,r8
80008d82:	c0 64       	brge	80008d8e <_vfprintf_r+0x542>
80008d84:	fa cb f9 44 	sub	r11,sp,-1724
80008d88:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008d8c:	c2 08       	rjmp	80008dcc <_vfprintf_r+0x580>
80008d8e:	fa c8 f9 50 	sub	r8,sp,-1712
80008d92:	1a d8       	st.w	--sp,r8
80008d94:	fa c8 fa b8 	sub	r8,sp,-1352
80008d98:	0c 9b       	mov	r11,r6
80008d9a:	1a d8       	st.w	--sp,r8
80008d9c:	fa c8 fb b4 	sub	r8,sp,-1100
80008da0:	1a d8       	st.w	--sp,r8
80008da2:	fa c9 ff b4 	sub	r9,sp,-76
80008da6:	fa c8 f9 40 	sub	r8,sp,-1728
80008daa:	04 9a       	mov	r10,r2
80008dac:	08 9c       	mov	r12,r4
80008dae:	fe b0 fb b7 	rcall	8000851c <get_arg>
80008db2:	2f dd       	sub	sp,-12
80008db4:	78 1b       	ld.w	r11,r12[0x4]
80008db6:	78 09       	ld.w	r9,r12[0x0]
80008db8:	c2 b8       	rjmp	80008e0e <_vfprintf_r+0x5c2>
80008dba:	ee ca ff ff 	sub	r10,r7,-1
80008dbe:	10 37       	cp.w	r7,r8
80008dc0:	c0 b4       	brge	80008dd6 <_vfprintf_r+0x58a>
80008dc2:	fa c9 f9 44 	sub	r9,sp,-1724
80008dc6:	14 97       	mov	r7,r10
80008dc8:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008dcc:	ec fb fd 8c 	ld.w	r11,r6[-628]
80008dd0:	ec f9 fd 88 	ld.w	r9,r6[-632]
80008dd4:	c1 d8       	rjmp	80008e0e <_vfprintf_r+0x5c2>
80008dd6:	41 09       	lddsp	r9,sp[0x40]
80008dd8:	59 f8       	cp.w	r8,31
80008dda:	e0 89 00 14 	brgt	80008e02 <_vfprintf_r+0x5b6>
80008dde:	f2 cb ff f8 	sub	r11,r9,-8
80008de2:	51 0b       	stdsp	sp[0x40],r11
80008de4:	fa c6 f9 44 	sub	r6,sp,-1724
80008de8:	72 1b       	ld.w	r11,r9[0x4]
80008dea:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80008dee:	72 09       	ld.w	r9,r9[0x0]
80008df0:	f9 4b fd 8c 	st.w	r12[-628],r11
80008df4:	f9 49 fd 88 	st.w	r12[-632],r9
80008df8:	2f f8       	sub	r8,-1
80008dfa:	14 97       	mov	r7,r10
80008dfc:	fb 48 06 b4 	st.w	sp[1716],r8
80008e00:	c0 78       	rjmp	80008e0e <_vfprintf_r+0x5c2>
80008e02:	f2 c8 ff f8 	sub	r8,r9,-8
80008e06:	72 1b       	ld.w	r11,r9[0x4]
80008e08:	14 97       	mov	r7,r10
80008e0a:	51 08       	stdsp	sp[0x40],r8
80008e0c:	72 09       	ld.w	r9,r9[0x0]
80008e0e:	16 98       	mov	r8,r11
80008e10:	fa e9 00 00 	st.d	sp[0],r8
80008e14:	ca e8       	rjmp	80008f70 <_vfprintf_r+0x724>
80008e16:	ed b5 00 04 	bld	r5,0x4
80008e1a:	c1 71       	brne	80008e48 <_vfprintf_r+0x5fc>
80008e1c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e20:	40 3e       	lddsp	lr,sp[0xc]
80008e22:	58 0e       	cp.w	lr,0
80008e24:	c0 80       	breq	80008e34 <_vfprintf_r+0x5e8>
80008e26:	10 36       	cp.w	r6,r8
80008e28:	c6 94       	brge	80008efa <_vfprintf_r+0x6ae>
80008e2a:	fa cc f9 44 	sub	r12,sp,-1724
80008e2e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008e32:	c8 28       	rjmp	80008f36 <_vfprintf_r+0x6ea>
80008e34:	ee ca ff ff 	sub	r10,r7,-1
80008e38:	10 37       	cp.w	r7,r8
80008e3a:	e0 84 00 81 	brge	80008f3c <_vfprintf_r+0x6f0>
80008e3e:	fa cb f9 44 	sub	r11,sp,-1724
80008e42:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e46:	c7 78       	rjmp	80008f34 <_vfprintf_r+0x6e8>
80008e48:	ed b5 00 06 	bld	r5,0x6
80008e4c:	c4 b1       	brne	80008ee2 <_vfprintf_r+0x696>
80008e4e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e52:	40 3c       	lddsp	r12,sp[0xc]
80008e54:	58 0c       	cp.w	r12,0
80008e56:	c1 d0       	breq	80008e90 <_vfprintf_r+0x644>
80008e58:	10 36       	cp.w	r6,r8
80008e5a:	c0 64       	brge	80008e66 <_vfprintf_r+0x61a>
80008e5c:	fa cb f9 44 	sub	r11,sp,-1724
80008e60:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e64:	c1 f8       	rjmp	80008ea2 <_vfprintf_r+0x656>
80008e66:	fa c8 f9 50 	sub	r8,sp,-1712
80008e6a:	1a d8       	st.w	--sp,r8
80008e6c:	fa c8 fa b8 	sub	r8,sp,-1352
80008e70:	1a d8       	st.w	--sp,r8
80008e72:	fa c8 fb b4 	sub	r8,sp,-1100
80008e76:	1a d8       	st.w	--sp,r8
80008e78:	fa c8 f9 40 	sub	r8,sp,-1728
80008e7c:	fa c9 ff b4 	sub	r9,sp,-76
80008e80:	04 9a       	mov	r10,r2
80008e82:	0c 9b       	mov	r11,r6
80008e84:	08 9c       	mov	r12,r4
80008e86:	fe b0 fb 4b 	rcall	8000851c <get_arg>
80008e8a:	2f dd       	sub	sp,-12
80008e8c:	98 18       	ld.sh	r8,r12[0x2]
80008e8e:	c2 68       	rjmp	80008eda <_vfprintf_r+0x68e>
80008e90:	ee ca ff ff 	sub	r10,r7,-1
80008e94:	10 37       	cp.w	r7,r8
80008e96:	c0 94       	brge	80008ea8 <_vfprintf_r+0x65c>
80008e98:	fa c9 f9 44 	sub	r9,sp,-1724
80008e9c:	14 97       	mov	r7,r10
80008e9e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008ea2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008ea6:	c1 a8       	rjmp	80008eda <_vfprintf_r+0x68e>
80008ea8:	41 09       	lddsp	r9,sp[0x40]
80008eaa:	59 f8       	cp.w	r8,31
80008eac:	e0 89 00 13 	brgt	80008ed2 <_vfprintf_r+0x686>
80008eb0:	f2 cb ff fc 	sub	r11,r9,-4
80008eb4:	51 0b       	stdsp	sp[0x40],r11
80008eb6:	72 09       	ld.w	r9,r9[0x0]
80008eb8:	fa c6 f9 44 	sub	r6,sp,-1724
80008ebc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008ec0:	2f f8       	sub	r8,-1
80008ec2:	f7 49 fd 88 	st.w	r11[-632],r9
80008ec6:	fb 48 06 b4 	st.w	sp[1716],r8
80008eca:	14 97       	mov	r7,r10
80008ecc:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008ed0:	c0 58       	rjmp	80008eda <_vfprintf_r+0x68e>
80008ed2:	92 18       	ld.sh	r8,r9[0x2]
80008ed4:	14 97       	mov	r7,r10
80008ed6:	2f c9       	sub	r9,-4
80008ed8:	51 09       	stdsp	sp[0x40],r9
80008eda:	50 18       	stdsp	sp[0x4],r8
80008edc:	bf 58       	asr	r8,0x1f
80008ede:	50 08       	stdsp	sp[0x0],r8
80008ee0:	c4 88       	rjmp	80008f70 <_vfprintf_r+0x724>
80008ee2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008ee6:	40 3c       	lddsp	r12,sp[0xc]
80008ee8:	58 0c       	cp.w	r12,0
80008eea:	c1 d0       	breq	80008f24 <_vfprintf_r+0x6d8>
80008eec:	10 36       	cp.w	r6,r8
80008eee:	c0 64       	brge	80008efa <_vfprintf_r+0x6ae>
80008ef0:	fa cb f9 44 	sub	r11,sp,-1724
80008ef4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008ef8:	c1 f8       	rjmp	80008f36 <_vfprintf_r+0x6ea>
80008efa:	fa c8 f9 50 	sub	r8,sp,-1712
80008efe:	1a d8       	st.w	--sp,r8
80008f00:	fa c8 fa b8 	sub	r8,sp,-1352
80008f04:	0c 9b       	mov	r11,r6
80008f06:	1a d8       	st.w	--sp,r8
80008f08:	fa c8 fb b4 	sub	r8,sp,-1100
80008f0c:	04 9a       	mov	r10,r2
80008f0e:	1a d8       	st.w	--sp,r8
80008f10:	08 9c       	mov	r12,r4
80008f12:	fa c8 f9 40 	sub	r8,sp,-1728
80008f16:	fa c9 ff b4 	sub	r9,sp,-76
80008f1a:	fe b0 fb 01 	rcall	8000851c <get_arg>
80008f1e:	2f dd       	sub	sp,-12
80008f20:	78 0b       	ld.w	r11,r12[0x0]
80008f22:	c2 48       	rjmp	80008f6a <_vfprintf_r+0x71e>
80008f24:	ee ca ff ff 	sub	r10,r7,-1
80008f28:	10 37       	cp.w	r7,r8
80008f2a:	c0 94       	brge	80008f3c <_vfprintf_r+0x6f0>
80008f2c:	fa c9 f9 44 	sub	r9,sp,-1724
80008f30:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008f34:	14 97       	mov	r7,r10
80008f36:	ec fb fd 88 	ld.w	r11,r6[-632]
80008f3a:	c1 88       	rjmp	80008f6a <_vfprintf_r+0x71e>
80008f3c:	41 09       	lddsp	r9,sp[0x40]
80008f3e:	59 f8       	cp.w	r8,31
80008f40:	e0 89 00 11 	brgt	80008f62 <_vfprintf_r+0x716>
80008f44:	f2 cb ff fc 	sub	r11,r9,-4
80008f48:	51 0b       	stdsp	sp[0x40],r11
80008f4a:	fa c6 f9 44 	sub	r6,sp,-1724
80008f4e:	72 0b       	ld.w	r11,r9[0x0]
80008f50:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008f54:	f3 4b fd 88 	st.w	r9[-632],r11
80008f58:	2f f8       	sub	r8,-1
80008f5a:	14 97       	mov	r7,r10
80008f5c:	fb 48 06 b4 	st.w	sp[1716],r8
80008f60:	c0 58       	rjmp	80008f6a <_vfprintf_r+0x71e>
80008f62:	72 0b       	ld.w	r11,r9[0x0]
80008f64:	14 97       	mov	r7,r10
80008f66:	2f c9       	sub	r9,-4
80008f68:	51 09       	stdsp	sp[0x40],r9
80008f6a:	50 1b       	stdsp	sp[0x4],r11
80008f6c:	bf 5b       	asr	r11,0x1f
80008f6e:	50 0b       	stdsp	sp[0x0],r11
80008f70:	fa ea 00 00 	ld.d	r10,sp[0]
80008f74:	58 0a       	cp.w	r10,0
80008f76:	5c 2b       	cpc	r11
80008f78:	c0 e4       	brge	80008f94 <_vfprintf_r+0x748>
80008f7a:	30 08       	mov	r8,0
80008f7c:	fa ea 00 00 	ld.d	r10,sp[0]
80008f80:	30 09       	mov	r9,0
80008f82:	f0 0a 01 0a 	sub	r10,r8,r10
80008f86:	f2 0b 01 4b 	sbc	r11,r9,r11
80008f8a:	32 d8       	mov	r8,45
80008f8c:	fa eb 00 00 	st.d	sp[0],r10
80008f90:	fb 68 06 bb 	st.b	sp[1723],r8
80008f94:	30 18       	mov	r8,1
80008f96:	e0 8f 06 fa 	bral	80009d8a <_vfprintf_r+0x153e>
80008f9a:	50 a7       	stdsp	sp[0x28],r7
80008f9c:	50 80       	stdsp	sp[0x20],r0
80008f9e:	0c 97       	mov	r7,r6
80008fa0:	04 94       	mov	r4,r2
80008fa2:	06 96       	mov	r6,r3
80008fa4:	02 92       	mov	r2,r1
80008fa6:	40 93       	lddsp	r3,sp[0x24]
80008fa8:	10 90       	mov	r0,r8
80008faa:	40 41       	lddsp	r1,sp[0x10]
80008fac:	0e 99       	mov	r9,r7
80008fae:	ed b5 00 03 	bld	r5,0x3
80008fb2:	c4 11       	brne	80009034 <_vfprintf_r+0x7e8>
80008fb4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008fb8:	40 3a       	lddsp	r10,sp[0xc]
80008fba:	58 0a       	cp.w	r10,0
80008fbc:	c1 90       	breq	80008fee <_vfprintf_r+0x7a2>
80008fbe:	10 36       	cp.w	r6,r8
80008fc0:	c6 45       	brlt	80009088 <_vfprintf_r+0x83c>
80008fc2:	fa c8 f9 50 	sub	r8,sp,-1712
80008fc6:	1a d8       	st.w	--sp,r8
80008fc8:	fa c8 fa b8 	sub	r8,sp,-1352
80008fcc:	1a d8       	st.w	--sp,r8
80008fce:	fa c8 fb b4 	sub	r8,sp,-1100
80008fd2:	0c 9b       	mov	r11,r6
80008fd4:	1a d8       	st.w	--sp,r8
80008fd6:	04 9a       	mov	r10,r2
80008fd8:	fa c8 f9 40 	sub	r8,sp,-1728
80008fdc:	fa c9 ff b4 	sub	r9,sp,-76
80008fe0:	08 9c       	mov	r12,r4
80008fe2:	fe b0 fa 9d 	rcall	8000851c <get_arg>
80008fe6:	2f dd       	sub	sp,-12
80008fe8:	78 16       	ld.w	r6,r12[0x4]
80008fea:	50 76       	stdsp	sp[0x1c],r6
80008fec:	c4 88       	rjmp	8000907c <_vfprintf_r+0x830>
80008fee:	2f f7       	sub	r7,-1
80008ff0:	10 39       	cp.w	r9,r8
80008ff2:	c0 c4       	brge	8000900a <_vfprintf_r+0x7be>
80008ff4:	fa ce f9 44 	sub	lr,sp,-1724
80008ff8:	fc 06 00 36 	add	r6,lr,r6<<0x3
80008ffc:	ec fc fd 8c 	ld.w	r12,r6[-628]
80009000:	50 7c       	stdsp	sp[0x1c],r12
80009002:	ec f6 fd 88 	ld.w	r6,r6[-632]
80009006:	50 56       	stdsp	sp[0x14],r6
80009008:	c6 68       	rjmp	800090d4 <_vfprintf_r+0x888>
8000900a:	41 09       	lddsp	r9,sp[0x40]
8000900c:	59 f8       	cp.w	r8,31
8000900e:	e0 89 00 10 	brgt	8000902e <_vfprintf_r+0x7e2>
80009012:	f2 ca ff f8 	sub	r10,r9,-8
80009016:	72 1b       	ld.w	r11,r9[0x4]
80009018:	51 0a       	stdsp	sp[0x40],r10
8000901a:	72 09       	ld.w	r9,r9[0x0]
8000901c:	fa ca f9 44 	sub	r10,sp,-1724
80009020:	50 7b       	stdsp	sp[0x1c],r11
80009022:	50 59       	stdsp	sp[0x14],r9
80009024:	f4 08 00 39 	add	r9,r10,r8<<0x3
80009028:	40 5b       	lddsp	r11,sp[0x14]
8000902a:	40 7a       	lddsp	r10,sp[0x1c]
8000902c:	c4 78       	rjmp	800090ba <_vfprintf_r+0x86e>
8000902e:	72 18       	ld.w	r8,r9[0x4]
80009030:	50 78       	stdsp	sp[0x1c],r8
80009032:	c4 c8       	rjmp	800090ca <_vfprintf_r+0x87e>
80009034:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009038:	40 3e       	lddsp	lr,sp[0xc]
8000903a:	58 0e       	cp.w	lr,0
8000903c:	c2 30       	breq	80009082 <_vfprintf_r+0x836>
8000903e:	10 36       	cp.w	r6,r8
80009040:	c0 94       	brge	80009052 <_vfprintf_r+0x806>
80009042:	fa cc f9 44 	sub	r12,sp,-1724
80009046:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000904a:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000904e:	50 7b       	stdsp	sp[0x1c],r11
80009050:	cd 9b       	rjmp	80009002 <_vfprintf_r+0x7b6>
80009052:	fa c8 f9 50 	sub	r8,sp,-1712
80009056:	1a d8       	st.w	--sp,r8
80009058:	fa c8 fa b8 	sub	r8,sp,-1352
8000905c:	04 9a       	mov	r10,r2
8000905e:	1a d8       	st.w	--sp,r8
80009060:	fa c8 fb b4 	sub	r8,sp,-1100
80009064:	0c 9b       	mov	r11,r6
80009066:	1a d8       	st.w	--sp,r8
80009068:	08 9c       	mov	r12,r4
8000906a:	fa c8 f9 40 	sub	r8,sp,-1728
8000906e:	fa c9 ff b4 	sub	r9,sp,-76
80009072:	fe b0 fa 55 	rcall	8000851c <get_arg>
80009076:	2f dd       	sub	sp,-12
80009078:	78 1a       	ld.w	r10,r12[0x4]
8000907a:	50 7a       	stdsp	sp[0x1c],r10
8000907c:	78 0c       	ld.w	r12,r12[0x0]
8000907e:	50 5c       	stdsp	sp[0x14],r12
80009080:	c2 a8       	rjmp	800090d4 <_vfprintf_r+0x888>
80009082:	2f f7       	sub	r7,-1
80009084:	10 39       	cp.w	r9,r8
80009086:	c0 94       	brge	80009098 <_vfprintf_r+0x84c>
80009088:	fa c9 f9 44 	sub	r9,sp,-1724
8000908c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80009090:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80009094:	50 78       	stdsp	sp[0x1c],r8
80009096:	cb 6b       	rjmp	80009002 <_vfprintf_r+0x7b6>
80009098:	41 09       	lddsp	r9,sp[0x40]
8000909a:	59 f8       	cp.w	r8,31
8000909c:	e0 89 00 15 	brgt	800090c6 <_vfprintf_r+0x87a>
800090a0:	f2 ca ff f8 	sub	r10,r9,-8
800090a4:	72 16       	ld.w	r6,r9[0x4]
800090a6:	72 09       	ld.w	r9,r9[0x0]
800090a8:	51 0a       	stdsp	sp[0x40],r10
800090aa:	50 59       	stdsp	sp[0x14],r9
800090ac:	fa ce f9 44 	sub	lr,sp,-1724
800090b0:	50 76       	stdsp	sp[0x1c],r6
800090b2:	fc 08 00 39 	add	r9,lr,r8<<0x3
800090b6:	40 5b       	lddsp	r11,sp[0x14]
800090b8:	0c 9a       	mov	r10,r6
800090ba:	f2 eb fd 88 	st.d	r9[-632],r10
800090be:	2f f8       	sub	r8,-1
800090c0:	fb 48 06 b4 	st.w	sp[1716],r8
800090c4:	c0 88       	rjmp	800090d4 <_vfprintf_r+0x888>
800090c6:	72 1c       	ld.w	r12,r9[0x4]
800090c8:	50 7c       	stdsp	sp[0x1c],r12
800090ca:	f2 c8 ff f8 	sub	r8,r9,-8
800090ce:	51 08       	stdsp	sp[0x40],r8
800090d0:	72 09       	ld.w	r9,r9[0x0]
800090d2:	50 59       	stdsp	sp[0x14],r9
800090d4:	40 5b       	lddsp	r11,sp[0x14]
800090d6:	40 7a       	lddsp	r10,sp[0x1c]
800090d8:	e0 a0 19 a2 	rcall	8000c41c <__isinfd>
800090dc:	18 96       	mov	r6,r12
800090de:	c1 70       	breq	8000910c <_vfprintf_r+0x8c0>
800090e0:	30 08       	mov	r8,0
800090e2:	30 09       	mov	r9,0
800090e4:	40 5b       	lddsp	r11,sp[0x14]
800090e6:	40 7a       	lddsp	r10,sp[0x1c]
800090e8:	e0 a0 1e 02 	rcall	8000ccec <__avr32_f64_cmp_lt>
800090ec:	c0 40       	breq	800090f4 <_vfprintf_r+0x8a8>
800090ee:	32 d8       	mov	r8,45
800090f0:	fb 68 06 bb 	st.b	sp[1723],r8
800090f4:	fe c8 b4 58 	sub	r8,pc,-19368
800090f8:	fe c6 b4 58 	sub	r6,pc,-19368
800090fc:	a7 d5       	cbr	r5,0x7
800090fe:	e0 40 00 47 	cp.w	r0,71
80009102:	f0 06 17 a0 	movle	r6,r8
80009106:	30 32       	mov	r2,3
80009108:	e0 8f 06 ce 	bral	80009ea4 <_vfprintf_r+0x1658>
8000910c:	40 5b       	lddsp	r11,sp[0x14]
8000910e:	40 7a       	lddsp	r10,sp[0x1c]
80009110:	e0 a0 19 9b 	rcall	8000c446 <__isnand>
80009114:	c0 e0       	breq	80009130 <_vfprintf_r+0x8e4>
80009116:	50 26       	stdsp	sp[0x8],r6
80009118:	fe c8 b4 74 	sub	r8,pc,-19340
8000911c:	fe c6 b4 74 	sub	r6,pc,-19340
80009120:	a7 d5       	cbr	r5,0x7
80009122:	e0 40 00 47 	cp.w	r0,71
80009126:	f0 06 17 a0 	movle	r6,r8
8000912a:	30 32       	mov	r2,3
8000912c:	e0 8f 06 c2 	bral	80009eb0 <_vfprintf_r+0x1664>
80009130:	40 2a       	lddsp	r10,sp[0x8]
80009132:	5b fa       	cp.w	r10,-1
80009134:	c0 41       	brne	8000913c <_vfprintf_r+0x8f0>
80009136:	30 69       	mov	r9,6
80009138:	50 29       	stdsp	sp[0x8],r9
8000913a:	c1 18       	rjmp	8000915c <_vfprintf_r+0x910>
8000913c:	e0 40 00 47 	cp.w	r0,71
80009140:	5f 09       	sreq	r9
80009142:	e0 40 00 67 	cp.w	r0,103
80009146:	5f 08       	sreq	r8
80009148:	f3 e8 10 08 	or	r8,r9,r8
8000914c:	f8 08 18 00 	cp.b	r8,r12
80009150:	c0 60       	breq	8000915c <_vfprintf_r+0x910>
80009152:	40 28       	lddsp	r8,sp[0x8]
80009154:	58 08       	cp.w	r8,0
80009156:	f9 b8 00 01 	moveq	r8,1
8000915a:	50 28       	stdsp	sp[0x8],r8
8000915c:	40 78       	lddsp	r8,sp[0x1c]
8000915e:	40 59       	lddsp	r9,sp[0x14]
80009160:	fa e9 06 94 	st.d	sp[1684],r8
80009164:	a9 a5       	sbr	r5,0x8
80009166:	fa f8 06 94 	ld.w	r8,sp[1684]
8000916a:	58 08       	cp.w	r8,0
8000916c:	c0 65       	brlt	80009178 <_vfprintf_r+0x92c>
8000916e:	40 5e       	lddsp	lr,sp[0x14]
80009170:	30 0c       	mov	r12,0
80009172:	50 6e       	stdsp	sp[0x18],lr
80009174:	50 9c       	stdsp	sp[0x24],r12
80009176:	c0 78       	rjmp	80009184 <_vfprintf_r+0x938>
80009178:	40 5b       	lddsp	r11,sp[0x14]
8000917a:	32 da       	mov	r10,45
8000917c:	ee 1b 80 00 	eorh	r11,0x8000
80009180:	50 9a       	stdsp	sp[0x24],r10
80009182:	50 6b       	stdsp	sp[0x18],r11
80009184:	e0 40 00 46 	cp.w	r0,70
80009188:	5f 09       	sreq	r9
8000918a:	e0 40 00 66 	cp.w	r0,102
8000918e:	5f 08       	sreq	r8
80009190:	f3 e8 10 08 	or	r8,r9,r8
80009194:	50 48       	stdsp	sp[0x10],r8
80009196:	c0 40       	breq	8000919e <_vfprintf_r+0x952>
80009198:	40 22       	lddsp	r2,sp[0x8]
8000919a:	30 39       	mov	r9,3
8000919c:	c1 08       	rjmp	800091bc <_vfprintf_r+0x970>
8000919e:	e0 40 00 45 	cp.w	r0,69
800091a2:	5f 09       	sreq	r9
800091a4:	e0 40 00 65 	cp.w	r0,101
800091a8:	5f 08       	sreq	r8
800091aa:	40 22       	lddsp	r2,sp[0x8]
800091ac:	10 49       	or	r9,r8
800091ae:	2f f2       	sub	r2,-1
800091b0:	40 46       	lddsp	r6,sp[0x10]
800091b2:	ec 09 18 00 	cp.b	r9,r6
800091b6:	fb f2 00 02 	ld.weq	r2,sp[0x8]
800091ba:	30 29       	mov	r9,2
800091bc:	fa c8 f9 5c 	sub	r8,sp,-1700
800091c0:	1a d8       	st.w	--sp,r8
800091c2:	fa c8 f9 54 	sub	r8,sp,-1708
800091c6:	1a d8       	st.w	--sp,r8
800091c8:	fa c8 f9 4c 	sub	r8,sp,-1716
800091cc:	08 9c       	mov	r12,r4
800091ce:	1a d8       	st.w	--sp,r8
800091d0:	04 98       	mov	r8,r2
800091d2:	40 9b       	lddsp	r11,sp[0x24]
800091d4:	40 aa       	lddsp	r10,sp[0x28]
800091d6:	e0 a0 0b c3 	rcall	8000a95c <_dtoa_r>
800091da:	e0 40 00 47 	cp.w	r0,71
800091de:	5f 19       	srne	r9
800091e0:	e0 40 00 67 	cp.w	r0,103
800091e4:	5f 18       	srne	r8
800091e6:	18 96       	mov	r6,r12
800091e8:	2f dd       	sub	sp,-12
800091ea:	f3 e8 00 08 	and	r8,r9,r8
800091ee:	c0 41       	brne	800091f6 <_vfprintf_r+0x9aa>
800091f0:	ed b5 00 00 	bld	r5,0x0
800091f4:	c3 01       	brne	80009254 <_vfprintf_r+0xa08>
800091f6:	ec 02 00 0e 	add	lr,r6,r2
800091fa:	50 3e       	stdsp	sp[0xc],lr
800091fc:	40 4c       	lddsp	r12,sp[0x10]
800091fe:	58 0c       	cp.w	r12,0
80009200:	c1 50       	breq	8000922a <_vfprintf_r+0x9de>
80009202:	0d 89       	ld.ub	r9,r6[0x0]
80009204:	33 08       	mov	r8,48
80009206:	f0 09 18 00 	cp.b	r9,r8
8000920a:	c0 b1       	brne	80009220 <_vfprintf_r+0x9d4>
8000920c:	30 08       	mov	r8,0
8000920e:	30 09       	mov	r9,0
80009210:	40 6b       	lddsp	r11,sp[0x18]
80009212:	40 7a       	lddsp	r10,sp[0x1c]
80009214:	e0 a0 1d 25 	rcall	8000cc5e <__avr32_f64_cmp_eq>
80009218:	fb b2 00 01 	rsubeq	r2,1
8000921c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80009220:	40 3b       	lddsp	r11,sp[0xc]
80009222:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009226:	10 0b       	add	r11,r8
80009228:	50 3b       	stdsp	sp[0xc],r11
8000922a:	40 6b       	lddsp	r11,sp[0x18]
8000922c:	30 08       	mov	r8,0
8000922e:	30 09       	mov	r9,0
80009230:	40 7a       	lddsp	r10,sp[0x1c]
80009232:	e0 a0 1d 16 	rcall	8000cc5e <__avr32_f64_cmp_eq>
80009236:	c0 90       	breq	80009248 <_vfprintf_r+0x9fc>
80009238:	40 3a       	lddsp	r10,sp[0xc]
8000923a:	fb 4a 06 a4 	st.w	sp[1700],r10
8000923e:	c0 58       	rjmp	80009248 <_vfprintf_r+0x9fc>
80009240:	10 c9       	st.b	r8++,r9
80009242:	fb 48 06 a4 	st.w	sp[1700],r8
80009246:	c0 28       	rjmp	8000924a <_vfprintf_r+0x9fe>
80009248:	33 09       	mov	r9,48
8000924a:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000924e:	40 3e       	lddsp	lr,sp[0xc]
80009250:	1c 38       	cp.w	r8,lr
80009252:	cf 73       	brcs	80009240 <_vfprintf_r+0x9f4>
80009254:	e0 40 00 47 	cp.w	r0,71
80009258:	5f 09       	sreq	r9
8000925a:	e0 40 00 67 	cp.w	r0,103
8000925e:	5f 08       	sreq	r8
80009260:	f3 e8 10 08 	or	r8,r9,r8
80009264:	fa f9 06 a4 	ld.w	r9,sp[1700]
80009268:	0c 19       	sub	r9,r6
8000926a:	50 69       	stdsp	sp[0x18],r9
8000926c:	58 08       	cp.w	r8,0
8000926e:	c0 b0       	breq	80009284 <_vfprintf_r+0xa38>
80009270:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009274:	5b d8       	cp.w	r8,-3
80009276:	c0 55       	brlt	80009280 <_vfprintf_r+0xa34>
80009278:	40 2c       	lddsp	r12,sp[0x8]
8000927a:	18 38       	cp.w	r8,r12
8000927c:	e0 8a 00 6a 	brle	80009350 <_vfprintf_r+0xb04>
80009280:	20 20       	sub	r0,2
80009282:	c0 58       	rjmp	8000928c <_vfprintf_r+0xa40>
80009284:	e0 40 00 65 	cp.w	r0,101
80009288:	e0 89 00 46 	brgt	80009314 <_vfprintf_r+0xac8>
8000928c:	fa fb 06 ac 	ld.w	r11,sp[1708]
80009290:	fb 60 06 9c 	st.b	sp[1692],r0
80009294:	20 1b       	sub	r11,1
80009296:	fb 4b 06 ac 	st.w	sp[1708],r11
8000929a:	c0 47       	brpl	800092a2 <_vfprintf_r+0xa56>
8000929c:	5c 3b       	neg	r11
8000929e:	32 d8       	mov	r8,45
800092a0:	c0 28       	rjmp	800092a4 <_vfprintf_r+0xa58>
800092a2:	32 b8       	mov	r8,43
800092a4:	fb 68 06 9d 	st.b	sp[1693],r8
800092a8:	58 9b       	cp.w	r11,9
800092aa:	e0 8a 00 1d 	brle	800092e4 <_vfprintf_r+0xa98>
800092ae:	fa c9 fa 35 	sub	r9,sp,-1483
800092b2:	30 aa       	mov	r10,10
800092b4:	12 98       	mov	r8,r9
800092b6:	0e 9c       	mov	r12,r7
800092b8:	0c 92       	mov	r2,r6
800092ba:	f6 0a 0c 06 	divs	r6,r11,r10
800092be:	0e 9b       	mov	r11,r7
800092c0:	2d 0b       	sub	r11,-48
800092c2:	10 fb       	st.b	--r8,r11
800092c4:	0c 9b       	mov	r11,r6
800092c6:	58 96       	cp.w	r6,9
800092c8:	fe 99 ff f9 	brgt	800092ba <_vfprintf_r+0xa6e>
800092cc:	2d 0b       	sub	r11,-48
800092ce:	18 97       	mov	r7,r12
800092d0:	04 96       	mov	r6,r2
800092d2:	10 fb       	st.b	--r8,r11
800092d4:	fa ca f9 62 	sub	r10,sp,-1694
800092d8:	c0 38       	rjmp	800092de <_vfprintf_r+0xa92>
800092da:	11 3b       	ld.ub	r11,r8++
800092dc:	14 cb       	st.b	r10++,r11
800092de:	12 38       	cp.w	r8,r9
800092e0:	cf d3       	brcs	800092da <_vfprintf_r+0xa8e>
800092e2:	c0 98       	rjmp	800092f4 <_vfprintf_r+0xaa8>
800092e4:	2d 0b       	sub	r11,-48
800092e6:	33 08       	mov	r8,48
800092e8:	fb 6b 06 9f 	st.b	sp[1695],r11
800092ec:	fb 68 06 9e 	st.b	sp[1694],r8
800092f0:	fa ca f9 60 	sub	r10,sp,-1696
800092f4:	fa c8 f9 64 	sub	r8,sp,-1692
800092f8:	f4 08 01 08 	sub	r8,r10,r8
800092fc:	50 e8       	stdsp	sp[0x38],r8
800092fe:	10 92       	mov	r2,r8
80009300:	40 6b       	lddsp	r11,sp[0x18]
80009302:	16 02       	add	r2,r11
80009304:	58 1b       	cp.w	r11,1
80009306:	e0 89 00 05 	brgt	80009310 <_vfprintf_r+0xac4>
8000930a:	ed b5 00 00 	bld	r5,0x0
8000930e:	c3 51       	brne	80009378 <_vfprintf_r+0xb2c>
80009310:	2f f2       	sub	r2,-1
80009312:	c3 38       	rjmp	80009378 <_vfprintf_r+0xb2c>
80009314:	e0 40 00 66 	cp.w	r0,102
80009318:	c1 c1       	brne	80009350 <_vfprintf_r+0xb04>
8000931a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000931e:	58 02       	cp.w	r2,0
80009320:	e0 8a 00 0c 	brle	80009338 <_vfprintf_r+0xaec>
80009324:	40 2a       	lddsp	r10,sp[0x8]
80009326:	58 0a       	cp.w	r10,0
80009328:	c0 41       	brne	80009330 <_vfprintf_r+0xae4>
8000932a:	ed b5 00 00 	bld	r5,0x0
8000932e:	c2 51       	brne	80009378 <_vfprintf_r+0xb2c>
80009330:	2f f2       	sub	r2,-1
80009332:	40 29       	lddsp	r9,sp[0x8]
80009334:	12 02       	add	r2,r9
80009336:	c0 b8       	rjmp	8000934c <_vfprintf_r+0xb00>
80009338:	40 28       	lddsp	r8,sp[0x8]
8000933a:	58 08       	cp.w	r8,0
8000933c:	c0 61       	brne	80009348 <_vfprintf_r+0xafc>
8000933e:	ed b5 00 00 	bld	r5,0x0
80009342:	c0 30       	breq	80009348 <_vfprintf_r+0xafc>
80009344:	30 12       	mov	r2,1
80009346:	c1 98       	rjmp	80009378 <_vfprintf_r+0xb2c>
80009348:	40 22       	lddsp	r2,sp[0x8]
8000934a:	2f e2       	sub	r2,-2
8000934c:	36 60       	mov	r0,102
8000934e:	c1 58       	rjmp	80009378 <_vfprintf_r+0xb2c>
80009350:	fa f2 06 ac 	ld.w	r2,sp[1708]
80009354:	40 6e       	lddsp	lr,sp[0x18]
80009356:	1c 32       	cp.w	r2,lr
80009358:	c0 65       	brlt	80009364 <_vfprintf_r+0xb18>
8000935a:	ed b5 00 00 	bld	r5,0x0
8000935e:	f7 b2 00 ff 	subeq	r2,-1
80009362:	c0 a8       	rjmp	80009376 <_vfprintf_r+0xb2a>
80009364:	e4 08 11 02 	rsub	r8,r2,2
80009368:	40 6c       	lddsp	r12,sp[0x18]
8000936a:	58 02       	cp.w	r2,0
8000936c:	f0 02 17 a0 	movle	r2,r8
80009370:	f9 b2 09 01 	movgt	r2,1
80009374:	18 02       	add	r2,r12
80009376:	36 70       	mov	r0,103
80009378:	40 9b       	lddsp	r11,sp[0x24]
8000937a:	58 0b       	cp.w	r11,0
8000937c:	e0 80 05 94 	breq	80009ea4 <_vfprintf_r+0x1658>
80009380:	32 d8       	mov	r8,45
80009382:	fb 68 06 bb 	st.b	sp[1723],r8
80009386:	e0 8f 05 93 	bral	80009eac <_vfprintf_r+0x1660>
8000938a:	50 a7       	stdsp	sp[0x28],r7
8000938c:	04 94       	mov	r4,r2
8000938e:	0c 97       	mov	r7,r6
80009390:	02 92       	mov	r2,r1
80009392:	06 96       	mov	r6,r3
80009394:	40 41       	lddsp	r1,sp[0x10]
80009396:	40 93       	lddsp	r3,sp[0x24]
80009398:	0e 99       	mov	r9,r7
8000939a:	ed b5 00 05 	bld	r5,0x5
8000939e:	c4 81       	brne	8000942e <_vfprintf_r+0xbe2>
800093a0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800093a4:	40 3e       	lddsp	lr,sp[0xc]
800093a6:	58 0e       	cp.w	lr,0
800093a8:	c1 d0       	breq	800093e2 <_vfprintf_r+0xb96>
800093aa:	10 36       	cp.w	r6,r8
800093ac:	c0 64       	brge	800093b8 <_vfprintf_r+0xb6c>
800093ae:	fa cc f9 44 	sub	r12,sp,-1724
800093b2:	f8 06 00 36 	add	r6,r12,r6<<0x3
800093b6:	c1 d8       	rjmp	800093f0 <_vfprintf_r+0xba4>
800093b8:	fa c8 f9 50 	sub	r8,sp,-1712
800093bc:	1a d8       	st.w	--sp,r8
800093be:	fa c8 fa b8 	sub	r8,sp,-1352
800093c2:	04 9a       	mov	r10,r2
800093c4:	1a d8       	st.w	--sp,r8
800093c6:	fa c8 fb b4 	sub	r8,sp,-1100
800093ca:	0c 9b       	mov	r11,r6
800093cc:	1a d8       	st.w	--sp,r8
800093ce:	08 9c       	mov	r12,r4
800093d0:	fa c8 f9 40 	sub	r8,sp,-1728
800093d4:	fa c9 ff b4 	sub	r9,sp,-76
800093d8:	fe b0 f8 a2 	rcall	8000851c <get_arg>
800093dc:	2f dd       	sub	sp,-12
800093de:	78 0a       	ld.w	r10,r12[0x0]
800093e0:	c2 08       	rjmp	80009420 <_vfprintf_r+0xbd4>
800093e2:	2f f7       	sub	r7,-1
800093e4:	10 39       	cp.w	r9,r8
800093e6:	c0 84       	brge	800093f6 <_vfprintf_r+0xbaa>
800093e8:	fa cb f9 44 	sub	r11,sp,-1724
800093ec:	f6 06 00 36 	add	r6,r11,r6<<0x3
800093f0:	ec fa fd 88 	ld.w	r10,r6[-632]
800093f4:	c1 68       	rjmp	80009420 <_vfprintf_r+0xbd4>
800093f6:	41 09       	lddsp	r9,sp[0x40]
800093f8:	59 f8       	cp.w	r8,31
800093fa:	e0 89 00 10 	brgt	8000941a <_vfprintf_r+0xbce>
800093fe:	f2 ca ff fc 	sub	r10,r9,-4
80009402:	51 0a       	stdsp	sp[0x40],r10
80009404:	fa c6 f9 44 	sub	r6,sp,-1724
80009408:	72 0a       	ld.w	r10,r9[0x0]
8000940a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000940e:	f3 4a fd 88 	st.w	r9[-632],r10
80009412:	2f f8       	sub	r8,-1
80009414:	fb 48 06 b4 	st.w	sp[1716],r8
80009418:	c0 48       	rjmp	80009420 <_vfprintf_r+0xbd4>
8000941a:	72 0a       	ld.w	r10,r9[0x0]
8000941c:	2f c9       	sub	r9,-4
8000941e:	51 09       	stdsp	sp[0x40],r9
80009420:	40 be       	lddsp	lr,sp[0x2c]
80009422:	1c 98       	mov	r8,lr
80009424:	95 1e       	st.w	r10[0x4],lr
80009426:	bf 58       	asr	r8,0x1f
80009428:	95 08       	st.w	r10[0x0],r8
8000942a:	fe 9f fa 9f 	bral	80008968 <_vfprintf_r+0x11c>
8000942e:	ed b5 00 04 	bld	r5,0x4
80009432:	c4 80       	breq	800094c2 <_vfprintf_r+0xc76>
80009434:	e2 15 00 40 	andl	r5,0x40,COH
80009438:	c4 50       	breq	800094c2 <_vfprintf_r+0xc76>
8000943a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000943e:	40 3c       	lddsp	r12,sp[0xc]
80009440:	58 0c       	cp.w	r12,0
80009442:	c1 d0       	breq	8000947c <_vfprintf_r+0xc30>
80009444:	10 36       	cp.w	r6,r8
80009446:	c0 64       	brge	80009452 <_vfprintf_r+0xc06>
80009448:	fa cb f9 44 	sub	r11,sp,-1724
8000944c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009450:	c1 d8       	rjmp	8000948a <_vfprintf_r+0xc3e>
80009452:	fa c8 f9 50 	sub	r8,sp,-1712
80009456:	1a d8       	st.w	--sp,r8
80009458:	fa c8 fa b8 	sub	r8,sp,-1352
8000945c:	04 9a       	mov	r10,r2
8000945e:	1a d8       	st.w	--sp,r8
80009460:	fa c8 fb b4 	sub	r8,sp,-1100
80009464:	0c 9b       	mov	r11,r6
80009466:	1a d8       	st.w	--sp,r8
80009468:	08 9c       	mov	r12,r4
8000946a:	fa c8 f9 40 	sub	r8,sp,-1728
8000946e:	fa c9 ff b4 	sub	r9,sp,-76
80009472:	fe b0 f8 55 	rcall	8000851c <get_arg>
80009476:	2f dd       	sub	sp,-12
80009478:	78 0a       	ld.w	r10,r12[0x0]
8000947a:	c2 08       	rjmp	800094ba <_vfprintf_r+0xc6e>
8000947c:	2f f7       	sub	r7,-1
8000947e:	10 39       	cp.w	r9,r8
80009480:	c0 84       	brge	80009490 <_vfprintf_r+0xc44>
80009482:	fa ca f9 44 	sub	r10,sp,-1724
80009486:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000948a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000948e:	c1 68       	rjmp	800094ba <_vfprintf_r+0xc6e>
80009490:	41 09       	lddsp	r9,sp[0x40]
80009492:	59 f8       	cp.w	r8,31
80009494:	e0 89 00 10 	brgt	800094b4 <_vfprintf_r+0xc68>
80009498:	f2 ca ff fc 	sub	r10,r9,-4
8000949c:	51 0a       	stdsp	sp[0x40],r10
8000949e:	fa c6 f9 44 	sub	r6,sp,-1724
800094a2:	72 0a       	ld.w	r10,r9[0x0]
800094a4:	ec 08 00 39 	add	r9,r6,r8<<0x3
800094a8:	f3 4a fd 88 	st.w	r9[-632],r10
800094ac:	2f f8       	sub	r8,-1
800094ae:	fb 48 06 b4 	st.w	sp[1716],r8
800094b2:	c0 48       	rjmp	800094ba <_vfprintf_r+0xc6e>
800094b4:	72 0a       	ld.w	r10,r9[0x0]
800094b6:	2f c9       	sub	r9,-4
800094b8:	51 09       	stdsp	sp[0x40],r9
800094ba:	40 be       	lddsp	lr,sp[0x2c]
800094bc:	b4 0e       	st.h	r10[0x0],lr
800094be:	fe 9f fa 55 	bral	80008968 <_vfprintf_r+0x11c>
800094c2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800094c6:	40 3c       	lddsp	r12,sp[0xc]
800094c8:	58 0c       	cp.w	r12,0
800094ca:	c1 d0       	breq	80009504 <_vfprintf_r+0xcb8>
800094cc:	10 36       	cp.w	r6,r8
800094ce:	c0 64       	brge	800094da <_vfprintf_r+0xc8e>
800094d0:	fa cb f9 44 	sub	r11,sp,-1724
800094d4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800094d8:	c1 d8       	rjmp	80009512 <_vfprintf_r+0xcc6>
800094da:	fa c8 f9 50 	sub	r8,sp,-1712
800094de:	1a d8       	st.w	--sp,r8
800094e0:	fa c8 fa b8 	sub	r8,sp,-1352
800094e4:	04 9a       	mov	r10,r2
800094e6:	1a d8       	st.w	--sp,r8
800094e8:	fa c8 fb b4 	sub	r8,sp,-1100
800094ec:	0c 9b       	mov	r11,r6
800094ee:	1a d8       	st.w	--sp,r8
800094f0:	08 9c       	mov	r12,r4
800094f2:	fa c8 f9 40 	sub	r8,sp,-1728
800094f6:	fa c9 ff b4 	sub	r9,sp,-76
800094fa:	fe b0 f8 11 	rcall	8000851c <get_arg>
800094fe:	2f dd       	sub	sp,-12
80009500:	78 0a       	ld.w	r10,r12[0x0]
80009502:	c2 08       	rjmp	80009542 <_vfprintf_r+0xcf6>
80009504:	2f f7       	sub	r7,-1
80009506:	10 39       	cp.w	r9,r8
80009508:	c0 84       	brge	80009518 <_vfprintf_r+0xccc>
8000950a:	fa ca f9 44 	sub	r10,sp,-1724
8000950e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80009512:	ec fa fd 88 	ld.w	r10,r6[-632]
80009516:	c1 68       	rjmp	80009542 <_vfprintf_r+0xcf6>
80009518:	41 09       	lddsp	r9,sp[0x40]
8000951a:	59 f8       	cp.w	r8,31
8000951c:	e0 89 00 10 	brgt	8000953c <_vfprintf_r+0xcf0>
80009520:	f2 ca ff fc 	sub	r10,r9,-4
80009524:	51 0a       	stdsp	sp[0x40],r10
80009526:	fa c6 f9 44 	sub	r6,sp,-1724
8000952a:	72 0a       	ld.w	r10,r9[0x0]
8000952c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80009530:	f3 4a fd 88 	st.w	r9[-632],r10
80009534:	2f f8       	sub	r8,-1
80009536:	fb 48 06 b4 	st.w	sp[1716],r8
8000953a:	c0 48       	rjmp	80009542 <_vfprintf_r+0xcf6>
8000953c:	72 0a       	ld.w	r10,r9[0x0]
8000953e:	2f c9       	sub	r9,-4
80009540:	51 09       	stdsp	sp[0x40],r9
80009542:	40 be       	lddsp	lr,sp[0x2c]
80009544:	95 0e       	st.w	r10[0x0],lr
80009546:	fe 9f fa 11 	bral	80008968 <_vfprintf_r+0x11c>
8000954a:	50 a7       	stdsp	sp[0x28],r7
8000954c:	50 80       	stdsp	sp[0x20],r0
8000954e:	0c 97       	mov	r7,r6
80009550:	04 94       	mov	r4,r2
80009552:	06 96       	mov	r6,r3
80009554:	02 92       	mov	r2,r1
80009556:	40 93       	lddsp	r3,sp[0x24]
80009558:	10 90       	mov	r0,r8
8000955a:	40 41       	lddsp	r1,sp[0x10]
8000955c:	a5 a5       	sbr	r5,0x4
8000955e:	c0 a8       	rjmp	80009572 <_vfprintf_r+0xd26>
80009560:	50 a7       	stdsp	sp[0x28],r7
80009562:	50 80       	stdsp	sp[0x20],r0
80009564:	0c 97       	mov	r7,r6
80009566:	04 94       	mov	r4,r2
80009568:	06 96       	mov	r6,r3
8000956a:	02 92       	mov	r2,r1
8000956c:	40 93       	lddsp	r3,sp[0x24]
8000956e:	10 90       	mov	r0,r8
80009570:	40 41       	lddsp	r1,sp[0x10]
80009572:	ed b5 00 05 	bld	r5,0x5
80009576:	c5 d1       	brne	80009630 <_vfprintf_r+0xde4>
80009578:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000957c:	40 3c       	lddsp	r12,sp[0xc]
8000957e:	58 0c       	cp.w	r12,0
80009580:	c2 60       	breq	800095cc <_vfprintf_r+0xd80>
80009582:	10 36       	cp.w	r6,r8
80009584:	c0 a4       	brge	80009598 <_vfprintf_r+0xd4c>
80009586:	fa cb f9 44 	sub	r11,sp,-1724
8000958a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000958e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80009592:	fa e9 00 00 	st.d	sp[0],r8
80009596:	c1 88       	rjmp	800095c6 <_vfprintf_r+0xd7a>
80009598:	fa c8 f9 50 	sub	r8,sp,-1712
8000959c:	1a d8       	st.w	--sp,r8
8000959e:	fa c8 fa b8 	sub	r8,sp,-1352
800095a2:	04 9a       	mov	r10,r2
800095a4:	1a d8       	st.w	--sp,r8
800095a6:	0c 9b       	mov	r11,r6
800095a8:	fa c8 fb b4 	sub	r8,sp,-1100
800095ac:	08 9c       	mov	r12,r4
800095ae:	1a d8       	st.w	--sp,r8
800095b0:	fa c8 f9 40 	sub	r8,sp,-1728
800095b4:	fa c9 ff b4 	sub	r9,sp,-76
800095b8:	fe b0 f7 b2 	rcall	8000851c <get_arg>
800095bc:	2f dd       	sub	sp,-12
800095be:	f8 ea 00 00 	ld.d	r10,r12[0]
800095c2:	fa eb 00 00 	st.d	sp[0],r10
800095c6:	30 08       	mov	r8,0
800095c8:	e0 8f 03 de 	bral	80009d84 <_vfprintf_r+0x1538>
800095cc:	ee ca ff ff 	sub	r10,r7,-1
800095d0:	10 37       	cp.w	r7,r8
800095d2:	c0 b4       	brge	800095e8 <_vfprintf_r+0xd9c>
800095d4:	fa c9 f9 44 	sub	r9,sp,-1724
800095d8:	14 97       	mov	r7,r10
800095da:	f2 06 00 36 	add	r6,r9,r6<<0x3
800095de:	ec ea fd 88 	ld.d	r10,r6[-632]
800095e2:	fa eb 00 00 	st.d	sp[0],r10
800095e6:	c1 88       	rjmp	80009616 <_vfprintf_r+0xdca>
800095e8:	41 09       	lddsp	r9,sp[0x40]
800095ea:	59 f8       	cp.w	r8,31
800095ec:	e0 89 00 18 	brgt	8000961c <_vfprintf_r+0xdd0>
800095f0:	f2 e6 00 00 	ld.d	r6,r9[0]
800095f4:	f2 cb ff f8 	sub	r11,r9,-8
800095f8:	fa e7 00 00 	st.d	sp[0],r6
800095fc:	51 0b       	stdsp	sp[0x40],r11
800095fe:	fa c6 f9 44 	sub	r6,sp,-1724
80009602:	ec 08 00 39 	add	r9,r6,r8<<0x3
80009606:	fa e6 00 00 	ld.d	r6,sp[0]
8000960a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000960e:	2f f8       	sub	r8,-1
80009610:	14 97       	mov	r7,r10
80009612:	fb 48 06 b4 	st.w	sp[1716],r8
80009616:	40 38       	lddsp	r8,sp[0xc]
80009618:	e0 8f 03 b6 	bral	80009d84 <_vfprintf_r+0x1538>
8000961c:	f2 e6 00 00 	ld.d	r6,r9[0]
80009620:	40 38       	lddsp	r8,sp[0xc]
80009622:	fa e7 00 00 	st.d	sp[0],r6
80009626:	2f 89       	sub	r9,-8
80009628:	14 97       	mov	r7,r10
8000962a:	51 09       	stdsp	sp[0x40],r9
8000962c:	e0 8f 03 ac 	bral	80009d84 <_vfprintf_r+0x1538>
80009630:	ed b5 00 04 	bld	r5,0x4
80009634:	c1 61       	brne	80009660 <_vfprintf_r+0xe14>
80009636:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000963a:	40 3e       	lddsp	lr,sp[0xc]
8000963c:	58 0e       	cp.w	lr,0
8000963e:	c0 80       	breq	8000964e <_vfprintf_r+0xe02>
80009640:	10 36       	cp.w	r6,r8
80009642:	c6 74       	brge	80009710 <_vfprintf_r+0xec4>
80009644:	fa cc f9 44 	sub	r12,sp,-1724
80009648:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000964c:	c8 08       	rjmp	8000974c <_vfprintf_r+0xf00>
8000964e:	ee ca ff ff 	sub	r10,r7,-1
80009652:	10 37       	cp.w	r7,r8
80009654:	c7 f4       	brge	80009752 <_vfprintf_r+0xf06>
80009656:	fa cb f9 44 	sub	r11,sp,-1724
8000965a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000965e:	c7 68       	rjmp	8000974a <_vfprintf_r+0xefe>
80009660:	ed b5 00 06 	bld	r5,0x6
80009664:	c4 a1       	brne	800096f8 <_vfprintf_r+0xeac>
80009666:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000966a:	40 3c       	lddsp	r12,sp[0xc]
8000966c:	58 0c       	cp.w	r12,0
8000966e:	c1 d0       	breq	800096a8 <_vfprintf_r+0xe5c>
80009670:	10 36       	cp.w	r6,r8
80009672:	c0 64       	brge	8000967e <_vfprintf_r+0xe32>
80009674:	fa cb f9 44 	sub	r11,sp,-1724
80009678:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000967c:	c1 f8       	rjmp	800096ba <_vfprintf_r+0xe6e>
8000967e:	fa c8 f9 50 	sub	r8,sp,-1712
80009682:	1a d8       	st.w	--sp,r8
80009684:	fa c8 fa b8 	sub	r8,sp,-1352
80009688:	1a d8       	st.w	--sp,r8
8000968a:	fa c8 fb b4 	sub	r8,sp,-1100
8000968e:	1a d8       	st.w	--sp,r8
80009690:	fa c8 f9 40 	sub	r8,sp,-1728
80009694:	fa c9 ff b4 	sub	r9,sp,-76
80009698:	04 9a       	mov	r10,r2
8000969a:	0c 9b       	mov	r11,r6
8000969c:	08 9c       	mov	r12,r4
8000969e:	fe b0 f7 3f 	rcall	8000851c <get_arg>
800096a2:	2f dd       	sub	sp,-12
800096a4:	98 18       	ld.sh	r8,r12[0x2]
800096a6:	c2 68       	rjmp	800096f2 <_vfprintf_r+0xea6>
800096a8:	ee ca ff ff 	sub	r10,r7,-1
800096ac:	10 37       	cp.w	r7,r8
800096ae:	c0 94       	brge	800096c0 <_vfprintf_r+0xe74>
800096b0:	fa c9 f9 44 	sub	r9,sp,-1724
800096b4:	14 97       	mov	r7,r10
800096b6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800096ba:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800096be:	c1 a8       	rjmp	800096f2 <_vfprintf_r+0xea6>
800096c0:	41 09       	lddsp	r9,sp[0x40]
800096c2:	59 f8       	cp.w	r8,31
800096c4:	e0 89 00 13 	brgt	800096ea <_vfprintf_r+0xe9e>
800096c8:	f2 cb ff fc 	sub	r11,r9,-4
800096cc:	51 0b       	stdsp	sp[0x40],r11
800096ce:	72 09       	ld.w	r9,r9[0x0]
800096d0:	fa c6 f9 44 	sub	r6,sp,-1724
800096d4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800096d8:	2f f8       	sub	r8,-1
800096da:	f7 49 fd 88 	st.w	r11[-632],r9
800096de:	fb 48 06 b4 	st.w	sp[1716],r8
800096e2:	14 97       	mov	r7,r10
800096e4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800096e8:	c0 58       	rjmp	800096f2 <_vfprintf_r+0xea6>
800096ea:	92 18       	ld.sh	r8,r9[0x2]
800096ec:	14 97       	mov	r7,r10
800096ee:	2f c9       	sub	r9,-4
800096f0:	51 09       	stdsp	sp[0x40],r9
800096f2:	5c 78       	castu.h	r8
800096f4:	50 18       	stdsp	sp[0x4],r8
800096f6:	c4 68       	rjmp	80009782 <_vfprintf_r+0xf36>
800096f8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800096fc:	40 3c       	lddsp	r12,sp[0xc]
800096fe:	58 0c       	cp.w	r12,0
80009700:	c1 d0       	breq	8000973a <_vfprintf_r+0xeee>
80009702:	10 36       	cp.w	r6,r8
80009704:	c0 64       	brge	80009710 <_vfprintf_r+0xec4>
80009706:	fa cb f9 44 	sub	r11,sp,-1724
8000970a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000970e:	c1 f8       	rjmp	8000974c <_vfprintf_r+0xf00>
80009710:	fa c8 f9 50 	sub	r8,sp,-1712
80009714:	1a d8       	st.w	--sp,r8
80009716:	fa c8 fa b8 	sub	r8,sp,-1352
8000971a:	0c 9b       	mov	r11,r6
8000971c:	1a d8       	st.w	--sp,r8
8000971e:	fa c8 fb b4 	sub	r8,sp,-1100
80009722:	04 9a       	mov	r10,r2
80009724:	1a d8       	st.w	--sp,r8
80009726:	08 9c       	mov	r12,r4
80009728:	fa c8 f9 40 	sub	r8,sp,-1728
8000972c:	fa c9 ff b4 	sub	r9,sp,-76
80009730:	fe b0 f6 f6 	rcall	8000851c <get_arg>
80009734:	2f dd       	sub	sp,-12
80009736:	78 0b       	ld.w	r11,r12[0x0]
80009738:	c2 48       	rjmp	80009780 <_vfprintf_r+0xf34>
8000973a:	ee ca ff ff 	sub	r10,r7,-1
8000973e:	10 37       	cp.w	r7,r8
80009740:	c0 94       	brge	80009752 <_vfprintf_r+0xf06>
80009742:	fa c9 f9 44 	sub	r9,sp,-1724
80009746:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000974a:	14 97       	mov	r7,r10
8000974c:	ec fb fd 88 	ld.w	r11,r6[-632]
80009750:	c1 88       	rjmp	80009780 <_vfprintf_r+0xf34>
80009752:	41 09       	lddsp	r9,sp[0x40]
80009754:	59 f8       	cp.w	r8,31
80009756:	e0 89 00 11 	brgt	80009778 <_vfprintf_r+0xf2c>
8000975a:	f2 cb ff fc 	sub	r11,r9,-4
8000975e:	51 0b       	stdsp	sp[0x40],r11
80009760:	fa c6 f9 44 	sub	r6,sp,-1724
80009764:	72 0b       	ld.w	r11,r9[0x0]
80009766:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000976a:	f3 4b fd 88 	st.w	r9[-632],r11
8000976e:	2f f8       	sub	r8,-1
80009770:	14 97       	mov	r7,r10
80009772:	fb 48 06 b4 	st.w	sp[1716],r8
80009776:	c0 58       	rjmp	80009780 <_vfprintf_r+0xf34>
80009778:	72 0b       	ld.w	r11,r9[0x0]
8000977a:	14 97       	mov	r7,r10
8000977c:	2f c9       	sub	r9,-4
8000977e:	51 09       	stdsp	sp[0x40],r9
80009780:	50 1b       	stdsp	sp[0x4],r11
80009782:	30 0e       	mov	lr,0
80009784:	50 0e       	stdsp	sp[0x0],lr
80009786:	1c 98       	mov	r8,lr
80009788:	e0 8f 02 fe 	bral	80009d84 <_vfprintf_r+0x1538>
8000978c:	50 a7       	stdsp	sp[0x28],r7
8000978e:	50 80       	stdsp	sp[0x20],r0
80009790:	0c 97       	mov	r7,r6
80009792:	04 94       	mov	r4,r2
80009794:	06 96       	mov	r6,r3
80009796:	02 92       	mov	r2,r1
80009798:	40 93       	lddsp	r3,sp[0x24]
8000979a:	40 41       	lddsp	r1,sp[0x10]
8000979c:	0e 99       	mov	r9,r7
8000979e:	fa f8 06 b4 	ld.w	r8,sp[1716]
800097a2:	40 3c       	lddsp	r12,sp[0xc]
800097a4:	58 0c       	cp.w	r12,0
800097a6:	c1 d0       	breq	800097e0 <_vfprintf_r+0xf94>
800097a8:	10 36       	cp.w	r6,r8
800097aa:	c0 64       	brge	800097b6 <_vfprintf_r+0xf6a>
800097ac:	fa cb f9 44 	sub	r11,sp,-1724
800097b0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800097b4:	c1 d8       	rjmp	800097ee <_vfprintf_r+0xfa2>
800097b6:	fa c8 f9 50 	sub	r8,sp,-1712
800097ba:	1a d8       	st.w	--sp,r8
800097bc:	fa c8 fa b8 	sub	r8,sp,-1352
800097c0:	1a d8       	st.w	--sp,r8
800097c2:	fa c8 fb b4 	sub	r8,sp,-1100
800097c6:	1a d8       	st.w	--sp,r8
800097c8:	fa c9 ff b4 	sub	r9,sp,-76
800097cc:	fa c8 f9 40 	sub	r8,sp,-1728
800097d0:	04 9a       	mov	r10,r2
800097d2:	0c 9b       	mov	r11,r6
800097d4:	08 9c       	mov	r12,r4
800097d6:	fe b0 f6 a3 	rcall	8000851c <get_arg>
800097da:	2f dd       	sub	sp,-12
800097dc:	78 09       	ld.w	r9,r12[0x0]
800097de:	c2 18       	rjmp	80009820 <_vfprintf_r+0xfd4>
800097e0:	2f f7       	sub	r7,-1
800097e2:	10 39       	cp.w	r9,r8
800097e4:	c0 84       	brge	800097f4 <_vfprintf_r+0xfa8>
800097e6:	fa ca f9 44 	sub	r10,sp,-1724
800097ea:	f4 06 00 36 	add	r6,r10,r6<<0x3
800097ee:	ec f9 fd 88 	ld.w	r9,r6[-632]
800097f2:	c1 78       	rjmp	80009820 <_vfprintf_r+0xfd4>
800097f4:	41 09       	lddsp	r9,sp[0x40]
800097f6:	59 f8       	cp.w	r8,31
800097f8:	e0 89 00 10 	brgt	80009818 <_vfprintf_r+0xfcc>
800097fc:	f2 ca ff fc 	sub	r10,r9,-4
80009800:	51 0a       	stdsp	sp[0x40],r10
80009802:	fa c6 f9 44 	sub	r6,sp,-1724
80009806:	72 09       	ld.w	r9,r9[0x0]
80009808:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000980c:	f5 49 fd 88 	st.w	r10[-632],r9
80009810:	2f f8       	sub	r8,-1
80009812:	fb 48 06 b4 	st.w	sp[1716],r8
80009816:	c0 58       	rjmp	80009820 <_vfprintf_r+0xfd4>
80009818:	f2 c8 ff fc 	sub	r8,r9,-4
8000981c:	51 08       	stdsp	sp[0x40],r8
8000981e:	72 09       	ld.w	r9,r9[0x0]
80009820:	33 08       	mov	r8,48
80009822:	fb 68 06 b8 	st.b	sp[1720],r8
80009826:	37 88       	mov	r8,120
80009828:	30 0e       	mov	lr,0
8000982a:	fb 68 06 b9 	st.b	sp[1721],r8
8000982e:	fe cc bb 82 	sub	r12,pc,-17534
80009832:	50 19       	stdsp	sp[0x4],r9
80009834:	a1 b5       	sbr	r5,0x1
80009836:	50 0e       	stdsp	sp[0x0],lr
80009838:	50 dc       	stdsp	sp[0x34],r12
8000983a:	30 28       	mov	r8,2
8000983c:	37 80       	mov	r0,120
8000983e:	e0 8f 02 a3 	bral	80009d84 <_vfprintf_r+0x1538>
80009842:	50 a7       	stdsp	sp[0x28],r7
80009844:	50 80       	stdsp	sp[0x20],r0
80009846:	10 90       	mov	r0,r8
80009848:	30 08       	mov	r8,0
8000984a:	fb 68 06 bb 	st.b	sp[1723],r8
8000984e:	0c 97       	mov	r7,r6
80009850:	04 94       	mov	r4,r2
80009852:	06 96       	mov	r6,r3
80009854:	02 92       	mov	r2,r1
80009856:	40 93       	lddsp	r3,sp[0x24]
80009858:	40 41       	lddsp	r1,sp[0x10]
8000985a:	0e 99       	mov	r9,r7
8000985c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009860:	40 3b       	lddsp	r11,sp[0xc]
80009862:	58 0b       	cp.w	r11,0
80009864:	c1 d0       	breq	8000989e <_vfprintf_r+0x1052>
80009866:	10 36       	cp.w	r6,r8
80009868:	c0 64       	brge	80009874 <_vfprintf_r+0x1028>
8000986a:	fa ca f9 44 	sub	r10,sp,-1724
8000986e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80009872:	c1 d8       	rjmp	800098ac <_vfprintf_r+0x1060>
80009874:	fa c8 f9 50 	sub	r8,sp,-1712
80009878:	1a d8       	st.w	--sp,r8
8000987a:	fa c8 fa b8 	sub	r8,sp,-1352
8000987e:	1a d8       	st.w	--sp,r8
80009880:	fa c8 fb b4 	sub	r8,sp,-1100
80009884:	0c 9b       	mov	r11,r6
80009886:	1a d8       	st.w	--sp,r8
80009888:	04 9a       	mov	r10,r2
8000988a:	fa c8 f9 40 	sub	r8,sp,-1728
8000988e:	fa c9 ff b4 	sub	r9,sp,-76
80009892:	08 9c       	mov	r12,r4
80009894:	fe b0 f6 44 	rcall	8000851c <get_arg>
80009898:	2f dd       	sub	sp,-12
8000989a:	78 06       	ld.w	r6,r12[0x0]
8000989c:	c2 08       	rjmp	800098dc <_vfprintf_r+0x1090>
8000989e:	2f f7       	sub	r7,-1
800098a0:	10 39       	cp.w	r9,r8
800098a2:	c0 84       	brge	800098b2 <_vfprintf_r+0x1066>
800098a4:	fa c9 f9 44 	sub	r9,sp,-1724
800098a8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800098ac:	ec f6 fd 88 	ld.w	r6,r6[-632]
800098b0:	c1 68       	rjmp	800098dc <_vfprintf_r+0x1090>
800098b2:	41 09       	lddsp	r9,sp[0x40]
800098b4:	59 f8       	cp.w	r8,31
800098b6:	e0 89 00 10 	brgt	800098d6 <_vfprintf_r+0x108a>
800098ba:	f2 ca ff fc 	sub	r10,r9,-4
800098be:	51 0a       	stdsp	sp[0x40],r10
800098c0:	72 06       	ld.w	r6,r9[0x0]
800098c2:	fa ce f9 44 	sub	lr,sp,-1724
800098c6:	fc 08 00 39 	add	r9,lr,r8<<0x3
800098ca:	f3 46 fd 88 	st.w	r9[-632],r6
800098ce:	2f f8       	sub	r8,-1
800098d0:	fb 48 06 b4 	st.w	sp[1716],r8
800098d4:	c0 48       	rjmp	800098dc <_vfprintf_r+0x1090>
800098d6:	72 06       	ld.w	r6,r9[0x0]
800098d8:	2f c9       	sub	r9,-4
800098da:	51 09       	stdsp	sp[0x40],r9
800098dc:	40 2c       	lddsp	r12,sp[0x8]
800098de:	58 0c       	cp.w	r12,0
800098e0:	c1 05       	brlt	80009900 <_vfprintf_r+0x10b4>
800098e2:	18 9a       	mov	r10,r12
800098e4:	30 0b       	mov	r11,0
800098e6:	0c 9c       	mov	r12,r6
800098e8:	e0 a0 11 1e 	rcall	8000bb24 <memchr>
800098ec:	e0 80 02 df 	breq	80009eaa <_vfprintf_r+0x165e>
800098f0:	f8 06 01 02 	sub	r2,r12,r6
800098f4:	40 2b       	lddsp	r11,sp[0x8]
800098f6:	16 32       	cp.w	r2,r11
800098f8:	e0 89 02 d9 	brgt	80009eaa <_vfprintf_r+0x165e>
800098fc:	e0 8f 02 d4 	bral	80009ea4 <_vfprintf_r+0x1658>
80009900:	30 0a       	mov	r10,0
80009902:	0c 9c       	mov	r12,r6
80009904:	50 2a       	stdsp	sp[0x8],r10
80009906:	e0 a0 15 e7 	rcall	8000c4d4 <strlen>
8000990a:	18 92       	mov	r2,r12
8000990c:	e0 8f 02 d2 	bral	80009eb0 <_vfprintf_r+0x1664>
80009910:	50 a7       	stdsp	sp[0x28],r7
80009912:	50 80       	stdsp	sp[0x20],r0
80009914:	0c 97       	mov	r7,r6
80009916:	04 94       	mov	r4,r2
80009918:	06 96       	mov	r6,r3
8000991a:	02 92       	mov	r2,r1
8000991c:	40 93       	lddsp	r3,sp[0x24]
8000991e:	10 90       	mov	r0,r8
80009920:	40 41       	lddsp	r1,sp[0x10]
80009922:	a5 a5       	sbr	r5,0x4
80009924:	c0 a8       	rjmp	80009938 <_vfprintf_r+0x10ec>
80009926:	50 a7       	stdsp	sp[0x28],r7
80009928:	50 80       	stdsp	sp[0x20],r0
8000992a:	0c 97       	mov	r7,r6
8000992c:	04 94       	mov	r4,r2
8000992e:	06 96       	mov	r6,r3
80009930:	02 92       	mov	r2,r1
80009932:	40 93       	lddsp	r3,sp[0x24]
80009934:	10 90       	mov	r0,r8
80009936:	40 41       	lddsp	r1,sp[0x10]
80009938:	ed b5 00 05 	bld	r5,0x5
8000993c:	c5 61       	brne	800099e8 <_vfprintf_r+0x119c>
8000993e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009942:	40 39       	lddsp	r9,sp[0xc]
80009944:	58 09       	cp.w	r9,0
80009946:	c2 10       	breq	80009988 <_vfprintf_r+0x113c>
80009948:	10 36       	cp.w	r6,r8
8000994a:	c0 74       	brge	80009958 <_vfprintf_r+0x110c>
8000994c:	fa c8 f9 44 	sub	r8,sp,-1724
80009950:	f0 06 00 36 	add	r6,r8,r6<<0x3
80009954:	c2 38       	rjmp	8000999a <_vfprintf_r+0x114e>
80009956:	d7 03       	nop
80009958:	fa c8 f9 50 	sub	r8,sp,-1712
8000995c:	1a d8       	st.w	--sp,r8
8000995e:	fa c8 fa b8 	sub	r8,sp,-1352
80009962:	1a d8       	st.w	--sp,r8
80009964:	fa c8 fb b4 	sub	r8,sp,-1100
80009968:	1a d8       	st.w	--sp,r8
8000996a:	fa c8 f9 40 	sub	r8,sp,-1728
8000996e:	fa c9 ff b4 	sub	r9,sp,-76
80009972:	04 9a       	mov	r10,r2
80009974:	0c 9b       	mov	r11,r6
80009976:	08 9c       	mov	r12,r4
80009978:	fe b0 f5 d2 	rcall	8000851c <get_arg>
8000997c:	2f dd       	sub	sp,-12
8000997e:	f8 e8 00 00 	ld.d	r8,r12[0]
80009982:	fa e9 00 00 	st.d	sp[0],r8
80009986:	c2 e8       	rjmp	800099e2 <_vfprintf_r+0x1196>
80009988:	ee ca ff ff 	sub	r10,r7,-1
8000998c:	10 37       	cp.w	r7,r8
8000998e:	c0 b4       	brge	800099a4 <_vfprintf_r+0x1158>
80009990:	fa c8 f9 44 	sub	r8,sp,-1724
80009994:	14 97       	mov	r7,r10
80009996:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000999a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000999e:	fa eb 00 00 	st.d	sp[0],r10
800099a2:	c2 08       	rjmp	800099e2 <_vfprintf_r+0x1196>
800099a4:	41 09       	lddsp	r9,sp[0x40]
800099a6:	59 f8       	cp.w	r8,31
800099a8:	e0 89 00 16 	brgt	800099d4 <_vfprintf_r+0x1188>
800099ac:	f2 e6 00 00 	ld.d	r6,r9[0]
800099b0:	f2 cb ff f8 	sub	r11,r9,-8
800099b4:	fa e7 00 00 	st.d	sp[0],r6
800099b8:	51 0b       	stdsp	sp[0x40],r11
800099ba:	fa c6 f9 44 	sub	r6,sp,-1724
800099be:	ec 08 00 39 	add	r9,r6,r8<<0x3
800099c2:	fa e6 00 00 	ld.d	r6,sp[0]
800099c6:	f2 e7 fd 88 	st.d	r9[-632],r6
800099ca:	2f f8       	sub	r8,-1
800099cc:	14 97       	mov	r7,r10
800099ce:	fb 48 06 b4 	st.w	sp[1716],r8
800099d2:	c0 88       	rjmp	800099e2 <_vfprintf_r+0x1196>
800099d4:	f2 e6 00 00 	ld.d	r6,r9[0]
800099d8:	2f 89       	sub	r9,-8
800099da:	fa e7 00 00 	st.d	sp[0],r6
800099de:	51 09       	stdsp	sp[0x40],r9
800099e0:	14 97       	mov	r7,r10
800099e2:	30 18       	mov	r8,1
800099e4:	e0 8f 01 d0 	bral	80009d84 <_vfprintf_r+0x1538>
800099e8:	ed b5 00 04 	bld	r5,0x4
800099ec:	c1 61       	brne	80009a18 <_vfprintf_r+0x11cc>
800099ee:	fa f8 06 b4 	ld.w	r8,sp[1716]
800099f2:	40 3e       	lddsp	lr,sp[0xc]
800099f4:	58 0e       	cp.w	lr,0
800099f6:	c0 80       	breq	80009a06 <_vfprintf_r+0x11ba>
800099f8:	10 36       	cp.w	r6,r8
800099fa:	c6 74       	brge	80009ac8 <_vfprintf_r+0x127c>
800099fc:	fa cc f9 44 	sub	r12,sp,-1724
80009a00:	f8 06 00 36 	add	r6,r12,r6<<0x3
80009a04:	c8 08       	rjmp	80009b04 <_vfprintf_r+0x12b8>
80009a06:	ee ca ff ff 	sub	r10,r7,-1
80009a0a:	10 37       	cp.w	r7,r8
80009a0c:	c7 f4       	brge	80009b0a <_vfprintf_r+0x12be>
80009a0e:	fa cb f9 44 	sub	r11,sp,-1724
80009a12:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009a16:	c7 68       	rjmp	80009b02 <_vfprintf_r+0x12b6>
80009a18:	ed b5 00 06 	bld	r5,0x6
80009a1c:	c4 a1       	brne	80009ab0 <_vfprintf_r+0x1264>
80009a1e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009a22:	40 3c       	lddsp	r12,sp[0xc]
80009a24:	58 0c       	cp.w	r12,0
80009a26:	c1 d0       	breq	80009a60 <_vfprintf_r+0x1214>
80009a28:	10 36       	cp.w	r6,r8
80009a2a:	c0 64       	brge	80009a36 <_vfprintf_r+0x11ea>
80009a2c:	fa cb f9 44 	sub	r11,sp,-1724
80009a30:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009a34:	c1 f8       	rjmp	80009a72 <_vfprintf_r+0x1226>
80009a36:	fa c8 f9 50 	sub	r8,sp,-1712
80009a3a:	1a d8       	st.w	--sp,r8
80009a3c:	fa c8 fa b8 	sub	r8,sp,-1352
80009a40:	1a d8       	st.w	--sp,r8
80009a42:	fa c8 fb b4 	sub	r8,sp,-1100
80009a46:	1a d8       	st.w	--sp,r8
80009a48:	fa c8 f9 40 	sub	r8,sp,-1728
80009a4c:	fa c9 ff b4 	sub	r9,sp,-76
80009a50:	04 9a       	mov	r10,r2
80009a52:	0c 9b       	mov	r11,r6
80009a54:	08 9c       	mov	r12,r4
80009a56:	fe b0 f5 63 	rcall	8000851c <get_arg>
80009a5a:	2f dd       	sub	sp,-12
80009a5c:	98 18       	ld.sh	r8,r12[0x2]
80009a5e:	c2 68       	rjmp	80009aaa <_vfprintf_r+0x125e>
80009a60:	ee ca ff ff 	sub	r10,r7,-1
80009a64:	10 37       	cp.w	r7,r8
80009a66:	c0 94       	brge	80009a78 <_vfprintf_r+0x122c>
80009a68:	fa c9 f9 44 	sub	r9,sp,-1724
80009a6c:	14 97       	mov	r7,r10
80009a6e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80009a72:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80009a76:	c1 a8       	rjmp	80009aaa <_vfprintf_r+0x125e>
80009a78:	41 09       	lddsp	r9,sp[0x40]
80009a7a:	59 f8       	cp.w	r8,31
80009a7c:	e0 89 00 13 	brgt	80009aa2 <_vfprintf_r+0x1256>
80009a80:	f2 cb ff fc 	sub	r11,r9,-4
80009a84:	51 0b       	stdsp	sp[0x40],r11
80009a86:	72 09       	ld.w	r9,r9[0x0]
80009a88:	fa c6 f9 44 	sub	r6,sp,-1724
80009a8c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80009a90:	2f f8       	sub	r8,-1
80009a92:	f7 49 fd 88 	st.w	r11[-632],r9
80009a96:	fb 48 06 b4 	st.w	sp[1716],r8
80009a9a:	14 97       	mov	r7,r10
80009a9c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80009aa0:	c0 58       	rjmp	80009aaa <_vfprintf_r+0x125e>
80009aa2:	92 18       	ld.sh	r8,r9[0x2]
80009aa4:	14 97       	mov	r7,r10
80009aa6:	2f c9       	sub	r9,-4
80009aa8:	51 09       	stdsp	sp[0x40],r9
80009aaa:	5c 78       	castu.h	r8
80009aac:	50 18       	stdsp	sp[0x4],r8
80009aae:	c4 68       	rjmp	80009b3a <_vfprintf_r+0x12ee>
80009ab0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009ab4:	40 3c       	lddsp	r12,sp[0xc]
80009ab6:	58 0c       	cp.w	r12,0
80009ab8:	c1 d0       	breq	80009af2 <_vfprintf_r+0x12a6>
80009aba:	10 36       	cp.w	r6,r8
80009abc:	c0 64       	brge	80009ac8 <_vfprintf_r+0x127c>
80009abe:	fa cb f9 44 	sub	r11,sp,-1724
80009ac2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009ac6:	c1 f8       	rjmp	80009b04 <_vfprintf_r+0x12b8>
80009ac8:	fa c8 f9 50 	sub	r8,sp,-1712
80009acc:	1a d8       	st.w	--sp,r8
80009ace:	fa c8 fa b8 	sub	r8,sp,-1352
80009ad2:	0c 9b       	mov	r11,r6
80009ad4:	1a d8       	st.w	--sp,r8
80009ad6:	fa c8 fb b4 	sub	r8,sp,-1100
80009ada:	04 9a       	mov	r10,r2
80009adc:	1a d8       	st.w	--sp,r8
80009ade:	08 9c       	mov	r12,r4
80009ae0:	fa c8 f9 40 	sub	r8,sp,-1728
80009ae4:	fa c9 ff b4 	sub	r9,sp,-76
80009ae8:	fe b0 f5 1a 	rcall	8000851c <get_arg>
80009aec:	2f dd       	sub	sp,-12
80009aee:	78 0b       	ld.w	r11,r12[0x0]
80009af0:	c2 48       	rjmp	80009b38 <_vfprintf_r+0x12ec>
80009af2:	ee ca ff ff 	sub	r10,r7,-1
80009af6:	10 37       	cp.w	r7,r8
80009af8:	c0 94       	brge	80009b0a <_vfprintf_r+0x12be>
80009afa:	fa c9 f9 44 	sub	r9,sp,-1724
80009afe:	f2 06 00 36 	add	r6,r9,r6<<0x3
80009b02:	14 97       	mov	r7,r10
80009b04:	ec fb fd 88 	ld.w	r11,r6[-632]
80009b08:	c1 88       	rjmp	80009b38 <_vfprintf_r+0x12ec>
80009b0a:	41 09       	lddsp	r9,sp[0x40]
80009b0c:	59 f8       	cp.w	r8,31
80009b0e:	e0 89 00 11 	brgt	80009b30 <_vfprintf_r+0x12e4>
80009b12:	f2 cb ff fc 	sub	r11,r9,-4
80009b16:	51 0b       	stdsp	sp[0x40],r11
80009b18:	fa c6 f9 44 	sub	r6,sp,-1724
80009b1c:	72 0b       	ld.w	r11,r9[0x0]
80009b1e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80009b22:	f3 4b fd 88 	st.w	r9[-632],r11
80009b26:	2f f8       	sub	r8,-1
80009b28:	14 97       	mov	r7,r10
80009b2a:	fb 48 06 b4 	st.w	sp[1716],r8
80009b2e:	c0 58       	rjmp	80009b38 <_vfprintf_r+0x12ec>
80009b30:	72 0b       	ld.w	r11,r9[0x0]
80009b32:	14 97       	mov	r7,r10
80009b34:	2f c9       	sub	r9,-4
80009b36:	51 09       	stdsp	sp[0x40],r9
80009b38:	50 1b       	stdsp	sp[0x4],r11
80009b3a:	30 0e       	mov	lr,0
80009b3c:	30 18       	mov	r8,1
80009b3e:	50 0e       	stdsp	sp[0x0],lr
80009b40:	c2 29       	rjmp	80009d84 <_vfprintf_r+0x1538>
80009b42:	50 a7       	stdsp	sp[0x28],r7
80009b44:	50 80       	stdsp	sp[0x20],r0
80009b46:	0c 97       	mov	r7,r6
80009b48:	04 94       	mov	r4,r2
80009b4a:	06 96       	mov	r6,r3
80009b4c:	02 92       	mov	r2,r1
80009b4e:	fe cc be a2 	sub	r12,pc,-16734
80009b52:	40 93       	lddsp	r3,sp[0x24]
80009b54:	10 90       	mov	r0,r8
80009b56:	40 41       	lddsp	r1,sp[0x10]
80009b58:	50 dc       	stdsp	sp[0x34],r12
80009b5a:	ed b5 00 05 	bld	r5,0x5
80009b5e:	c5 51       	brne	80009c08 <_vfprintf_r+0x13bc>
80009b60:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009b64:	40 3b       	lddsp	r11,sp[0xc]
80009b66:	58 0b       	cp.w	r11,0
80009b68:	c2 20       	breq	80009bac <_vfprintf_r+0x1360>
80009b6a:	10 36       	cp.w	r6,r8
80009b6c:	c0 a4       	brge	80009b80 <_vfprintf_r+0x1334>
80009b6e:	fa ca f9 44 	sub	r10,sp,-1724
80009b72:	f4 06 00 36 	add	r6,r10,r6<<0x3
80009b76:	ec e8 fd 88 	ld.d	r8,r6[-632]
80009b7a:	fa e9 00 00 	st.d	sp[0],r8
80009b7e:	cf 28       	rjmp	80009d62 <_vfprintf_r+0x1516>
80009b80:	fa c8 f9 50 	sub	r8,sp,-1712
80009b84:	1a d8       	st.w	--sp,r8
80009b86:	fa c8 fa b8 	sub	r8,sp,-1352
80009b8a:	04 9a       	mov	r10,r2
80009b8c:	1a d8       	st.w	--sp,r8
80009b8e:	0c 9b       	mov	r11,r6
80009b90:	fa c8 fb b4 	sub	r8,sp,-1100
80009b94:	08 9c       	mov	r12,r4
80009b96:	1a d8       	st.w	--sp,r8
80009b98:	fa c8 f9 40 	sub	r8,sp,-1728
80009b9c:	fa c9 ff b4 	sub	r9,sp,-76
80009ba0:	fe b0 f4 be 	rcall	8000851c <get_arg>
80009ba4:	2f dd       	sub	sp,-12
80009ba6:	f8 ea 00 00 	ld.d	r10,r12[0]
80009baa:	c0 c8       	rjmp	80009bc2 <_vfprintf_r+0x1376>
80009bac:	ee ca ff ff 	sub	r10,r7,-1
80009bb0:	10 37       	cp.w	r7,r8
80009bb2:	c0 b4       	brge	80009bc8 <_vfprintf_r+0x137c>
80009bb4:	fa c9 f9 44 	sub	r9,sp,-1724
80009bb8:	14 97       	mov	r7,r10
80009bba:	f2 06 00 36 	add	r6,r9,r6<<0x3
80009bbe:	ec ea fd 88 	ld.d	r10,r6[-632]
80009bc2:	fa eb 00 00 	st.d	sp[0],r10
80009bc6:	cc e8       	rjmp	80009d62 <_vfprintf_r+0x1516>
80009bc8:	41 09       	lddsp	r9,sp[0x40]
80009bca:	59 f8       	cp.w	r8,31
80009bcc:	e0 89 00 16 	brgt	80009bf8 <_vfprintf_r+0x13ac>
80009bd0:	f2 e6 00 00 	ld.d	r6,r9[0]
80009bd4:	f2 cb ff f8 	sub	r11,r9,-8
80009bd8:	fa e7 00 00 	st.d	sp[0],r6
80009bdc:	51 0b       	stdsp	sp[0x40],r11
80009bde:	fa c6 f9 44 	sub	r6,sp,-1724
80009be2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80009be6:	fa e6 00 00 	ld.d	r6,sp[0]
80009bea:	f2 e7 fd 88 	st.d	r9[-632],r6
80009bee:	2f f8       	sub	r8,-1
80009bf0:	14 97       	mov	r7,r10
80009bf2:	fb 48 06 b4 	st.w	sp[1716],r8
80009bf6:	cb 68       	rjmp	80009d62 <_vfprintf_r+0x1516>
80009bf8:	f2 e6 00 00 	ld.d	r6,r9[0]
80009bfc:	2f 89       	sub	r9,-8
80009bfe:	fa e7 00 00 	st.d	sp[0],r6
80009c02:	51 09       	stdsp	sp[0x40],r9
80009c04:	14 97       	mov	r7,r10
80009c06:	ca e8       	rjmp	80009d62 <_vfprintf_r+0x1516>
80009c08:	ed b5 00 04 	bld	r5,0x4
80009c0c:	c1 71       	brne	80009c3a <_vfprintf_r+0x13ee>
80009c0e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009c12:	40 3e       	lddsp	lr,sp[0xc]
80009c14:	58 0e       	cp.w	lr,0
80009c16:	c0 80       	breq	80009c26 <_vfprintf_r+0x13da>
80009c18:	10 36       	cp.w	r6,r8
80009c1a:	c6 94       	brge	80009cec <_vfprintf_r+0x14a0>
80009c1c:	fa cc f9 44 	sub	r12,sp,-1724
80009c20:	f8 06 00 36 	add	r6,r12,r6<<0x3
80009c24:	c8 28       	rjmp	80009d28 <_vfprintf_r+0x14dc>
80009c26:	ee ca ff ff 	sub	r10,r7,-1
80009c2a:	10 37       	cp.w	r7,r8
80009c2c:	e0 84 00 81 	brge	80009d2e <_vfprintf_r+0x14e2>
80009c30:	fa cb f9 44 	sub	r11,sp,-1724
80009c34:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009c38:	c7 78       	rjmp	80009d26 <_vfprintf_r+0x14da>
80009c3a:	ed b5 00 06 	bld	r5,0x6
80009c3e:	c4 b1       	brne	80009cd4 <_vfprintf_r+0x1488>
80009c40:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009c44:	40 3c       	lddsp	r12,sp[0xc]
80009c46:	58 0c       	cp.w	r12,0
80009c48:	c1 d0       	breq	80009c82 <_vfprintf_r+0x1436>
80009c4a:	10 36       	cp.w	r6,r8
80009c4c:	c0 64       	brge	80009c58 <_vfprintf_r+0x140c>
80009c4e:	fa cb f9 44 	sub	r11,sp,-1724
80009c52:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009c56:	c1 f8       	rjmp	80009c94 <_vfprintf_r+0x1448>
80009c58:	fa c8 f9 50 	sub	r8,sp,-1712
80009c5c:	1a d8       	st.w	--sp,r8
80009c5e:	fa c8 fa b8 	sub	r8,sp,-1352
80009c62:	1a d8       	st.w	--sp,r8
80009c64:	fa c8 fb b4 	sub	r8,sp,-1100
80009c68:	1a d8       	st.w	--sp,r8
80009c6a:	fa c8 f9 40 	sub	r8,sp,-1728
80009c6e:	fa c9 ff b4 	sub	r9,sp,-76
80009c72:	04 9a       	mov	r10,r2
80009c74:	0c 9b       	mov	r11,r6
80009c76:	08 9c       	mov	r12,r4
80009c78:	fe b0 f4 52 	rcall	8000851c <get_arg>
80009c7c:	2f dd       	sub	sp,-12
80009c7e:	98 18       	ld.sh	r8,r12[0x2]
80009c80:	c2 78       	rjmp	80009cce <_vfprintf_r+0x1482>
80009c82:	ee ca ff ff 	sub	r10,r7,-1
80009c86:	10 37       	cp.w	r7,r8
80009c88:	c0 a4       	brge	80009c9c <_vfprintf_r+0x1450>
80009c8a:	fa c9 f9 44 	sub	r9,sp,-1724
80009c8e:	14 97       	mov	r7,r10
80009c90:	f2 06 00 36 	add	r6,r9,r6<<0x3
80009c94:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80009c98:	c1 b8       	rjmp	80009cce <_vfprintf_r+0x1482>
80009c9a:	d7 03       	nop
80009c9c:	41 09       	lddsp	r9,sp[0x40]
80009c9e:	59 f8       	cp.w	r8,31
80009ca0:	e0 89 00 13 	brgt	80009cc6 <_vfprintf_r+0x147a>
80009ca4:	f2 cb ff fc 	sub	r11,r9,-4
80009ca8:	51 0b       	stdsp	sp[0x40],r11
80009caa:	72 09       	ld.w	r9,r9[0x0]
80009cac:	fa c6 f9 44 	sub	r6,sp,-1724
80009cb0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80009cb4:	2f f8       	sub	r8,-1
80009cb6:	f7 49 fd 88 	st.w	r11[-632],r9
80009cba:	fb 48 06 b4 	st.w	sp[1716],r8
80009cbe:	14 97       	mov	r7,r10
80009cc0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80009cc4:	c0 58       	rjmp	80009cce <_vfprintf_r+0x1482>
80009cc6:	92 18       	ld.sh	r8,r9[0x2]
80009cc8:	14 97       	mov	r7,r10
80009cca:	2f c9       	sub	r9,-4
80009ccc:	51 09       	stdsp	sp[0x40],r9
80009cce:	5c 78       	castu.h	r8
80009cd0:	50 18       	stdsp	sp[0x4],r8
80009cd2:	c4 68       	rjmp	80009d5e <_vfprintf_r+0x1512>
80009cd4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009cd8:	40 3c       	lddsp	r12,sp[0xc]
80009cda:	58 0c       	cp.w	r12,0
80009cdc:	c1 d0       	breq	80009d16 <_vfprintf_r+0x14ca>
80009cde:	10 36       	cp.w	r6,r8
80009ce0:	c0 64       	brge	80009cec <_vfprintf_r+0x14a0>
80009ce2:	fa cb f9 44 	sub	r11,sp,-1724
80009ce6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009cea:	c1 f8       	rjmp	80009d28 <_vfprintf_r+0x14dc>
80009cec:	fa c8 f9 50 	sub	r8,sp,-1712
80009cf0:	1a d8       	st.w	--sp,r8
80009cf2:	fa c8 fa b8 	sub	r8,sp,-1352
80009cf6:	0c 9b       	mov	r11,r6
80009cf8:	1a d8       	st.w	--sp,r8
80009cfa:	fa c8 fb b4 	sub	r8,sp,-1100
80009cfe:	04 9a       	mov	r10,r2
80009d00:	1a d8       	st.w	--sp,r8
80009d02:	08 9c       	mov	r12,r4
80009d04:	fa c8 f9 40 	sub	r8,sp,-1728
80009d08:	fa c9 ff b4 	sub	r9,sp,-76
80009d0c:	fe b0 f4 08 	rcall	8000851c <get_arg>
80009d10:	2f dd       	sub	sp,-12
80009d12:	78 0b       	ld.w	r11,r12[0x0]
80009d14:	c2 48       	rjmp	80009d5c <_vfprintf_r+0x1510>
80009d16:	ee ca ff ff 	sub	r10,r7,-1
80009d1a:	10 37       	cp.w	r7,r8
80009d1c:	c0 94       	brge	80009d2e <_vfprintf_r+0x14e2>
80009d1e:	fa c9 f9 44 	sub	r9,sp,-1724
80009d22:	f2 06 00 36 	add	r6,r9,r6<<0x3
80009d26:	14 97       	mov	r7,r10
80009d28:	ec fb fd 88 	ld.w	r11,r6[-632]
80009d2c:	c1 88       	rjmp	80009d5c <_vfprintf_r+0x1510>
80009d2e:	41 09       	lddsp	r9,sp[0x40]
80009d30:	59 f8       	cp.w	r8,31
80009d32:	e0 89 00 11 	brgt	80009d54 <_vfprintf_r+0x1508>
80009d36:	f2 cb ff fc 	sub	r11,r9,-4
80009d3a:	51 0b       	stdsp	sp[0x40],r11
80009d3c:	fa c6 f9 44 	sub	r6,sp,-1724
80009d40:	72 0b       	ld.w	r11,r9[0x0]
80009d42:	ec 08 00 39 	add	r9,r6,r8<<0x3
80009d46:	f3 4b fd 88 	st.w	r9[-632],r11
80009d4a:	2f f8       	sub	r8,-1
80009d4c:	14 97       	mov	r7,r10
80009d4e:	fb 48 06 b4 	st.w	sp[1716],r8
80009d52:	c0 58       	rjmp	80009d5c <_vfprintf_r+0x1510>
80009d54:	72 0b       	ld.w	r11,r9[0x0]
80009d56:	14 97       	mov	r7,r10
80009d58:	2f c9       	sub	r9,-4
80009d5a:	51 09       	stdsp	sp[0x40],r9
80009d5c:	50 1b       	stdsp	sp[0x4],r11
80009d5e:	30 0e       	mov	lr,0
80009d60:	50 0e       	stdsp	sp[0x0],lr
80009d62:	40 08       	lddsp	r8,sp[0x0]
80009d64:	40 1c       	lddsp	r12,sp[0x4]
80009d66:	18 48       	or	r8,r12
80009d68:	5f 19       	srne	r9
80009d6a:	0a 98       	mov	r8,r5
80009d6c:	eb e9 00 09 	and	r9,r5,r9
80009d70:	a1 b8       	sbr	r8,0x1
80009d72:	58 09       	cp.w	r9,0
80009d74:	c0 70       	breq	80009d82 <_vfprintf_r+0x1536>
80009d76:	10 95       	mov	r5,r8
80009d78:	fb 60 06 b9 	st.b	sp[1721],r0
80009d7c:	33 08       	mov	r8,48
80009d7e:	fb 68 06 b8 	st.b	sp[1720],r8
80009d82:	30 28       	mov	r8,2
80009d84:	30 09       	mov	r9,0
80009d86:	fb 69 06 bb 	st.b	sp[1723],r9
80009d8a:	0a 99       	mov	r9,r5
80009d8c:	a7 d9       	cbr	r9,0x7
80009d8e:	40 2b       	lddsp	r11,sp[0x8]
80009d90:	40 16       	lddsp	r6,sp[0x4]
80009d92:	58 0b       	cp.w	r11,0
80009d94:	5f 1a       	srne	r10
80009d96:	f2 05 17 40 	movge	r5,r9
80009d9a:	fa c2 f9 78 	sub	r2,sp,-1672
80009d9e:	40 09       	lddsp	r9,sp[0x0]
80009da0:	0c 49       	or	r9,r6
80009da2:	5f 19       	srne	r9
80009da4:	f5 e9 10 09 	or	r9,r10,r9
80009da8:	c5 c0       	breq	80009e60 <_vfprintf_r+0x1614>
80009daa:	30 19       	mov	r9,1
80009dac:	f2 08 18 00 	cp.b	r8,r9
80009db0:	c0 60       	breq	80009dbc <_vfprintf_r+0x1570>
80009db2:	30 29       	mov	r9,2
80009db4:	f2 08 18 00 	cp.b	r8,r9
80009db8:	c0 41       	brne	80009dc0 <_vfprintf_r+0x1574>
80009dba:	c3 c8       	rjmp	80009e32 <_vfprintf_r+0x15e6>
80009dbc:	04 96       	mov	r6,r2
80009dbe:	c3 08       	rjmp	80009e1e <_vfprintf_r+0x15d2>
80009dc0:	04 96       	mov	r6,r2
80009dc2:	fa e8 00 00 	ld.d	r8,sp[0]
80009dc6:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80009dca:	2d 0a       	sub	r10,-48
80009dcc:	0c fa       	st.b	--r6,r10
80009dce:	f0 0b 16 03 	lsr	r11,r8,0x3
80009dd2:	f2 0c 16 03 	lsr	r12,r9,0x3
80009dd6:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80009dda:	18 99       	mov	r9,r12
80009ddc:	16 98       	mov	r8,r11
80009dde:	58 08       	cp.w	r8,0
80009de0:	5c 29       	cpc	r9
80009de2:	cf 21       	brne	80009dc6 <_vfprintf_r+0x157a>
80009de4:	fa e9 00 00 	st.d	sp[0],r8
80009de8:	ed b5 00 00 	bld	r5,0x0
80009dec:	c4 51       	brne	80009e76 <_vfprintf_r+0x162a>
80009dee:	33 09       	mov	r9,48
80009df0:	f2 0a 18 00 	cp.b	r10,r9
80009df4:	c4 10       	breq	80009e76 <_vfprintf_r+0x162a>
80009df6:	0c f9       	st.b	--r6,r9
80009df8:	c3 f8       	rjmp	80009e76 <_vfprintf_r+0x162a>
80009dfa:	fa ea 00 00 	ld.d	r10,sp[0]
80009dfe:	30 a8       	mov	r8,10
80009e00:	30 09       	mov	r9,0
80009e02:	e0 a0 1a 67 	rcall	8000d2d0 <__avr32_umod64>
80009e06:	30 a8       	mov	r8,10
80009e08:	2d 0a       	sub	r10,-48
80009e0a:	30 09       	mov	r9,0
80009e0c:	ac 8a       	st.b	r6[0x0],r10
80009e0e:	fa ea 00 00 	ld.d	r10,sp[0]
80009e12:	e0 a0 19 2d 	rcall	8000d06c <__avr32_udiv64>
80009e16:	16 99       	mov	r9,r11
80009e18:	14 98       	mov	r8,r10
80009e1a:	fa e9 00 00 	st.d	sp[0],r8
80009e1e:	20 16       	sub	r6,1
80009e20:	fa ea 00 00 	ld.d	r10,sp[0]
80009e24:	58 9a       	cp.w	r10,9
80009e26:	5c 2b       	cpc	r11
80009e28:	fe 9b ff e9 	brhi	80009dfa <_vfprintf_r+0x15ae>
80009e2c:	1b f8       	ld.ub	r8,sp[0x7]
80009e2e:	2d 08       	sub	r8,-48
80009e30:	c2 08       	rjmp	80009e70 <_vfprintf_r+0x1624>
80009e32:	04 96       	mov	r6,r2
80009e34:	fa e8 00 00 	ld.d	r8,sp[0]
80009e38:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80009e3c:	40 de       	lddsp	lr,sp[0x34]
80009e3e:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80009e42:	0c fa       	st.b	--r6,r10
80009e44:	f2 0b 16 04 	lsr	r11,r9,0x4
80009e48:	f0 0a 16 04 	lsr	r10,r8,0x4
80009e4c:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80009e50:	16 99       	mov	r9,r11
80009e52:	14 98       	mov	r8,r10
80009e54:	58 08       	cp.w	r8,0
80009e56:	5c 29       	cpc	r9
80009e58:	cf 01       	brne	80009e38 <_vfprintf_r+0x15ec>
80009e5a:	fa e9 00 00 	st.d	sp[0],r8
80009e5e:	c0 c8       	rjmp	80009e76 <_vfprintf_r+0x162a>
80009e60:	58 08       	cp.w	r8,0
80009e62:	c0 91       	brne	80009e74 <_vfprintf_r+0x1628>
80009e64:	ed b5 00 00 	bld	r5,0x0
80009e68:	c0 61       	brne	80009e74 <_vfprintf_r+0x1628>
80009e6a:	fa c6 f9 79 	sub	r6,sp,-1671
80009e6e:	33 08       	mov	r8,48
80009e70:	ac 88       	st.b	r6[0x0],r8
80009e72:	c0 28       	rjmp	80009e76 <_vfprintf_r+0x162a>
80009e74:	04 96       	mov	r6,r2
80009e76:	0c 12       	sub	r2,r6
80009e78:	c1 c8       	rjmp	80009eb0 <_vfprintf_r+0x1664>
80009e7a:	50 a7       	stdsp	sp[0x28],r7
80009e7c:	50 80       	stdsp	sp[0x20],r0
80009e7e:	40 93       	lddsp	r3,sp[0x24]
80009e80:	0c 97       	mov	r7,r6
80009e82:	10 90       	mov	r0,r8
80009e84:	04 94       	mov	r4,r2
80009e86:	40 41       	lddsp	r1,sp[0x10]
80009e88:	58 08       	cp.w	r8,0
80009e8a:	e0 80 04 4f 	breq	8000a728 <_vfprintf_r+0x1edc>
80009e8e:	fb 68 06 60 	st.b	sp[1632],r8
80009e92:	30 0c       	mov	r12,0
80009e94:	30 08       	mov	r8,0
80009e96:	30 12       	mov	r2,1
80009e98:	fb 68 06 bb 	st.b	sp[1723],r8
80009e9c:	50 2c       	stdsp	sp[0x8],r12
80009e9e:	fa c6 f9 a0 	sub	r6,sp,-1632
80009ea2:	c0 78       	rjmp	80009eb0 <_vfprintf_r+0x1664>
80009ea4:	30 0b       	mov	r11,0
80009ea6:	50 2b       	stdsp	sp[0x8],r11
80009ea8:	c0 48       	rjmp	80009eb0 <_vfprintf_r+0x1664>
80009eaa:	40 22       	lddsp	r2,sp[0x8]
80009eac:	30 0a       	mov	r10,0
80009eae:	50 2a       	stdsp	sp[0x8],r10
80009eb0:	40 29       	lddsp	r9,sp[0x8]
80009eb2:	e4 09 0c 49 	max	r9,r2,r9
80009eb6:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80009eba:	50 39       	stdsp	sp[0xc],r9
80009ebc:	0a 9e       	mov	lr,r5
80009ebe:	30 09       	mov	r9,0
80009ec0:	e2 1e 00 02 	andl	lr,0x2,COH
80009ec4:	f2 08 18 00 	cp.b	r8,r9
80009ec8:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80009ecc:	f7 b8 01 ff 	subne	r8,-1
80009ed0:	fb f8 1a 03 	st.wne	sp[0xc],r8
80009ed4:	0a 9b       	mov	r11,r5
80009ed6:	58 0e       	cp.w	lr,0
80009ed8:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80009edc:	f7 bc 01 fe 	subne	r12,-2
80009ee0:	fb fc 1a 03 	st.wne	sp[0xc],r12
80009ee4:	e2 1b 00 84 	andl	r11,0x84,COH
80009ee8:	50 fe       	stdsp	sp[0x3c],lr
80009eea:	50 9b       	stdsp	sp[0x24],r11
80009eec:	c4 71       	brne	80009f7a <_vfprintf_r+0x172e>
80009eee:	40 8a       	lddsp	r10,sp[0x20]
80009ef0:	40 39       	lddsp	r9,sp[0xc]
80009ef2:	12 1a       	sub	r10,r9
80009ef4:	50 4a       	stdsp	sp[0x10],r10
80009ef6:	58 0a       	cp.w	r10,0
80009ef8:	e0 89 00 20 	brgt	80009f38 <_vfprintf_r+0x16ec>
80009efc:	c3 f8       	rjmp	80009f7a <_vfprintf_r+0x172e>
80009efe:	2f 09       	sub	r9,-16
80009f00:	2f f8       	sub	r8,-1
80009f02:	fe ce c2 3e 	sub	lr,pc,-15810
80009f06:	31 0c       	mov	r12,16
80009f08:	fb 49 06 90 	st.w	sp[1680],r9
80009f0c:	87 0e       	st.w	r3[0x0],lr
80009f0e:	87 1c       	st.w	r3[0x4],r12
80009f10:	fb 48 06 8c 	st.w	sp[1676],r8
80009f14:	58 78       	cp.w	r8,7
80009f16:	e0 89 00 04 	brgt	80009f1e <_vfprintf_r+0x16d2>
80009f1a:	2f 83       	sub	r3,-8
80009f1c:	c0 b8       	rjmp	80009f32 <_vfprintf_r+0x16e6>
80009f1e:	fa ca f9 78 	sub	r10,sp,-1672
80009f22:	02 9b       	mov	r11,r1
80009f24:	08 9c       	mov	r12,r4
80009f26:	fe b0 f4 85 	rcall	80008830 <__sprint_r>
80009f2a:	e0 81 04 10 	brne	8000a74a <_vfprintf_r+0x1efe>
80009f2e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009f32:	40 4b       	lddsp	r11,sp[0x10]
80009f34:	21 0b       	sub	r11,16
80009f36:	50 4b       	stdsp	sp[0x10],r11
80009f38:	fa f9 06 90 	ld.w	r9,sp[1680]
80009f3c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009f40:	fe ca c2 7c 	sub	r10,pc,-15748
80009f44:	40 4e       	lddsp	lr,sp[0x10]
80009f46:	59 0e       	cp.w	lr,16
80009f48:	fe 99 ff db 	brgt	80009efe <_vfprintf_r+0x16b2>
80009f4c:	1c 09       	add	r9,lr
80009f4e:	2f f8       	sub	r8,-1
80009f50:	87 0a       	st.w	r3[0x0],r10
80009f52:	fb 49 06 90 	st.w	sp[1680],r9
80009f56:	87 1e       	st.w	r3[0x4],lr
80009f58:	fb 48 06 8c 	st.w	sp[1676],r8
80009f5c:	58 78       	cp.w	r8,7
80009f5e:	e0 89 00 04 	brgt	80009f66 <_vfprintf_r+0x171a>
80009f62:	2f 83       	sub	r3,-8
80009f64:	c0 b8       	rjmp	80009f7a <_vfprintf_r+0x172e>
80009f66:	fa ca f9 78 	sub	r10,sp,-1672
80009f6a:	02 9b       	mov	r11,r1
80009f6c:	08 9c       	mov	r12,r4
80009f6e:	fe b0 f4 61 	rcall	80008830 <__sprint_r>
80009f72:	e0 81 03 ec 	brne	8000a74a <_vfprintf_r+0x1efe>
80009f76:	fa c3 f9 e0 	sub	r3,sp,-1568
80009f7a:	30 09       	mov	r9,0
80009f7c:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80009f80:	f2 08 18 00 	cp.b	r8,r9
80009f84:	c1 f0       	breq	80009fc2 <_vfprintf_r+0x1776>
80009f86:	fa f8 06 90 	ld.w	r8,sp[1680]
80009f8a:	fa c9 f9 45 	sub	r9,sp,-1723
80009f8e:	2f f8       	sub	r8,-1
80009f90:	87 09       	st.w	r3[0x0],r9
80009f92:	fb 48 06 90 	st.w	sp[1680],r8
80009f96:	30 19       	mov	r9,1
80009f98:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009f9c:	87 19       	st.w	r3[0x4],r9
80009f9e:	2f f8       	sub	r8,-1
80009fa0:	fb 48 06 8c 	st.w	sp[1676],r8
80009fa4:	58 78       	cp.w	r8,7
80009fa6:	e0 89 00 04 	brgt	80009fae <_vfprintf_r+0x1762>
80009faa:	2f 83       	sub	r3,-8
80009fac:	c0 b8       	rjmp	80009fc2 <_vfprintf_r+0x1776>
80009fae:	fa ca f9 78 	sub	r10,sp,-1672
80009fb2:	02 9b       	mov	r11,r1
80009fb4:	08 9c       	mov	r12,r4
80009fb6:	fe b0 f4 3d 	rcall	80008830 <__sprint_r>
80009fba:	e0 81 03 c8 	brne	8000a74a <_vfprintf_r+0x1efe>
80009fbe:	fa c3 f9 e0 	sub	r3,sp,-1568
80009fc2:	40 fc       	lddsp	r12,sp[0x3c]
80009fc4:	58 0c       	cp.w	r12,0
80009fc6:	c1 f0       	breq	8000a004 <_vfprintf_r+0x17b8>
80009fc8:	fa f8 06 90 	ld.w	r8,sp[1680]
80009fcc:	fa c9 f9 48 	sub	r9,sp,-1720
80009fd0:	2f e8       	sub	r8,-2
80009fd2:	87 09       	st.w	r3[0x0],r9
80009fd4:	fb 48 06 90 	st.w	sp[1680],r8
80009fd8:	30 29       	mov	r9,2
80009fda:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009fde:	87 19       	st.w	r3[0x4],r9
80009fe0:	2f f8       	sub	r8,-1
80009fe2:	fb 48 06 8c 	st.w	sp[1676],r8
80009fe6:	58 78       	cp.w	r8,7
80009fe8:	e0 89 00 04 	brgt	80009ff0 <_vfprintf_r+0x17a4>
80009fec:	2f 83       	sub	r3,-8
80009fee:	c0 b8       	rjmp	8000a004 <_vfprintf_r+0x17b8>
80009ff0:	fa ca f9 78 	sub	r10,sp,-1672
80009ff4:	02 9b       	mov	r11,r1
80009ff6:	08 9c       	mov	r12,r4
80009ff8:	fe b0 f4 1c 	rcall	80008830 <__sprint_r>
80009ffc:	e0 81 03 a7 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a000:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a004:	40 9b       	lddsp	r11,sp[0x24]
8000a006:	e0 4b 00 80 	cp.w	r11,128
8000a00a:	c4 71       	brne	8000a098 <_vfprintf_r+0x184c>
8000a00c:	40 8a       	lddsp	r10,sp[0x20]
8000a00e:	40 39       	lddsp	r9,sp[0xc]
8000a010:	12 1a       	sub	r10,r9
8000a012:	50 4a       	stdsp	sp[0x10],r10
8000a014:	58 0a       	cp.w	r10,0
8000a016:	e0 89 00 20 	brgt	8000a056 <_vfprintf_r+0x180a>
8000a01a:	c3 f8       	rjmp	8000a098 <_vfprintf_r+0x184c>
8000a01c:	2f 09       	sub	r9,-16
8000a01e:	2f f8       	sub	r8,-1
8000a020:	fe ce c3 4c 	sub	lr,pc,-15540
8000a024:	31 0c       	mov	r12,16
8000a026:	fb 49 06 90 	st.w	sp[1680],r9
8000a02a:	87 0e       	st.w	r3[0x0],lr
8000a02c:	87 1c       	st.w	r3[0x4],r12
8000a02e:	fb 48 06 8c 	st.w	sp[1676],r8
8000a032:	58 78       	cp.w	r8,7
8000a034:	e0 89 00 04 	brgt	8000a03c <_vfprintf_r+0x17f0>
8000a038:	2f 83       	sub	r3,-8
8000a03a:	c0 b8       	rjmp	8000a050 <_vfprintf_r+0x1804>
8000a03c:	fa ca f9 78 	sub	r10,sp,-1672
8000a040:	02 9b       	mov	r11,r1
8000a042:	08 9c       	mov	r12,r4
8000a044:	fe b0 f3 f6 	rcall	80008830 <__sprint_r>
8000a048:	e0 81 03 81 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a04c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a050:	40 4b       	lddsp	r11,sp[0x10]
8000a052:	21 0b       	sub	r11,16
8000a054:	50 4b       	stdsp	sp[0x10],r11
8000a056:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a05a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a05e:	fe ca c3 8a 	sub	r10,pc,-15478
8000a062:	40 4e       	lddsp	lr,sp[0x10]
8000a064:	59 0e       	cp.w	lr,16
8000a066:	fe 99 ff db 	brgt	8000a01c <_vfprintf_r+0x17d0>
8000a06a:	1c 09       	add	r9,lr
8000a06c:	2f f8       	sub	r8,-1
8000a06e:	87 0a       	st.w	r3[0x0],r10
8000a070:	fb 49 06 90 	st.w	sp[1680],r9
8000a074:	87 1e       	st.w	r3[0x4],lr
8000a076:	fb 48 06 8c 	st.w	sp[1676],r8
8000a07a:	58 78       	cp.w	r8,7
8000a07c:	e0 89 00 04 	brgt	8000a084 <_vfprintf_r+0x1838>
8000a080:	2f 83       	sub	r3,-8
8000a082:	c0 b8       	rjmp	8000a098 <_vfprintf_r+0x184c>
8000a084:	fa ca f9 78 	sub	r10,sp,-1672
8000a088:	02 9b       	mov	r11,r1
8000a08a:	08 9c       	mov	r12,r4
8000a08c:	fe b0 f3 d2 	rcall	80008830 <__sprint_r>
8000a090:	e0 81 03 5d 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a094:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a098:	40 2c       	lddsp	r12,sp[0x8]
8000a09a:	04 1c       	sub	r12,r2
8000a09c:	50 2c       	stdsp	sp[0x8],r12
8000a09e:	58 0c       	cp.w	r12,0
8000a0a0:	e0 89 00 20 	brgt	8000a0e0 <_vfprintf_r+0x1894>
8000a0a4:	c3 f8       	rjmp	8000a122 <_vfprintf_r+0x18d6>
8000a0a6:	2f 09       	sub	r9,-16
8000a0a8:	2f f8       	sub	r8,-1
8000a0aa:	fe cb c3 d6 	sub	r11,pc,-15402
8000a0ae:	31 0a       	mov	r10,16
8000a0b0:	fb 49 06 90 	st.w	sp[1680],r9
8000a0b4:	87 0b       	st.w	r3[0x0],r11
8000a0b6:	87 1a       	st.w	r3[0x4],r10
8000a0b8:	fb 48 06 8c 	st.w	sp[1676],r8
8000a0bc:	58 78       	cp.w	r8,7
8000a0be:	e0 89 00 04 	brgt	8000a0c6 <_vfprintf_r+0x187a>
8000a0c2:	2f 83       	sub	r3,-8
8000a0c4:	c0 b8       	rjmp	8000a0da <_vfprintf_r+0x188e>
8000a0c6:	fa ca f9 78 	sub	r10,sp,-1672
8000a0ca:	02 9b       	mov	r11,r1
8000a0cc:	08 9c       	mov	r12,r4
8000a0ce:	fe b0 f3 b1 	rcall	80008830 <__sprint_r>
8000a0d2:	e0 81 03 3c 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a0d6:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a0da:	40 29       	lddsp	r9,sp[0x8]
8000a0dc:	21 09       	sub	r9,16
8000a0de:	50 29       	stdsp	sp[0x8],r9
8000a0e0:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a0e4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a0e8:	fe ca c4 14 	sub	r10,pc,-15340
8000a0ec:	40 2e       	lddsp	lr,sp[0x8]
8000a0ee:	59 0e       	cp.w	lr,16
8000a0f0:	fe 99 ff db 	brgt	8000a0a6 <_vfprintf_r+0x185a>
8000a0f4:	1c 09       	add	r9,lr
8000a0f6:	2f f8       	sub	r8,-1
8000a0f8:	87 0a       	st.w	r3[0x0],r10
8000a0fa:	fb 49 06 90 	st.w	sp[1680],r9
8000a0fe:	87 1e       	st.w	r3[0x4],lr
8000a100:	fb 48 06 8c 	st.w	sp[1676],r8
8000a104:	58 78       	cp.w	r8,7
8000a106:	e0 89 00 04 	brgt	8000a10e <_vfprintf_r+0x18c2>
8000a10a:	2f 83       	sub	r3,-8
8000a10c:	c0 b8       	rjmp	8000a122 <_vfprintf_r+0x18d6>
8000a10e:	fa ca f9 78 	sub	r10,sp,-1672
8000a112:	02 9b       	mov	r11,r1
8000a114:	08 9c       	mov	r12,r4
8000a116:	fe b0 f3 8d 	rcall	80008830 <__sprint_r>
8000a11a:	e0 81 03 18 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a11e:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a122:	ed b5 00 08 	bld	r5,0x8
8000a126:	c0 b0       	breq	8000a13c <_vfprintf_r+0x18f0>
8000a128:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a12c:	87 12       	st.w	r3[0x4],r2
8000a12e:	87 06       	st.w	r3[0x0],r6
8000a130:	f0 02 00 02 	add	r2,r8,r2
8000a134:	fb 42 06 90 	st.w	sp[1680],r2
8000a138:	e0 8f 01 d4 	bral	8000a4e0 <_vfprintf_r+0x1c94>
8000a13c:	e0 40 00 65 	cp.w	r0,101
8000a140:	e0 8a 01 d6 	brle	8000a4ec <_vfprintf_r+0x1ca0>
8000a144:	30 08       	mov	r8,0
8000a146:	30 09       	mov	r9,0
8000a148:	40 5b       	lddsp	r11,sp[0x14]
8000a14a:	40 7a       	lddsp	r10,sp[0x1c]
8000a14c:	e0 a0 15 89 	rcall	8000cc5e <__avr32_f64_cmp_eq>
8000a150:	c7 90       	breq	8000a242 <_vfprintf_r+0x19f6>
8000a152:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a156:	fe c9 c4 96 	sub	r9,pc,-15210
8000a15a:	2f f8       	sub	r8,-1
8000a15c:	87 09       	st.w	r3[0x0],r9
8000a15e:	fb 48 06 90 	st.w	sp[1680],r8
8000a162:	30 19       	mov	r9,1
8000a164:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a168:	87 19       	st.w	r3[0x4],r9
8000a16a:	2f f8       	sub	r8,-1
8000a16c:	fb 48 06 8c 	st.w	sp[1676],r8
8000a170:	58 78       	cp.w	r8,7
8000a172:	e0 89 00 05 	brgt	8000a17c <_vfprintf_r+0x1930>
8000a176:	2f 83       	sub	r3,-8
8000a178:	c0 c8       	rjmp	8000a190 <_vfprintf_r+0x1944>
8000a17a:	d7 03       	nop
8000a17c:	fa ca f9 78 	sub	r10,sp,-1672
8000a180:	02 9b       	mov	r11,r1
8000a182:	08 9c       	mov	r12,r4
8000a184:	fe b0 f3 56 	rcall	80008830 <__sprint_r>
8000a188:	e0 81 02 e1 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a18c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a190:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000a194:	40 6c       	lddsp	r12,sp[0x18]
8000a196:	18 38       	cp.w	r8,r12
8000a198:	c0 55       	brlt	8000a1a2 <_vfprintf_r+0x1956>
8000a19a:	ed b5 00 00 	bld	r5,0x0
8000a19e:	e0 81 02 6b 	brne	8000a674 <_vfprintf_r+0x1e28>
8000a1a2:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a1a6:	2f f8       	sub	r8,-1
8000a1a8:	40 cb       	lddsp	r11,sp[0x30]
8000a1aa:	fb 48 06 90 	st.w	sp[1680],r8
8000a1ae:	30 19       	mov	r9,1
8000a1b0:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a1b4:	87 0b       	st.w	r3[0x0],r11
8000a1b6:	2f f8       	sub	r8,-1
8000a1b8:	87 19       	st.w	r3[0x4],r9
8000a1ba:	fb 48 06 8c 	st.w	sp[1676],r8
8000a1be:	58 78       	cp.w	r8,7
8000a1c0:	e0 89 00 04 	brgt	8000a1c8 <_vfprintf_r+0x197c>
8000a1c4:	2f 83       	sub	r3,-8
8000a1c6:	c0 b8       	rjmp	8000a1dc <_vfprintf_r+0x1990>
8000a1c8:	fa ca f9 78 	sub	r10,sp,-1672
8000a1cc:	02 9b       	mov	r11,r1
8000a1ce:	08 9c       	mov	r12,r4
8000a1d0:	fe b0 f3 30 	rcall	80008830 <__sprint_r>
8000a1d4:	e0 81 02 bb 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a1d8:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a1dc:	40 66       	lddsp	r6,sp[0x18]
8000a1de:	20 16       	sub	r6,1
8000a1e0:	58 06       	cp.w	r6,0
8000a1e2:	e0 89 00 1d 	brgt	8000a21c <_vfprintf_r+0x19d0>
8000a1e6:	e0 8f 02 47 	bral	8000a674 <_vfprintf_r+0x1e28>
8000a1ea:	2f 09       	sub	r9,-16
8000a1ec:	2f f8       	sub	r8,-1
8000a1ee:	fb 49 06 90 	st.w	sp[1680],r9
8000a1f2:	87 02       	st.w	r3[0x0],r2
8000a1f4:	87 10       	st.w	r3[0x4],r0
8000a1f6:	fb 48 06 8c 	st.w	sp[1676],r8
8000a1fa:	58 78       	cp.w	r8,7
8000a1fc:	e0 89 00 04 	brgt	8000a204 <_vfprintf_r+0x19b8>
8000a200:	2f 83       	sub	r3,-8
8000a202:	c0 b8       	rjmp	8000a218 <_vfprintf_r+0x19cc>
8000a204:	fa ca f9 78 	sub	r10,sp,-1672
8000a208:	02 9b       	mov	r11,r1
8000a20a:	08 9c       	mov	r12,r4
8000a20c:	fe b0 f3 12 	rcall	80008830 <__sprint_r>
8000a210:	e0 81 02 9d 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a214:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a218:	21 06       	sub	r6,16
8000a21a:	c0 48       	rjmp	8000a222 <_vfprintf_r+0x19d6>
8000a21c:	fe c2 c5 48 	sub	r2,pc,-15032
8000a220:	31 00       	mov	r0,16
8000a222:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a226:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a22a:	fe ca c5 56 	sub	r10,pc,-15018
8000a22e:	59 06       	cp.w	r6,16
8000a230:	fe 99 ff dd 	brgt	8000a1ea <_vfprintf_r+0x199e>
8000a234:	0c 09       	add	r9,r6
8000a236:	87 0a       	st.w	r3[0x0],r10
8000a238:	fb 49 06 90 	st.w	sp[1680],r9
8000a23c:	2f f8       	sub	r8,-1
8000a23e:	87 16       	st.w	r3[0x4],r6
8000a240:	c5 39       	rjmp	8000a4e6 <_vfprintf_r+0x1c9a>
8000a242:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000a246:	58 0a       	cp.w	r10,0
8000a248:	e0 89 00 92 	brgt	8000a36c <_vfprintf_r+0x1b20>
8000a24c:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a250:	fe c9 c5 90 	sub	r9,pc,-14960
8000a254:	2f f8       	sub	r8,-1
8000a256:	87 09       	st.w	r3[0x0],r9
8000a258:	fb 48 06 90 	st.w	sp[1680],r8
8000a25c:	30 19       	mov	r9,1
8000a25e:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a262:	87 19       	st.w	r3[0x4],r9
8000a264:	2f f8       	sub	r8,-1
8000a266:	fb 48 06 8c 	st.w	sp[1676],r8
8000a26a:	58 78       	cp.w	r8,7
8000a26c:	e0 89 00 04 	brgt	8000a274 <_vfprintf_r+0x1a28>
8000a270:	2f 83       	sub	r3,-8
8000a272:	c0 b8       	rjmp	8000a288 <_vfprintf_r+0x1a3c>
8000a274:	fa ca f9 78 	sub	r10,sp,-1672
8000a278:	02 9b       	mov	r11,r1
8000a27a:	08 9c       	mov	r12,r4
8000a27c:	fe b0 f2 da 	rcall	80008830 <__sprint_r>
8000a280:	e0 81 02 65 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a284:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a288:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000a28c:	58 08       	cp.w	r8,0
8000a28e:	c0 81       	brne	8000a29e <_vfprintf_r+0x1a52>
8000a290:	40 6a       	lddsp	r10,sp[0x18]
8000a292:	58 0a       	cp.w	r10,0
8000a294:	c0 51       	brne	8000a29e <_vfprintf_r+0x1a52>
8000a296:	ed b5 00 00 	bld	r5,0x0
8000a29a:	e0 81 01 ed 	brne	8000a674 <_vfprintf_r+0x1e28>
8000a29e:	40 c9       	lddsp	r9,sp[0x30]
8000a2a0:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a2a4:	2f f8       	sub	r8,-1
8000a2a6:	87 09       	st.w	r3[0x0],r9
8000a2a8:	fb 48 06 90 	st.w	sp[1680],r8
8000a2ac:	30 19       	mov	r9,1
8000a2ae:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a2b2:	87 19       	st.w	r3[0x4],r9
8000a2b4:	2f f8       	sub	r8,-1
8000a2b6:	fb 48 06 8c 	st.w	sp[1676],r8
8000a2ba:	58 78       	cp.w	r8,7
8000a2bc:	e0 89 00 04 	brgt	8000a2c4 <_vfprintf_r+0x1a78>
8000a2c0:	2f 83       	sub	r3,-8
8000a2c2:	c0 b8       	rjmp	8000a2d8 <_vfprintf_r+0x1a8c>
8000a2c4:	fa ca f9 78 	sub	r10,sp,-1672
8000a2c8:	02 9b       	mov	r11,r1
8000a2ca:	08 9c       	mov	r12,r4
8000a2cc:	fe b0 f2 b2 	rcall	80008830 <__sprint_r>
8000a2d0:	e0 81 02 3d 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a2d4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a2d8:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000a2dc:	5c 32       	neg	r2
8000a2de:	58 02       	cp.w	r2,0
8000a2e0:	e0 89 00 1d 	brgt	8000a31a <_vfprintf_r+0x1ace>
8000a2e4:	c3 d8       	rjmp	8000a35e <_vfprintf_r+0x1b12>
8000a2e6:	2f 09       	sub	r9,-16
8000a2e8:	2f f8       	sub	r8,-1
8000a2ea:	31 0e       	mov	lr,16
8000a2ec:	fb 49 06 90 	st.w	sp[1680],r9
8000a2f0:	87 00       	st.w	r3[0x0],r0
8000a2f2:	87 1e       	st.w	r3[0x4],lr
8000a2f4:	fb 48 06 8c 	st.w	sp[1676],r8
8000a2f8:	58 78       	cp.w	r8,7
8000a2fa:	e0 89 00 04 	brgt	8000a302 <_vfprintf_r+0x1ab6>
8000a2fe:	2f 83       	sub	r3,-8
8000a300:	c0 b8       	rjmp	8000a316 <_vfprintf_r+0x1aca>
8000a302:	fa ca f9 78 	sub	r10,sp,-1672
8000a306:	02 9b       	mov	r11,r1
8000a308:	08 9c       	mov	r12,r4
8000a30a:	fe b0 f2 93 	rcall	80008830 <__sprint_r>
8000a30e:	e0 81 02 1e 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a312:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a316:	21 02       	sub	r2,16
8000a318:	c0 38       	rjmp	8000a31e <_vfprintf_r+0x1ad2>
8000a31a:	fe c0 c6 46 	sub	r0,pc,-14778
8000a31e:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a322:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a326:	fe ca c6 52 	sub	r10,pc,-14766
8000a32a:	59 02       	cp.w	r2,16
8000a32c:	fe 99 ff dd 	brgt	8000a2e6 <_vfprintf_r+0x1a9a>
8000a330:	04 09       	add	r9,r2
8000a332:	2f f8       	sub	r8,-1
8000a334:	87 0a       	st.w	r3[0x0],r10
8000a336:	fb 49 06 90 	st.w	sp[1680],r9
8000a33a:	87 12       	st.w	r3[0x4],r2
8000a33c:	fb 48 06 8c 	st.w	sp[1676],r8
8000a340:	58 78       	cp.w	r8,7
8000a342:	e0 89 00 04 	brgt	8000a34a <_vfprintf_r+0x1afe>
8000a346:	2f 83       	sub	r3,-8
8000a348:	c0 b8       	rjmp	8000a35e <_vfprintf_r+0x1b12>
8000a34a:	fa ca f9 78 	sub	r10,sp,-1672
8000a34e:	02 9b       	mov	r11,r1
8000a350:	08 9c       	mov	r12,r4
8000a352:	fe b0 f2 6f 	rcall	80008830 <__sprint_r>
8000a356:	e0 81 01 fa 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a35a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a35e:	40 6c       	lddsp	r12,sp[0x18]
8000a360:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a364:	87 06       	st.w	r3[0x0],r6
8000a366:	87 1c       	st.w	r3[0x4],r12
8000a368:	18 08       	add	r8,r12
8000a36a:	cb 98       	rjmp	8000a4dc <_vfprintf_r+0x1c90>
8000a36c:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a370:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a374:	40 6b       	lddsp	r11,sp[0x18]
8000a376:	16 3a       	cp.w	r10,r11
8000a378:	c6 f5       	brlt	8000a456 <_vfprintf_r+0x1c0a>
8000a37a:	16 09       	add	r9,r11
8000a37c:	2f f8       	sub	r8,-1
8000a37e:	87 06       	st.w	r3[0x0],r6
8000a380:	fb 49 06 90 	st.w	sp[1680],r9
8000a384:	87 1b       	st.w	r3[0x4],r11
8000a386:	fb 48 06 8c 	st.w	sp[1676],r8
8000a38a:	58 78       	cp.w	r8,7
8000a38c:	e0 89 00 04 	brgt	8000a394 <_vfprintf_r+0x1b48>
8000a390:	2f 83       	sub	r3,-8
8000a392:	c0 b8       	rjmp	8000a3a8 <_vfprintf_r+0x1b5c>
8000a394:	fa ca f9 78 	sub	r10,sp,-1672
8000a398:	02 9b       	mov	r11,r1
8000a39a:	08 9c       	mov	r12,r4
8000a39c:	fe b0 f2 4a 	rcall	80008830 <__sprint_r>
8000a3a0:	e0 81 01 d5 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a3a4:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a3a8:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000a3ac:	40 6a       	lddsp	r10,sp[0x18]
8000a3ae:	14 16       	sub	r6,r10
8000a3b0:	58 06       	cp.w	r6,0
8000a3b2:	e0 89 00 1c 	brgt	8000a3ea <_vfprintf_r+0x1b9e>
8000a3b6:	c3 d8       	rjmp	8000a430 <_vfprintf_r+0x1be4>
8000a3b8:	2f 09       	sub	r9,-16
8000a3ba:	2f f8       	sub	r8,-1
8000a3bc:	fb 49 06 90 	st.w	sp[1680],r9
8000a3c0:	87 02       	st.w	r3[0x0],r2
8000a3c2:	87 10       	st.w	r3[0x4],r0
8000a3c4:	fb 48 06 8c 	st.w	sp[1676],r8
8000a3c8:	58 78       	cp.w	r8,7
8000a3ca:	e0 89 00 04 	brgt	8000a3d2 <_vfprintf_r+0x1b86>
8000a3ce:	2f 83       	sub	r3,-8
8000a3d0:	c0 b8       	rjmp	8000a3e6 <_vfprintf_r+0x1b9a>
8000a3d2:	fa ca f9 78 	sub	r10,sp,-1672
8000a3d6:	02 9b       	mov	r11,r1
8000a3d8:	08 9c       	mov	r12,r4
8000a3da:	fe b0 f2 2b 	rcall	80008830 <__sprint_r>
8000a3de:	e0 81 01 b6 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a3e2:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a3e6:	21 06       	sub	r6,16
8000a3e8:	c0 48       	rjmp	8000a3f0 <_vfprintf_r+0x1ba4>
8000a3ea:	fe c2 c7 16 	sub	r2,pc,-14570
8000a3ee:	31 00       	mov	r0,16
8000a3f0:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a3f4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a3f8:	fe ca c7 24 	sub	r10,pc,-14556
8000a3fc:	59 06       	cp.w	r6,16
8000a3fe:	fe 99 ff dd 	brgt	8000a3b8 <_vfprintf_r+0x1b6c>
8000a402:	0c 09       	add	r9,r6
8000a404:	2f f8       	sub	r8,-1
8000a406:	87 0a       	st.w	r3[0x0],r10
8000a408:	fb 49 06 90 	st.w	sp[1680],r9
8000a40c:	87 16       	st.w	r3[0x4],r6
8000a40e:	fb 48 06 8c 	st.w	sp[1676],r8
8000a412:	58 78       	cp.w	r8,7
8000a414:	e0 89 00 04 	brgt	8000a41c <_vfprintf_r+0x1bd0>
8000a418:	2f 83       	sub	r3,-8
8000a41a:	c0 b8       	rjmp	8000a430 <_vfprintf_r+0x1be4>
8000a41c:	fa ca f9 78 	sub	r10,sp,-1672
8000a420:	02 9b       	mov	r11,r1
8000a422:	08 9c       	mov	r12,r4
8000a424:	fe b0 f2 06 	rcall	80008830 <__sprint_r>
8000a428:	e0 81 01 91 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a42c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a430:	ed b5 00 00 	bld	r5,0x0
8000a434:	e0 81 01 20 	brne	8000a674 <_vfprintf_r+0x1e28>
8000a438:	40 c9       	lddsp	r9,sp[0x30]
8000a43a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a43e:	2f f8       	sub	r8,-1
8000a440:	87 09       	st.w	r3[0x0],r9
8000a442:	fb 48 06 90 	st.w	sp[1680],r8
8000a446:	30 19       	mov	r9,1
8000a448:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a44c:	87 19       	st.w	r3[0x4],r9
8000a44e:	2f f8       	sub	r8,-1
8000a450:	fb 48 06 8c 	st.w	sp[1676],r8
8000a454:	c0 29       	rjmp	8000a658 <_vfprintf_r+0x1e0c>
8000a456:	14 09       	add	r9,r10
8000a458:	2f f8       	sub	r8,-1
8000a45a:	fb 49 06 90 	st.w	sp[1680],r9
8000a45e:	87 06       	st.w	r3[0x0],r6
8000a460:	87 1a       	st.w	r3[0x4],r10
8000a462:	fb 48 06 8c 	st.w	sp[1676],r8
8000a466:	58 78       	cp.w	r8,7
8000a468:	e0 89 00 04 	brgt	8000a470 <_vfprintf_r+0x1c24>
8000a46c:	2f 83       	sub	r3,-8
8000a46e:	c0 b8       	rjmp	8000a484 <_vfprintf_r+0x1c38>
8000a470:	fa ca f9 78 	sub	r10,sp,-1672
8000a474:	02 9b       	mov	r11,r1
8000a476:	08 9c       	mov	r12,r4
8000a478:	fe b0 f1 dc 	rcall	80008830 <__sprint_r>
8000a47c:	e0 81 01 67 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a480:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a484:	40 c8       	lddsp	r8,sp[0x30]
8000a486:	87 08       	st.w	r3[0x0],r8
8000a488:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a48c:	2f f8       	sub	r8,-1
8000a48e:	30 19       	mov	r9,1
8000a490:	fb 48 06 90 	st.w	sp[1680],r8
8000a494:	87 19       	st.w	r3[0x4],r9
8000a496:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a49a:	2f f8       	sub	r8,-1
8000a49c:	fb 48 06 8c 	st.w	sp[1676],r8
8000a4a0:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000a4a4:	58 78       	cp.w	r8,7
8000a4a6:	e0 89 00 04 	brgt	8000a4ae <_vfprintf_r+0x1c62>
8000a4aa:	2f 83       	sub	r3,-8
8000a4ac:	c0 b8       	rjmp	8000a4c2 <_vfprintf_r+0x1c76>
8000a4ae:	fa ca f9 78 	sub	r10,sp,-1672
8000a4b2:	02 9b       	mov	r11,r1
8000a4b4:	08 9c       	mov	r12,r4
8000a4b6:	fe b0 f1 bd 	rcall	80008830 <__sprint_r>
8000a4ba:	e0 81 01 48 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a4be:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a4c2:	04 06       	add	r6,r2
8000a4c4:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000a4c8:	87 06       	st.w	r3[0x0],r6
8000a4ca:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a4ce:	40 66       	lddsp	r6,sp[0x18]
8000a4d0:	40 6e       	lddsp	lr,sp[0x18]
8000a4d2:	10 16       	sub	r6,r8
8000a4d4:	f2 08 01 08 	sub	r8,r9,r8
8000a4d8:	87 16       	st.w	r3[0x4],r6
8000a4da:	1c 08       	add	r8,lr
8000a4dc:	fb 48 06 90 	st.w	sp[1680],r8
8000a4e0:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a4e4:	2f f8       	sub	r8,-1
8000a4e6:	fb 48 06 8c 	st.w	sp[1676],r8
8000a4ea:	cb 78       	rjmp	8000a658 <_vfprintf_r+0x1e0c>
8000a4ec:	40 6c       	lddsp	r12,sp[0x18]
8000a4ee:	58 1c       	cp.w	r12,1
8000a4f0:	e0 89 00 06 	brgt	8000a4fc <_vfprintf_r+0x1cb0>
8000a4f4:	ed b5 00 00 	bld	r5,0x0
8000a4f8:	e0 81 00 85 	brne	8000a602 <_vfprintf_r+0x1db6>
8000a4fc:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a500:	2f f8       	sub	r8,-1
8000a502:	30 19       	mov	r9,1
8000a504:	fb 48 06 90 	st.w	sp[1680],r8
8000a508:	87 06       	st.w	r3[0x0],r6
8000a50a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a50e:	87 19       	st.w	r3[0x4],r9
8000a510:	2f f8       	sub	r8,-1
8000a512:	fb 48 06 8c 	st.w	sp[1676],r8
8000a516:	58 78       	cp.w	r8,7
8000a518:	e0 89 00 04 	brgt	8000a520 <_vfprintf_r+0x1cd4>
8000a51c:	2f 83       	sub	r3,-8
8000a51e:	c0 b8       	rjmp	8000a534 <_vfprintf_r+0x1ce8>
8000a520:	fa ca f9 78 	sub	r10,sp,-1672
8000a524:	02 9b       	mov	r11,r1
8000a526:	08 9c       	mov	r12,r4
8000a528:	fe b0 f1 84 	rcall	80008830 <__sprint_r>
8000a52c:	e0 81 01 0f 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a530:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a534:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a538:	2f f8       	sub	r8,-1
8000a53a:	40 cb       	lddsp	r11,sp[0x30]
8000a53c:	fb 48 06 90 	st.w	sp[1680],r8
8000a540:	30 19       	mov	r9,1
8000a542:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a546:	87 0b       	st.w	r3[0x0],r11
8000a548:	2f f8       	sub	r8,-1
8000a54a:	87 19       	st.w	r3[0x4],r9
8000a54c:	fb 48 06 8c 	st.w	sp[1676],r8
8000a550:	58 78       	cp.w	r8,7
8000a552:	e0 89 00 05 	brgt	8000a55c <_vfprintf_r+0x1d10>
8000a556:	2f 83       	sub	r3,-8
8000a558:	c0 c8       	rjmp	8000a570 <_vfprintf_r+0x1d24>
8000a55a:	d7 03       	nop
8000a55c:	fa ca f9 78 	sub	r10,sp,-1672
8000a560:	02 9b       	mov	r11,r1
8000a562:	08 9c       	mov	r12,r4
8000a564:	fe b0 f1 66 	rcall	80008830 <__sprint_r>
8000a568:	e0 81 00 f1 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a56c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a570:	30 08       	mov	r8,0
8000a572:	30 09       	mov	r9,0
8000a574:	40 5b       	lddsp	r11,sp[0x14]
8000a576:	40 7a       	lddsp	r10,sp[0x1c]
8000a578:	e0 a0 13 73 	rcall	8000cc5e <__avr32_f64_cmp_eq>
8000a57c:	40 68       	lddsp	r8,sp[0x18]
8000a57e:	20 18       	sub	r8,1
8000a580:	58 0c       	cp.w	r12,0
8000a582:	c0 d1       	brne	8000a59c <_vfprintf_r+0x1d50>
8000a584:	2f f6       	sub	r6,-1
8000a586:	87 18       	st.w	r3[0x4],r8
8000a588:	87 06       	st.w	r3[0x0],r6
8000a58a:	fa f6 06 90 	ld.w	r6,sp[1680]
8000a58e:	10 06       	add	r6,r8
8000a590:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a594:	fb 46 06 90 	st.w	sp[1680],r6
8000a598:	2f f8       	sub	r8,-1
8000a59a:	c3 18       	rjmp	8000a5fc <_vfprintf_r+0x1db0>
8000a59c:	10 96       	mov	r6,r8
8000a59e:	58 08       	cp.w	r8,0
8000a5a0:	e0 89 00 1c 	brgt	8000a5d8 <_vfprintf_r+0x1d8c>
8000a5a4:	c4 b8       	rjmp	8000a63a <_vfprintf_r+0x1dee>
8000a5a6:	2f 09       	sub	r9,-16
8000a5a8:	2f f8       	sub	r8,-1
8000a5aa:	fb 49 06 90 	st.w	sp[1680],r9
8000a5ae:	87 02       	st.w	r3[0x0],r2
8000a5b0:	87 10       	st.w	r3[0x4],r0
8000a5b2:	fb 48 06 8c 	st.w	sp[1676],r8
8000a5b6:	58 78       	cp.w	r8,7
8000a5b8:	e0 89 00 04 	brgt	8000a5c0 <_vfprintf_r+0x1d74>
8000a5bc:	2f 83       	sub	r3,-8
8000a5be:	c0 b8       	rjmp	8000a5d4 <_vfprintf_r+0x1d88>
8000a5c0:	fa ca f9 78 	sub	r10,sp,-1672
8000a5c4:	02 9b       	mov	r11,r1
8000a5c6:	08 9c       	mov	r12,r4
8000a5c8:	fe b0 f1 34 	rcall	80008830 <__sprint_r>
8000a5cc:	e0 81 00 bf 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a5d0:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a5d4:	21 06       	sub	r6,16
8000a5d6:	c0 48       	rjmp	8000a5de <_vfprintf_r+0x1d92>
8000a5d8:	fe c2 c9 04 	sub	r2,pc,-14076
8000a5dc:	31 00       	mov	r0,16
8000a5de:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a5e2:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a5e6:	fe ca c9 12 	sub	r10,pc,-14062
8000a5ea:	59 06       	cp.w	r6,16
8000a5ec:	fe 99 ff dd 	brgt	8000a5a6 <_vfprintf_r+0x1d5a>
8000a5f0:	0c 09       	add	r9,r6
8000a5f2:	87 0a       	st.w	r3[0x0],r10
8000a5f4:	fb 49 06 90 	st.w	sp[1680],r9
8000a5f8:	2f f8       	sub	r8,-1
8000a5fa:	87 16       	st.w	r3[0x4],r6
8000a5fc:	fb 48 06 8c 	st.w	sp[1676],r8
8000a600:	c0 e8       	rjmp	8000a61c <_vfprintf_r+0x1dd0>
8000a602:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a606:	2f f8       	sub	r8,-1
8000a608:	30 19       	mov	r9,1
8000a60a:	fb 48 06 90 	st.w	sp[1680],r8
8000a60e:	87 06       	st.w	r3[0x0],r6
8000a610:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a614:	87 19       	st.w	r3[0x4],r9
8000a616:	2f f8       	sub	r8,-1
8000a618:	fb 48 06 8c 	st.w	sp[1676],r8
8000a61c:	58 78       	cp.w	r8,7
8000a61e:	e0 89 00 04 	brgt	8000a626 <_vfprintf_r+0x1dda>
8000a622:	2f 83       	sub	r3,-8
8000a624:	c0 b8       	rjmp	8000a63a <_vfprintf_r+0x1dee>
8000a626:	fa ca f9 78 	sub	r10,sp,-1672
8000a62a:	02 9b       	mov	r11,r1
8000a62c:	08 9c       	mov	r12,r4
8000a62e:	fe b0 f1 01 	rcall	80008830 <__sprint_r>
8000a632:	e0 81 00 8c 	brne	8000a74a <_vfprintf_r+0x1efe>
8000a636:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a63a:	40 ea       	lddsp	r10,sp[0x38]
8000a63c:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a640:	14 08       	add	r8,r10
8000a642:	fa c9 f9 64 	sub	r9,sp,-1692
8000a646:	fb 48 06 90 	st.w	sp[1680],r8
8000a64a:	87 1a       	st.w	r3[0x4],r10
8000a64c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a650:	87 09       	st.w	r3[0x0],r9
8000a652:	2f f8       	sub	r8,-1
8000a654:	fb 48 06 8c 	st.w	sp[1676],r8
8000a658:	58 78       	cp.w	r8,7
8000a65a:	e0 89 00 04 	brgt	8000a662 <_vfprintf_r+0x1e16>
8000a65e:	2f 83       	sub	r3,-8
8000a660:	c0 a8       	rjmp	8000a674 <_vfprintf_r+0x1e28>
8000a662:	fa ca f9 78 	sub	r10,sp,-1672
8000a666:	02 9b       	mov	r11,r1
8000a668:	08 9c       	mov	r12,r4
8000a66a:	fe b0 f0 e3 	rcall	80008830 <__sprint_r>
8000a66e:	c6 e1       	brne	8000a74a <_vfprintf_r+0x1efe>
8000a670:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a674:	e2 15 00 04 	andl	r5,0x4,COH
8000a678:	c3 f0       	breq	8000a6f6 <_vfprintf_r+0x1eaa>
8000a67a:	40 86       	lddsp	r6,sp[0x20]
8000a67c:	40 39       	lddsp	r9,sp[0xc]
8000a67e:	12 16       	sub	r6,r9
8000a680:	58 06       	cp.w	r6,0
8000a682:	e0 89 00 1a 	brgt	8000a6b6 <_vfprintf_r+0x1e6a>
8000a686:	c3 88       	rjmp	8000a6f6 <_vfprintf_r+0x1eaa>
8000a688:	2f 09       	sub	r9,-16
8000a68a:	2f f8       	sub	r8,-1
8000a68c:	fb 49 06 90 	st.w	sp[1680],r9
8000a690:	87 05       	st.w	r3[0x0],r5
8000a692:	87 12       	st.w	r3[0x4],r2
8000a694:	fb 48 06 8c 	st.w	sp[1676],r8
8000a698:	58 78       	cp.w	r8,7
8000a69a:	e0 89 00 04 	brgt	8000a6a2 <_vfprintf_r+0x1e56>
8000a69e:	2f 83       	sub	r3,-8
8000a6a0:	c0 98       	rjmp	8000a6b2 <_vfprintf_r+0x1e66>
8000a6a2:	00 9a       	mov	r10,r0
8000a6a4:	02 9b       	mov	r11,r1
8000a6a6:	08 9c       	mov	r12,r4
8000a6a8:	fe b0 f0 c4 	rcall	80008830 <__sprint_r>
8000a6ac:	c4 f1       	brne	8000a74a <_vfprintf_r+0x1efe>
8000a6ae:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a6b2:	21 06       	sub	r6,16
8000a6b4:	c0 68       	rjmp	8000a6c0 <_vfprintf_r+0x1e74>
8000a6b6:	fe c5 c9 f2 	sub	r5,pc,-13838
8000a6ba:	31 02       	mov	r2,16
8000a6bc:	fa c0 f9 78 	sub	r0,sp,-1672
8000a6c0:	fa f9 06 90 	ld.w	r9,sp[1680]
8000a6c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000a6c8:	fe ca ca 04 	sub	r10,pc,-13820
8000a6cc:	59 06       	cp.w	r6,16
8000a6ce:	fe 99 ff dd 	brgt	8000a688 <_vfprintf_r+0x1e3c>
8000a6d2:	0c 09       	add	r9,r6
8000a6d4:	2f f8       	sub	r8,-1
8000a6d6:	87 0a       	st.w	r3[0x0],r10
8000a6d8:	87 16       	st.w	r3[0x4],r6
8000a6da:	fb 49 06 90 	st.w	sp[1680],r9
8000a6de:	fb 48 06 8c 	st.w	sp[1676],r8
8000a6e2:	58 78       	cp.w	r8,7
8000a6e4:	e0 8a 00 09 	brle	8000a6f6 <_vfprintf_r+0x1eaa>
8000a6e8:	fa ca f9 78 	sub	r10,sp,-1672
8000a6ec:	02 9b       	mov	r11,r1
8000a6ee:	08 9c       	mov	r12,r4
8000a6f0:	fe b0 f0 a0 	rcall	80008830 <__sprint_r>
8000a6f4:	c2 b1       	brne	8000a74a <_vfprintf_r+0x1efe>
8000a6f6:	40 bc       	lddsp	r12,sp[0x2c]
8000a6f8:	40 36       	lddsp	r6,sp[0xc]
8000a6fa:	40 8e       	lddsp	lr,sp[0x20]
8000a6fc:	ec 0e 0c 48 	max	r8,r6,lr
8000a700:	10 0c       	add	r12,r8
8000a702:	50 bc       	stdsp	sp[0x2c],r12
8000a704:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a708:	58 08       	cp.w	r8,0
8000a70a:	c0 80       	breq	8000a71a <_vfprintf_r+0x1ece>
8000a70c:	fa ca f9 78 	sub	r10,sp,-1672
8000a710:	02 9b       	mov	r11,r1
8000a712:	08 9c       	mov	r12,r4
8000a714:	fe b0 f0 8e 	rcall	80008830 <__sprint_r>
8000a718:	c1 91       	brne	8000a74a <_vfprintf_r+0x1efe>
8000a71a:	30 0b       	mov	r11,0
8000a71c:	fa c3 f9 e0 	sub	r3,sp,-1568
8000a720:	fb 4b 06 8c 	st.w	sp[1676],r11
8000a724:	fe 9f f1 22 	bral	80008968 <_vfprintf_r+0x11c>
8000a728:	08 95       	mov	r5,r4
8000a72a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000a72e:	58 08       	cp.w	r8,0
8000a730:	c0 80       	breq	8000a740 <_vfprintf_r+0x1ef4>
8000a732:	08 9c       	mov	r12,r4
8000a734:	fa ca f9 78 	sub	r10,sp,-1672
8000a738:	02 9b       	mov	r11,r1
8000a73a:	fe b0 f0 7b 	rcall	80008830 <__sprint_r>
8000a73e:	c0 61       	brne	8000a74a <_vfprintf_r+0x1efe>
8000a740:	30 08       	mov	r8,0
8000a742:	fb 48 06 8c 	st.w	sp[1676],r8
8000a746:	c0 28       	rjmp	8000a74a <_vfprintf_r+0x1efe>
8000a748:	40 41       	lddsp	r1,sp[0x10]
8000a74a:	82 68       	ld.sh	r8,r1[0xc]
8000a74c:	ed b8 00 06 	bld	r8,0x6
8000a750:	c0 31       	brne	8000a756 <_vfprintf_r+0x1f0a>
8000a752:	3f fa       	mov	r10,-1
8000a754:	50 ba       	stdsp	sp[0x2c],r10
8000a756:	40 bc       	lddsp	r12,sp[0x2c]
8000a758:	fe 3d f9 44 	sub	sp,-1724
8000a75c:	d8 32       	popm	r0-r7,pc
8000a75e:	d7 03       	nop

8000a760 <__swsetup_r>:
8000a760:	d4 21       	pushm	r4-r7,lr
8000a762:	e0 68 08 c4 	mov	r8,2244
8000a766:	18 96       	mov	r6,r12
8000a768:	16 97       	mov	r7,r11
8000a76a:	70 0c       	ld.w	r12,r8[0x0]
8000a76c:	58 0c       	cp.w	r12,0
8000a76e:	c0 60       	breq	8000a77a <__swsetup_r+0x1a>
8000a770:	78 68       	ld.w	r8,r12[0x18]
8000a772:	58 08       	cp.w	r8,0
8000a774:	c0 31       	brne	8000a77a <__swsetup_r+0x1a>
8000a776:	e0 a0 07 b9 	rcall	8000b6e8 <__sinit>
8000a77a:	fe c8 c9 86 	sub	r8,pc,-13946
8000a77e:	10 37       	cp.w	r7,r8
8000a780:	c0 61       	brne	8000a78c <__swsetup_r+0x2c>
8000a782:	e0 68 08 c4 	mov	r8,2244
8000a786:	70 08       	ld.w	r8,r8[0x0]
8000a788:	70 07       	ld.w	r7,r8[0x0]
8000a78a:	c1 28       	rjmp	8000a7ae <__swsetup_r+0x4e>
8000a78c:	fe c8 c9 78 	sub	r8,pc,-13960
8000a790:	10 37       	cp.w	r7,r8
8000a792:	c0 61       	brne	8000a79e <__swsetup_r+0x3e>
8000a794:	e0 68 08 c4 	mov	r8,2244
8000a798:	70 08       	ld.w	r8,r8[0x0]
8000a79a:	70 17       	ld.w	r7,r8[0x4]
8000a79c:	c0 98       	rjmp	8000a7ae <__swsetup_r+0x4e>
8000a79e:	fe c8 c9 6a 	sub	r8,pc,-13974
8000a7a2:	10 37       	cp.w	r7,r8
8000a7a4:	c0 51       	brne	8000a7ae <__swsetup_r+0x4e>
8000a7a6:	e0 68 08 c4 	mov	r8,2244
8000a7aa:	70 08       	ld.w	r8,r8[0x0]
8000a7ac:	70 27       	ld.w	r7,r8[0x8]
8000a7ae:	8e 68       	ld.sh	r8,r7[0xc]
8000a7b0:	ed b8 00 03 	bld	r8,0x3
8000a7b4:	c1 e0       	breq	8000a7f0 <__swsetup_r+0x90>
8000a7b6:	ed b8 00 04 	bld	r8,0x4
8000a7ba:	c3 e1       	brne	8000a836 <__swsetup_r+0xd6>
8000a7bc:	ed b8 00 02 	bld	r8,0x2
8000a7c0:	c1 51       	brne	8000a7ea <__swsetup_r+0x8a>
8000a7c2:	6e db       	ld.w	r11,r7[0x34]
8000a7c4:	58 0b       	cp.w	r11,0
8000a7c6:	c0 a0       	breq	8000a7da <__swsetup_r+0x7a>
8000a7c8:	ee c8 ff bc 	sub	r8,r7,-68
8000a7cc:	10 3b       	cp.w	r11,r8
8000a7ce:	c0 40       	breq	8000a7d6 <__swsetup_r+0x76>
8000a7d0:	0c 9c       	mov	r12,r6
8000a7d2:	fe b0 ed e3 	rcall	80008398 <_free_r>
8000a7d6:	30 08       	mov	r8,0
8000a7d8:	8f d8       	st.w	r7[0x34],r8
8000a7da:	8e 68       	ld.sh	r8,r7[0xc]
8000a7dc:	e0 18 ff db 	andl	r8,0xffdb
8000a7e0:	ae 68       	st.h	r7[0xc],r8
8000a7e2:	30 08       	mov	r8,0
8000a7e4:	8f 18       	st.w	r7[0x4],r8
8000a7e6:	6e 48       	ld.w	r8,r7[0x10]
8000a7e8:	8f 08       	st.w	r7[0x0],r8
8000a7ea:	8e 68       	ld.sh	r8,r7[0xc]
8000a7ec:	a3 b8       	sbr	r8,0x3
8000a7ee:	ae 68       	st.h	r7[0xc],r8
8000a7f0:	6e 48       	ld.w	r8,r7[0x10]
8000a7f2:	58 08       	cp.w	r8,0
8000a7f4:	c0 b1       	brne	8000a80a <__swsetup_r+0xaa>
8000a7f6:	8e 68       	ld.sh	r8,r7[0xc]
8000a7f8:	e2 18 02 80 	andl	r8,0x280,COH
8000a7fc:	e0 48 02 00 	cp.w	r8,512
8000a800:	c0 50       	breq	8000a80a <__swsetup_r+0xaa>
8000a802:	0c 9c       	mov	r12,r6
8000a804:	0e 9b       	mov	r11,r7
8000a806:	e0 a0 09 31 	rcall	8000ba68 <__smakebuf_r>
8000a80a:	8e 69       	ld.sh	r9,r7[0xc]
8000a80c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
8000a810:	c0 70       	breq	8000a81e <__swsetup_r+0xbe>
8000a812:	30 08       	mov	r8,0
8000a814:	8f 28       	st.w	r7[0x8],r8
8000a816:	6e 58       	ld.w	r8,r7[0x14]
8000a818:	5c 38       	neg	r8
8000a81a:	8f 68       	st.w	r7[0x18],r8
8000a81c:	c0 68       	rjmp	8000a828 <__swsetup_r+0xc8>
8000a81e:	ed b9 00 01 	bld	r9,0x1
8000a822:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000a826:	8f 28       	st.w	r7[0x8],r8
8000a828:	6e 48       	ld.w	r8,r7[0x10]
8000a82a:	58 08       	cp.w	r8,0
8000a82c:	c0 61       	brne	8000a838 <__swsetup_r+0xd8>
8000a82e:	8e 68       	ld.sh	r8,r7[0xc]
8000a830:	ed b8 00 07 	bld	r8,0x7
8000a834:	c0 21       	brne	8000a838 <__swsetup_r+0xd8>
8000a836:	dc 2a       	popm	r4-r7,pc,r12=-1
8000a838:	d8 2a       	popm	r4-r7,pc,r12=0
8000a83a:	d7 03       	nop

8000a83c <quorem>:
8000a83c:	d4 31       	pushm	r0-r7,lr
8000a83e:	20 2d       	sub	sp,8
8000a840:	18 97       	mov	r7,r12
8000a842:	78 48       	ld.w	r8,r12[0x10]
8000a844:	76 46       	ld.w	r6,r11[0x10]
8000a846:	0c 38       	cp.w	r8,r6
8000a848:	c0 34       	brge	8000a84e <quorem+0x12>
8000a84a:	30 0c       	mov	r12,0
8000a84c:	c8 58       	rjmp	8000a956 <quorem+0x11a>
8000a84e:	ec c2 ff fc 	sub	r2,r6,-4
8000a852:	f6 c3 ff ec 	sub	r3,r11,-20
8000a856:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000a85a:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000a85e:	2f f9       	sub	r9,-1
8000a860:	20 16       	sub	r6,1
8000a862:	f8 09 0d 08 	divu	r8,r12,r9
8000a866:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000a86a:	ee c4 ff ec 	sub	r4,r7,-20
8000a86e:	10 95       	mov	r5,r8
8000a870:	58 08       	cp.w	r8,0
8000a872:	c4 10       	breq	8000a8f4 <quorem+0xb8>
8000a874:	30 09       	mov	r9,0
8000a876:	06 9a       	mov	r10,r3
8000a878:	08 98       	mov	r8,r4
8000a87a:	12 91       	mov	r1,r9
8000a87c:	50 0b       	stdsp	sp[0x0],r11
8000a87e:	70 0e       	ld.w	lr,r8[0x0]
8000a880:	b1 8e       	lsr	lr,0x10
8000a882:	50 1e       	stdsp	sp[0x4],lr
8000a884:	15 0e       	ld.w	lr,r10++
8000a886:	fc 00 16 10 	lsr	r0,lr,0x10
8000a88a:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000a88e:	ea 0e 03 41 	mac	r1,r5,lr
8000a892:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000a896:	b1 81       	lsr	r1,0x10
8000a898:	40 1b       	lddsp	r11,sp[0x4]
8000a89a:	ea 00 02 40 	mul	r0,r5,r0
8000a89e:	e2 00 00 00 	add	r0,r1,r0
8000a8a2:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000a8a6:	02 1b       	sub	r11,r1
8000a8a8:	50 1b       	stdsp	sp[0x4],r11
8000a8aa:	70 0b       	ld.w	r11,r8[0x0]
8000a8ac:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000a8b0:	02 09       	add	r9,r1
8000a8b2:	f2 0e 01 0e 	sub	lr,r9,lr
8000a8b6:	b0 1e       	st.h	r8[0x2],lr
8000a8b8:	fc 09 14 10 	asr	r9,lr,0x10
8000a8bc:	40 1e       	lddsp	lr,sp[0x4]
8000a8be:	fc 09 00 09 	add	r9,lr,r9
8000a8c2:	b0 09       	st.h	r8[0x0],r9
8000a8c4:	e0 01 16 10 	lsr	r1,r0,0x10
8000a8c8:	2f c8       	sub	r8,-4
8000a8ca:	b1 49       	asr	r9,0x10
8000a8cc:	04 3a       	cp.w	r10,r2
8000a8ce:	fe 98 ff d8 	brls	8000a87e <quorem+0x42>
8000a8d2:	40 0b       	lddsp	r11,sp[0x0]
8000a8d4:	58 0c       	cp.w	r12,0
8000a8d6:	c0 f1       	brne	8000a8f4 <quorem+0xb8>
8000a8d8:	ec c8 ff fb 	sub	r8,r6,-5
8000a8dc:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000a8e0:	c0 28       	rjmp	8000a8e4 <quorem+0xa8>
8000a8e2:	20 16       	sub	r6,1
8000a8e4:	20 48       	sub	r8,4
8000a8e6:	08 38       	cp.w	r8,r4
8000a8e8:	e0 88 00 05 	brls	8000a8f2 <quorem+0xb6>
8000a8ec:	70 09       	ld.w	r9,r8[0x0]
8000a8ee:	58 09       	cp.w	r9,0
8000a8f0:	cf 90       	breq	8000a8e2 <quorem+0xa6>
8000a8f2:	8f 46       	st.w	r7[0x10],r6
8000a8f4:	0e 9c       	mov	r12,r7
8000a8f6:	e0 a0 09 bf 	rcall	8000bc74 <__mcmp>
8000a8fa:	c2 d5       	brlt	8000a954 <quorem+0x118>
8000a8fc:	2f f5       	sub	r5,-1
8000a8fe:	08 98       	mov	r8,r4
8000a900:	30 09       	mov	r9,0
8000a902:	07 0b       	ld.w	r11,r3++
8000a904:	f6 0a 16 10 	lsr	r10,r11,0x10
8000a908:	70 0c       	ld.w	r12,r8[0x0]
8000a90a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000a90e:	f8 0e 16 10 	lsr	lr,r12,0x10
8000a912:	14 1e       	sub	lr,r10
8000a914:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000a918:	16 1a       	sub	r10,r11
8000a91a:	12 0a       	add	r10,r9
8000a91c:	b0 1a       	st.h	r8[0x2],r10
8000a91e:	b1 4a       	asr	r10,0x10
8000a920:	fc 0a 00 09 	add	r9,lr,r10
8000a924:	b0 09       	st.h	r8[0x0],r9
8000a926:	2f c8       	sub	r8,-4
8000a928:	b1 49       	asr	r9,0x10
8000a92a:	04 33       	cp.w	r3,r2
8000a92c:	fe 98 ff eb 	brls	8000a902 <quorem+0xc6>
8000a930:	ec c8 ff fb 	sub	r8,r6,-5
8000a934:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
8000a938:	58 09       	cp.w	r9,0
8000a93a:	c0 d1       	brne	8000a954 <quorem+0x118>
8000a93c:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000a940:	c0 28       	rjmp	8000a944 <quorem+0x108>
8000a942:	20 16       	sub	r6,1
8000a944:	20 48       	sub	r8,4
8000a946:	08 38       	cp.w	r8,r4
8000a948:	e0 88 00 05 	brls	8000a952 <quorem+0x116>
8000a94c:	70 09       	ld.w	r9,r8[0x0]
8000a94e:	58 09       	cp.w	r9,0
8000a950:	cf 90       	breq	8000a942 <quorem+0x106>
8000a952:	8f 46       	st.w	r7[0x10],r6
8000a954:	0a 9c       	mov	r12,r5
8000a956:	2f ed       	sub	sp,-8
8000a958:	d8 32       	popm	r0-r7,pc
8000a95a:	d7 03       	nop

8000a95c <_dtoa_r>:
8000a95c:	d4 31       	pushm	r0-r7,lr
8000a95e:	21 ad       	sub	sp,104
8000a960:	fa c4 ff 74 	sub	r4,sp,-140
8000a964:	18 97       	mov	r7,r12
8000a966:	16 95       	mov	r5,r11
8000a968:	68 2c       	ld.w	r12,r4[0x8]
8000a96a:	50 c9       	stdsp	sp[0x30],r9
8000a96c:	68 16       	ld.w	r6,r4[0x4]
8000a96e:	68 09       	ld.w	r9,r4[0x0]
8000a970:	50 e8       	stdsp	sp[0x38],r8
8000a972:	14 94       	mov	r4,r10
8000a974:	51 2c       	stdsp	sp[0x48],r12
8000a976:	fa e5 00 08 	st.d	sp[8],r4
8000a97a:	51 59       	stdsp	sp[0x54],r9
8000a97c:	6e 95       	ld.w	r5,r7[0x24]
8000a97e:	58 05       	cp.w	r5,0
8000a980:	c0 91       	brne	8000a992 <_dtoa_r+0x36>
8000a982:	31 0c       	mov	r12,16
8000a984:	fe b0 e9 4c 	rcall	80007c1c <malloc>
8000a988:	99 35       	st.w	r12[0xc],r5
8000a98a:	8f 9c       	st.w	r7[0x24],r12
8000a98c:	99 15       	st.w	r12[0x4],r5
8000a98e:	99 25       	st.w	r12[0x8],r5
8000a990:	99 05       	st.w	r12[0x0],r5
8000a992:	6e 99       	ld.w	r9,r7[0x24]
8000a994:	72 08       	ld.w	r8,r9[0x0]
8000a996:	58 08       	cp.w	r8,0
8000a998:	c0 f0       	breq	8000a9b6 <_dtoa_r+0x5a>
8000a99a:	72 1a       	ld.w	r10,r9[0x4]
8000a99c:	91 1a       	st.w	r8[0x4],r10
8000a99e:	30 1a       	mov	r10,1
8000a9a0:	72 19       	ld.w	r9,r9[0x4]
8000a9a2:	f4 09 09 49 	lsl	r9,r10,r9
8000a9a6:	10 9b       	mov	r11,r8
8000a9a8:	91 29       	st.w	r8[0x8],r9
8000a9aa:	0e 9c       	mov	r12,r7
8000a9ac:	e0 a0 09 7e 	rcall	8000bca8 <_Bfree>
8000a9b0:	6e 98       	ld.w	r8,r7[0x24]
8000a9b2:	30 09       	mov	r9,0
8000a9b4:	91 09       	st.w	r8[0x0],r9
8000a9b6:	40 28       	lddsp	r8,sp[0x8]
8000a9b8:	10 94       	mov	r4,r8
8000a9ba:	58 08       	cp.w	r8,0
8000a9bc:	c0 64       	brge	8000a9c8 <_dtoa_r+0x6c>
8000a9be:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000a9c2:	50 28       	stdsp	sp[0x8],r8
8000a9c4:	30 18       	mov	r8,1
8000a9c6:	c0 28       	rjmp	8000a9ca <_dtoa_r+0x6e>
8000a9c8:	30 08       	mov	r8,0
8000a9ca:	8d 08       	st.w	r6[0x0],r8
8000a9cc:	fc 1c 7f f0 	movh	r12,0x7ff0
8000a9d0:	40 26       	lddsp	r6,sp[0x8]
8000a9d2:	0c 98       	mov	r8,r6
8000a9d4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000a9d8:	18 38       	cp.w	r8,r12
8000a9da:	c2 01       	brne	8000aa1a <_dtoa_r+0xbe>
8000a9dc:	e0 68 27 0f 	mov	r8,9999
8000a9e0:	41 5b       	lddsp	r11,sp[0x54]
8000a9e2:	97 08       	st.w	r11[0x0],r8
8000a9e4:	40 3a       	lddsp	r10,sp[0xc]
8000a9e6:	58 0a       	cp.w	r10,0
8000a9e8:	c0 71       	brne	8000a9f6 <_dtoa_r+0x9a>
8000a9ea:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000a9ee:	c0 41       	brne	8000a9f6 <_dtoa_r+0x9a>
8000a9f0:	fe cc cc 0c 	sub	r12,pc,-13300
8000a9f4:	c0 38       	rjmp	8000a9fa <_dtoa_r+0x9e>
8000a9f6:	fe cc cc 06 	sub	r12,pc,-13306
8000a9fa:	41 29       	lddsp	r9,sp[0x48]
8000a9fc:	58 09       	cp.w	r9,0
8000a9fe:	e0 80 05 9a 	breq	8000b532 <_dtoa_r+0xbd6>
8000aa02:	f8 c8 ff fd 	sub	r8,r12,-3
8000aa06:	f8 c9 ff f8 	sub	r9,r12,-8
8000aa0a:	11 8b       	ld.ub	r11,r8[0x0]
8000aa0c:	30 0a       	mov	r10,0
8000aa0e:	41 25       	lddsp	r5,sp[0x48]
8000aa10:	f4 0b 18 00 	cp.b	r11,r10
8000aa14:	f2 08 17 10 	movne	r8,r9
8000aa18:	c1 68       	rjmp	8000aa44 <_dtoa_r+0xe8>
8000aa1a:	fa ea 00 08 	ld.d	r10,sp[8]
8000aa1e:	30 08       	mov	r8,0
8000aa20:	fa eb 00 3c 	st.d	sp[60],r10
8000aa24:	30 09       	mov	r9,0
8000aa26:	e0 a0 11 1c 	rcall	8000cc5e <__avr32_f64_cmp_eq>
8000aa2a:	c1 00       	breq	8000aa4a <_dtoa_r+0xee>
8000aa2c:	30 18       	mov	r8,1
8000aa2e:	41 5a       	lddsp	r10,sp[0x54]
8000aa30:	95 08       	st.w	r10[0x0],r8
8000aa32:	fe cc cd 72 	sub	r12,pc,-12942
8000aa36:	41 29       	lddsp	r9,sp[0x48]
8000aa38:	f8 08 00 08 	add	r8,r12,r8
8000aa3c:	58 09       	cp.w	r9,0
8000aa3e:	e0 80 05 7a 	breq	8000b532 <_dtoa_r+0xbd6>
8000aa42:	12 95       	mov	r5,r9
8000aa44:	8b 08       	st.w	r5[0x0],r8
8000aa46:	e0 8f 05 76 	bral	8000b532 <_dtoa_r+0xbd6>
8000aa4a:	fa c8 ff 9c 	sub	r8,sp,-100
8000aa4e:	fa c9 ff a0 	sub	r9,sp,-96
8000aa52:	fa ea 00 3c 	ld.d	r10,sp[60]
8000aa56:	0e 9c       	mov	r12,r7
8000aa58:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000aa5c:	e0 a0 09 78 	rcall	8000bd4c <__d2b>
8000aa60:	18 93       	mov	r3,r12
8000aa62:	58 05       	cp.w	r5,0
8000aa64:	c0 d0       	breq	8000aa7e <_dtoa_r+0x122>
8000aa66:	fa ea 00 3c 	ld.d	r10,sp[60]
8000aa6a:	30 04       	mov	r4,0
8000aa6c:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
8000aa70:	ea c5 03 ff 	sub	r5,r5,1023
8000aa74:	10 9b       	mov	r11,r8
8000aa76:	51 74       	stdsp	sp[0x5c],r4
8000aa78:	ea 1b 3f f0 	orh	r11,0x3ff0
8000aa7c:	c2 58       	rjmp	8000aac6 <_dtoa_r+0x16a>
8000aa7e:	41 88       	lddsp	r8,sp[0x60]
8000aa80:	41 9c       	lddsp	r12,sp[0x64]
8000aa82:	10 0c       	add	r12,r8
8000aa84:	f8 c5 fb ce 	sub	r5,r12,-1074
8000aa88:	e0 45 00 20 	cp.w	r5,32
8000aa8c:	e0 8a 00 0e 	brle	8000aaa8 <_dtoa_r+0x14c>
8000aa90:	f8 cc fb ee 	sub	r12,r12,-1042
8000aa94:	40 3b       	lddsp	r11,sp[0xc]
8000aa96:	ea 08 11 40 	rsub	r8,r5,64
8000aa9a:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000aa9e:	ec 08 09 46 	lsl	r6,r6,r8
8000aaa2:	0c 4c       	or	r12,r6
8000aaa4:	c0 78       	rjmp	8000aab2 <_dtoa_r+0x156>
8000aaa6:	d7 03       	nop
8000aaa8:	ea 0c 11 20 	rsub	r12,r5,32
8000aaac:	40 3a       	lddsp	r10,sp[0xc]
8000aaae:	f4 0c 09 4c 	lsl	r12,r10,r12
8000aab2:	e0 a0 10 62 	rcall	8000cb76 <__avr32_u32_to_f64>
8000aab6:	fc 18 fe 10 	movh	r8,0xfe10
8000aaba:	30 19       	mov	r9,1
8000aabc:	ea c5 04 33 	sub	r5,r5,1075
8000aac0:	f0 0b 00 0b 	add	r11,r8,r11
8000aac4:	51 79       	stdsp	sp[0x5c],r9
8000aac6:	30 08       	mov	r8,0
8000aac8:	fc 19 3f f8 	movh	r9,0x3ff8
8000aacc:	e0 a0 0e ea 	rcall	8000c8a0 <__avr32_f64_sub>
8000aad0:	e0 68 43 61 	mov	r8,17249
8000aad4:	ea 18 63 6f 	orh	r8,0x636f
8000aad8:	e0 69 87 a7 	mov	r9,34727
8000aadc:	ea 19 3f d2 	orh	r9,0x3fd2
8000aae0:	e0 a0 0d f4 	rcall	8000c6c8 <__avr32_f64_mul>
8000aae4:	e0 68 c8 b3 	mov	r8,51379
8000aae8:	ea 18 8b 60 	orh	r8,0x8b60
8000aaec:	e0 69 8a 28 	mov	r9,35368
8000aaf0:	ea 19 3f c6 	orh	r9,0x3fc6
8000aaf4:	e0 a0 0f a4 	rcall	8000ca3c <__avr32_f64_add>
8000aaf8:	0a 9c       	mov	r12,r5
8000aafa:	14 90       	mov	r0,r10
8000aafc:	16 91       	mov	r1,r11
8000aafe:	e0 a0 10 40 	rcall	8000cb7e <__avr32_s32_to_f64>
8000ab02:	e0 68 79 fb 	mov	r8,31227
8000ab06:	ea 18 50 9f 	orh	r8,0x509f
8000ab0a:	e0 69 44 13 	mov	r9,17427
8000ab0e:	ea 19 3f d3 	orh	r9,0x3fd3
8000ab12:	e0 a0 0d db 	rcall	8000c6c8 <__avr32_f64_mul>
8000ab16:	14 98       	mov	r8,r10
8000ab18:	16 99       	mov	r9,r11
8000ab1a:	00 9a       	mov	r10,r0
8000ab1c:	02 9b       	mov	r11,r1
8000ab1e:	e0 a0 0f 8f 	rcall	8000ca3c <__avr32_f64_add>
8000ab22:	14 90       	mov	r0,r10
8000ab24:	16 91       	mov	r1,r11
8000ab26:	e0 a0 10 15 	rcall	8000cb50 <__avr32_f64_to_s32>
8000ab2a:	30 08       	mov	r8,0
8000ab2c:	18 96       	mov	r6,r12
8000ab2e:	30 09       	mov	r9,0
8000ab30:	00 9a       	mov	r10,r0
8000ab32:	02 9b       	mov	r11,r1
8000ab34:	e0 a0 10 dc 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000ab38:	c0 c0       	breq	8000ab50 <_dtoa_r+0x1f4>
8000ab3a:	0c 9c       	mov	r12,r6
8000ab3c:	e0 a0 10 21 	rcall	8000cb7e <__avr32_s32_to_f64>
8000ab40:	14 98       	mov	r8,r10
8000ab42:	16 99       	mov	r9,r11
8000ab44:	00 9a       	mov	r10,r0
8000ab46:	02 9b       	mov	r11,r1
8000ab48:	e0 a0 10 8b 	rcall	8000cc5e <__avr32_f64_cmp_eq>
8000ab4c:	f7 b6 00 01 	subeq	r6,1
8000ab50:	59 66       	cp.w	r6,22
8000ab52:	e0 88 00 05 	brls	8000ab5c <_dtoa_r+0x200>
8000ab56:	30 18       	mov	r8,1
8000ab58:	51 48       	stdsp	sp[0x50],r8
8000ab5a:	c1 38       	rjmp	8000ab80 <_dtoa_r+0x224>
8000ab5c:	fe c8 cc bc 	sub	r8,pc,-13124
8000ab60:	fa ea 00 3c 	ld.d	r10,sp[60]
8000ab64:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
8000ab68:	e0 a0 10 c2 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000ab6c:	f9 b4 00 00 	moveq	r4,0
8000ab70:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000ab74:	f7 b6 01 01 	subne	r6,1
8000ab78:	f9 bc 01 00 	movne	r12,0
8000ab7c:	fb fc 1a 14 	st.wne	sp[0x50],r12
8000ab80:	41 90       	lddsp	r0,sp[0x64]
8000ab82:	20 10       	sub	r0,1
8000ab84:	0a 10       	sub	r0,r5
8000ab86:	c0 46       	brmi	8000ab8e <_dtoa_r+0x232>
8000ab88:	50 40       	stdsp	sp[0x10],r0
8000ab8a:	30 00       	mov	r0,0
8000ab8c:	c0 48       	rjmp	8000ab94 <_dtoa_r+0x238>
8000ab8e:	30 0b       	mov	r11,0
8000ab90:	5c 30       	neg	r0
8000ab92:	50 4b       	stdsp	sp[0x10],r11
8000ab94:	ec 02 11 00 	rsub	r2,r6,0
8000ab98:	58 06       	cp.w	r6,0
8000ab9a:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000ab9e:	f5 d6 e4 0a 	addge	r10,r10,r6
8000aba2:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000aba6:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000abaa:	f9 b2 04 00 	movge	r2,0
8000abae:	e1 d6 e5 10 	sublt	r0,r0,r6
8000abb2:	f9 b9 05 00 	movlt	r9,0
8000abb6:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000abba:	40 c8       	lddsp	r8,sp[0x30]
8000abbc:	58 98       	cp.w	r8,9
8000abbe:	e0 8b 00 20 	brhi	8000abfe <_dtoa_r+0x2a2>
8000abc2:	58 58       	cp.w	r8,5
8000abc4:	f9 b4 0a 01 	movle	r4,1
8000abc8:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000abcc:	f7 b5 09 04 	subgt	r5,4
8000abd0:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000abd4:	f9 b4 09 00 	movgt	r4,0
8000abd8:	40 cc       	lddsp	r12,sp[0x30]
8000abda:	58 3c       	cp.w	r12,3
8000abdc:	c2 d0       	breq	8000ac36 <_dtoa_r+0x2da>
8000abde:	e0 89 00 05 	brgt	8000abe8 <_dtoa_r+0x28c>
8000abe2:	58 2c       	cp.w	r12,2
8000abe4:	c1 01       	brne	8000ac04 <_dtoa_r+0x2a8>
8000abe6:	c1 88       	rjmp	8000ac16 <_dtoa_r+0x2ba>
8000abe8:	40 cb       	lddsp	r11,sp[0x30]
8000abea:	58 4b       	cp.w	r11,4
8000abec:	c0 60       	breq	8000abf8 <_dtoa_r+0x29c>
8000abee:	58 5b       	cp.w	r11,5
8000abf0:	c0 a1       	brne	8000ac04 <_dtoa_r+0x2a8>
8000abf2:	30 1a       	mov	r10,1
8000abf4:	50 da       	stdsp	sp[0x34],r10
8000abf6:	c2 28       	rjmp	8000ac3a <_dtoa_r+0x2de>
8000abf8:	30 19       	mov	r9,1
8000abfa:	50 d9       	stdsp	sp[0x34],r9
8000abfc:	c0 f8       	rjmp	8000ac1a <_dtoa_r+0x2be>
8000abfe:	30 08       	mov	r8,0
8000ac00:	30 14       	mov	r4,1
8000ac02:	50 c8       	stdsp	sp[0x30],r8
8000ac04:	3f f5       	mov	r5,-1
8000ac06:	30 1c       	mov	r12,1
8000ac08:	30 0b       	mov	r11,0
8000ac0a:	50 95       	stdsp	sp[0x24],r5
8000ac0c:	50 dc       	stdsp	sp[0x34],r12
8000ac0e:	0a 91       	mov	r1,r5
8000ac10:	31 28       	mov	r8,18
8000ac12:	50 eb       	stdsp	sp[0x38],r11
8000ac14:	c2 08       	rjmp	8000ac54 <_dtoa_r+0x2f8>
8000ac16:	30 0a       	mov	r10,0
8000ac18:	50 da       	stdsp	sp[0x34],r10
8000ac1a:	40 e9       	lddsp	r9,sp[0x38]
8000ac1c:	58 09       	cp.w	r9,0
8000ac1e:	e0 89 00 07 	brgt	8000ac2c <_dtoa_r+0x2d0>
8000ac22:	30 18       	mov	r8,1
8000ac24:	50 98       	stdsp	sp[0x24],r8
8000ac26:	10 91       	mov	r1,r8
8000ac28:	50 e8       	stdsp	sp[0x38],r8
8000ac2a:	c1 58       	rjmp	8000ac54 <_dtoa_r+0x2f8>
8000ac2c:	40 e5       	lddsp	r5,sp[0x38]
8000ac2e:	50 95       	stdsp	sp[0x24],r5
8000ac30:	0a 91       	mov	r1,r5
8000ac32:	0a 98       	mov	r8,r5
8000ac34:	c1 08       	rjmp	8000ac54 <_dtoa_r+0x2f8>
8000ac36:	30 0c       	mov	r12,0
8000ac38:	50 dc       	stdsp	sp[0x34],r12
8000ac3a:	40 eb       	lddsp	r11,sp[0x38]
8000ac3c:	ec 0b 00 0b 	add	r11,r6,r11
8000ac40:	50 9b       	stdsp	sp[0x24],r11
8000ac42:	16 98       	mov	r8,r11
8000ac44:	2f f8       	sub	r8,-1
8000ac46:	58 08       	cp.w	r8,0
8000ac48:	e0 89 00 05 	brgt	8000ac52 <_dtoa_r+0x2f6>
8000ac4c:	10 91       	mov	r1,r8
8000ac4e:	30 18       	mov	r8,1
8000ac50:	c0 28       	rjmp	8000ac54 <_dtoa_r+0x2f8>
8000ac52:	10 91       	mov	r1,r8
8000ac54:	30 09       	mov	r9,0
8000ac56:	6e 9a       	ld.w	r10,r7[0x24]
8000ac58:	95 19       	st.w	r10[0x4],r9
8000ac5a:	30 49       	mov	r9,4
8000ac5c:	c0 68       	rjmp	8000ac68 <_dtoa_r+0x30c>
8000ac5e:	d7 03       	nop
8000ac60:	6a 1a       	ld.w	r10,r5[0x4]
8000ac62:	a1 79       	lsl	r9,0x1
8000ac64:	2f fa       	sub	r10,-1
8000ac66:	8b 1a       	st.w	r5[0x4],r10
8000ac68:	6e 95       	ld.w	r5,r7[0x24]
8000ac6a:	f2 ca ff ec 	sub	r10,r9,-20
8000ac6e:	10 3a       	cp.w	r10,r8
8000ac70:	fe 98 ff f8 	brls	8000ac60 <_dtoa_r+0x304>
8000ac74:	6a 1b       	ld.w	r11,r5[0x4]
8000ac76:	0e 9c       	mov	r12,r7
8000ac78:	e0 a0 08 32 	rcall	8000bcdc <_Balloc>
8000ac7c:	58 e1       	cp.w	r1,14
8000ac7e:	5f 88       	srls	r8
8000ac80:	8b 0c       	st.w	r5[0x0],r12
8000ac82:	f1 e4 00 04 	and	r4,r8,r4
8000ac86:	6e 98       	ld.w	r8,r7[0x24]
8000ac88:	70 08       	ld.w	r8,r8[0x0]
8000ac8a:	50 88       	stdsp	sp[0x20],r8
8000ac8c:	e0 80 01 82 	breq	8000af90 <_dtoa_r+0x634>
8000ac90:	58 06       	cp.w	r6,0
8000ac92:	e0 8a 00 43 	brle	8000ad18 <_dtoa_r+0x3bc>
8000ac96:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000ac9a:	fe c8 cd fa 	sub	r8,pc,-12806
8000ac9e:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000aca2:	fa e5 00 18 	st.d	sp[24],r4
8000aca6:	ec 04 14 04 	asr	r4,r6,0x4
8000acaa:	ed b4 00 04 	bld	r4,0x4
8000acae:	c0 30       	breq	8000acb4 <_dtoa_r+0x358>
8000acb0:	30 25       	mov	r5,2
8000acb2:	c1 08       	rjmp	8000acd2 <_dtoa_r+0x376>
8000acb4:	fe c8 cd 4c 	sub	r8,pc,-12980
8000acb8:	f0 e8 00 20 	ld.d	r8,r8[32]
8000acbc:	fa ea 00 3c 	ld.d	r10,sp[60]
8000acc0:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000acc4:	e0 a0 10 48 	rcall	8000cd54 <__avr32_f64_div>
8000acc8:	30 35       	mov	r5,3
8000acca:	14 98       	mov	r8,r10
8000accc:	16 99       	mov	r9,r11
8000acce:	fa e9 00 08 	st.d	sp[8],r8
8000acd2:	fe cc cd 6a 	sub	r12,pc,-12950
8000acd6:	50 a3       	stdsp	sp[0x28],r3
8000acd8:	0c 93       	mov	r3,r6
8000acda:	18 96       	mov	r6,r12
8000acdc:	c0 f8       	rjmp	8000acfa <_dtoa_r+0x39e>
8000acde:	fa ea 00 18 	ld.d	r10,sp[24]
8000ace2:	ed b4 00 00 	bld	r4,0x0
8000ace6:	c0 81       	brne	8000acf6 <_dtoa_r+0x39a>
8000ace8:	ec e8 00 00 	ld.d	r8,r6[0]
8000acec:	2f f5       	sub	r5,-1
8000acee:	e0 a0 0c ed 	rcall	8000c6c8 <__avr32_f64_mul>
8000acf2:	fa eb 00 18 	st.d	sp[24],r10
8000acf6:	a1 54       	asr	r4,0x1
8000acf8:	2f 86       	sub	r6,-8
8000acfa:	58 04       	cp.w	r4,0
8000acfc:	cf 11       	brne	8000acde <_dtoa_r+0x382>
8000acfe:	fa e8 00 18 	ld.d	r8,sp[24]
8000ad02:	fa ea 00 08 	ld.d	r10,sp[8]
8000ad06:	06 96       	mov	r6,r3
8000ad08:	e0 a0 10 26 	rcall	8000cd54 <__avr32_f64_div>
8000ad0c:	40 a3       	lddsp	r3,sp[0x28]
8000ad0e:	14 98       	mov	r8,r10
8000ad10:	16 99       	mov	r9,r11
8000ad12:	fa e9 00 08 	st.d	sp[8],r8
8000ad16:	c2 f8       	rjmp	8000ad74 <_dtoa_r+0x418>
8000ad18:	ec 08 11 00 	rsub	r8,r6,0
8000ad1c:	c0 31       	brne	8000ad22 <_dtoa_r+0x3c6>
8000ad1e:	30 25       	mov	r5,2
8000ad20:	c2 a8       	rjmp	8000ad74 <_dtoa_r+0x418>
8000ad22:	fe cc cd ba 	sub	r12,pc,-12870
8000ad26:	f0 04 14 04 	asr	r4,r8,0x4
8000ad2a:	50 1c       	stdsp	sp[0x4],r12
8000ad2c:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000ad30:	fe c9 ce 90 	sub	r9,pc,-12656
8000ad34:	fa ea 00 3c 	ld.d	r10,sp[60]
8000ad38:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000ad3c:	e0 a0 0c c6 	rcall	8000c6c8 <__avr32_f64_mul>
8000ad40:	40 1c       	lddsp	r12,sp[0x4]
8000ad42:	50 63       	stdsp	sp[0x18],r3
8000ad44:	30 25       	mov	r5,2
8000ad46:	0c 93       	mov	r3,r6
8000ad48:	fa eb 00 08 	st.d	sp[8],r10
8000ad4c:	18 96       	mov	r6,r12
8000ad4e:	c0 f8       	rjmp	8000ad6c <_dtoa_r+0x410>
8000ad50:	fa ea 00 08 	ld.d	r10,sp[8]
8000ad54:	ed b4 00 00 	bld	r4,0x0
8000ad58:	c0 81       	brne	8000ad68 <_dtoa_r+0x40c>
8000ad5a:	ec e8 00 00 	ld.d	r8,r6[0]
8000ad5e:	2f f5       	sub	r5,-1
8000ad60:	e0 a0 0c b4 	rcall	8000c6c8 <__avr32_f64_mul>
8000ad64:	fa eb 00 08 	st.d	sp[8],r10
8000ad68:	a1 54       	asr	r4,0x1
8000ad6a:	2f 86       	sub	r6,-8
8000ad6c:	58 04       	cp.w	r4,0
8000ad6e:	cf 11       	brne	8000ad50 <_dtoa_r+0x3f4>
8000ad70:	06 96       	mov	r6,r3
8000ad72:	40 63       	lddsp	r3,sp[0x18]
8000ad74:	41 4a       	lddsp	r10,sp[0x50]
8000ad76:	58 0a       	cp.w	r10,0
8000ad78:	c2 a0       	breq	8000adcc <_dtoa_r+0x470>
8000ad7a:	fa e8 00 08 	ld.d	r8,sp[8]
8000ad7e:	58 01       	cp.w	r1,0
8000ad80:	5f 94       	srgt	r4
8000ad82:	fa e9 00 18 	st.d	sp[24],r8
8000ad86:	30 08       	mov	r8,0
8000ad88:	fc 19 3f f0 	movh	r9,0x3ff0
8000ad8c:	fa ea 00 18 	ld.d	r10,sp[24]
8000ad90:	e0 a0 0f ae 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000ad94:	f9 bc 00 00 	moveq	r12,0
8000ad98:	f9 bc 01 01 	movne	r12,1
8000ad9c:	e9 ec 00 0c 	and	r12,r4,r12
8000ada0:	c1 60       	breq	8000adcc <_dtoa_r+0x470>
8000ada2:	40 98       	lddsp	r8,sp[0x24]
8000ada4:	58 08       	cp.w	r8,0
8000ada6:	e0 8a 00 f1 	brle	8000af88 <_dtoa_r+0x62c>
8000adaa:	30 08       	mov	r8,0
8000adac:	fc 19 40 24 	movh	r9,0x4024
8000adb0:	ec c4 00 01 	sub	r4,r6,1
8000adb4:	fa ea 00 18 	ld.d	r10,sp[24]
8000adb8:	2f f5       	sub	r5,-1
8000adba:	50 64       	stdsp	sp[0x18],r4
8000adbc:	e0 a0 0c 86 	rcall	8000c6c8 <__avr32_f64_mul>
8000adc0:	40 94       	lddsp	r4,sp[0x24]
8000adc2:	14 98       	mov	r8,r10
8000adc4:	16 99       	mov	r9,r11
8000adc6:	fa e9 00 08 	st.d	sp[8],r8
8000adca:	c0 38       	rjmp	8000add0 <_dtoa_r+0x474>
8000adcc:	50 66       	stdsp	sp[0x18],r6
8000adce:	02 94       	mov	r4,r1
8000add0:	0a 9c       	mov	r12,r5
8000add2:	e0 a0 0e d6 	rcall	8000cb7e <__avr32_s32_to_f64>
8000add6:	fa e8 00 08 	ld.d	r8,sp[8]
8000adda:	e0 a0 0c 77 	rcall	8000c6c8 <__avr32_f64_mul>
8000adde:	30 08       	mov	r8,0
8000ade0:	fc 19 40 1c 	movh	r9,0x401c
8000ade4:	e0 a0 0e 2c 	rcall	8000ca3c <__avr32_f64_add>
8000ade8:	14 98       	mov	r8,r10
8000adea:	16 99       	mov	r9,r11
8000adec:	fa e9 00 28 	st.d	sp[40],r8
8000adf0:	fc 18 fc c0 	movh	r8,0xfcc0
8000adf4:	40 a5       	lddsp	r5,sp[0x28]
8000adf6:	10 05       	add	r5,r8
8000adf8:	50 a5       	stdsp	sp[0x28],r5
8000adfa:	58 04       	cp.w	r4,0
8000adfc:	c2 11       	brne	8000ae3e <_dtoa_r+0x4e2>
8000adfe:	fa ea 00 08 	ld.d	r10,sp[8]
8000ae02:	30 08       	mov	r8,0
8000ae04:	fc 19 40 14 	movh	r9,0x4014
8000ae08:	e0 a0 0d 4c 	rcall	8000c8a0 <__avr32_f64_sub>
8000ae0c:	40 bc       	lddsp	r12,sp[0x2c]
8000ae0e:	fa eb 00 08 	st.d	sp[8],r10
8000ae12:	14 98       	mov	r8,r10
8000ae14:	16 99       	mov	r9,r11
8000ae16:	18 9a       	mov	r10,r12
8000ae18:	0a 9b       	mov	r11,r5
8000ae1a:	e0 a0 0f 69 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000ae1e:	e0 81 02 54 	brne	8000b2c6 <_dtoa_r+0x96a>
8000ae22:	0a 98       	mov	r8,r5
8000ae24:	40 b9       	lddsp	r9,sp[0x2c]
8000ae26:	ee 18 80 00 	eorh	r8,0x8000
8000ae2a:	fa ea 00 08 	ld.d	r10,sp[8]
8000ae2e:	10 95       	mov	r5,r8
8000ae30:	12 98       	mov	r8,r9
8000ae32:	0a 99       	mov	r9,r5
8000ae34:	e0 a0 0f 5c 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000ae38:	e0 81 02 3e 	brne	8000b2b4 <_dtoa_r+0x958>
8000ae3c:	ca 68       	rjmp	8000af88 <_dtoa_r+0x62c>
8000ae3e:	fe c9 cf 9e 	sub	r9,pc,-12386
8000ae42:	e8 c8 00 01 	sub	r8,r4,1
8000ae46:	40 d5       	lddsp	r5,sp[0x34]
8000ae48:	58 05       	cp.w	r5,0
8000ae4a:	c4 f0       	breq	8000aee8 <_dtoa_r+0x58c>
8000ae4c:	30 0c       	mov	r12,0
8000ae4e:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000ae52:	51 3c       	stdsp	sp[0x4c],r12
8000ae54:	30 0a       	mov	r10,0
8000ae56:	fc 1b 3f e0 	movh	r11,0x3fe0
8000ae5a:	e0 a0 0f 7d 	rcall	8000cd54 <__avr32_f64_div>
8000ae5e:	fa e8 00 28 	ld.d	r8,sp[40]
8000ae62:	40 85       	lddsp	r5,sp[0x20]
8000ae64:	e0 a0 0d 1e 	rcall	8000c8a0 <__avr32_f64_sub>
8000ae68:	fa eb 00 28 	st.d	sp[40],r10
8000ae6c:	fa ea 00 08 	ld.d	r10,sp[8]
8000ae70:	e0 a0 0e 70 	rcall	8000cb50 <__avr32_f64_to_s32>
8000ae74:	51 6c       	stdsp	sp[0x58],r12
8000ae76:	e0 a0 0e 84 	rcall	8000cb7e <__avr32_s32_to_f64>
8000ae7a:	14 98       	mov	r8,r10
8000ae7c:	16 99       	mov	r9,r11
8000ae7e:	fa ea 00 08 	ld.d	r10,sp[8]
8000ae82:	e0 a0 0d 0f 	rcall	8000c8a0 <__avr32_f64_sub>
8000ae86:	fa eb 00 08 	st.d	sp[8],r10
8000ae8a:	41 68       	lddsp	r8,sp[0x58]
8000ae8c:	2d 08       	sub	r8,-48
8000ae8e:	0a c8       	st.b	r5++,r8
8000ae90:	41 39       	lddsp	r9,sp[0x4c]
8000ae92:	2f f9       	sub	r9,-1
8000ae94:	51 39       	stdsp	sp[0x4c],r9
8000ae96:	fa e8 00 28 	ld.d	r8,sp[40]
8000ae9a:	e0 a0 0f 29 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000ae9e:	e0 81 03 39 	brne	8000b510 <_dtoa_r+0xbb4>
8000aea2:	fa e8 00 08 	ld.d	r8,sp[8]
8000aea6:	30 0a       	mov	r10,0
8000aea8:	fc 1b 3f f0 	movh	r11,0x3ff0
8000aeac:	e0 a0 0c fa 	rcall	8000c8a0 <__avr32_f64_sub>
8000aeb0:	fa e8 00 28 	ld.d	r8,sp[40]
8000aeb4:	e0 a0 0f 1c 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000aeb8:	fa ea 00 28 	ld.d	r10,sp[40]
8000aebc:	30 08       	mov	r8,0
8000aebe:	fc 19 40 24 	movh	r9,0x4024
8000aec2:	e0 81 00 da 	brne	8000b076 <_dtoa_r+0x71a>
8000aec6:	41 3c       	lddsp	r12,sp[0x4c]
8000aec8:	08 3c       	cp.w	r12,r4
8000aeca:	c5 f4       	brge	8000af88 <_dtoa_r+0x62c>
8000aecc:	e0 a0 0b fe 	rcall	8000c6c8 <__avr32_f64_mul>
8000aed0:	30 08       	mov	r8,0
8000aed2:	fa eb 00 28 	st.d	sp[40],r10
8000aed6:	fc 19 40 24 	movh	r9,0x4024
8000aeda:	fa ea 00 08 	ld.d	r10,sp[8]
8000aede:	e0 a0 0b f5 	rcall	8000c6c8 <__avr32_f64_mul>
8000aee2:	fa eb 00 08 	st.d	sp[8],r10
8000aee6:	cc 3b       	rjmp	8000ae6c <_dtoa_r+0x510>
8000aee8:	40 85       	lddsp	r5,sp[0x20]
8000aeea:	08 05       	add	r5,r4
8000aeec:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000aef0:	51 35       	stdsp	sp[0x4c],r5
8000aef2:	fa e8 00 28 	ld.d	r8,sp[40]
8000aef6:	40 85       	lddsp	r5,sp[0x20]
8000aef8:	e0 a0 0b e8 	rcall	8000c6c8 <__avr32_f64_mul>
8000aefc:	fa eb 00 28 	st.d	sp[40],r10
8000af00:	fa ea 00 08 	ld.d	r10,sp[8]
8000af04:	e0 a0 0e 26 	rcall	8000cb50 <__avr32_f64_to_s32>
8000af08:	51 6c       	stdsp	sp[0x58],r12
8000af0a:	e0 a0 0e 3a 	rcall	8000cb7e <__avr32_s32_to_f64>
8000af0e:	14 98       	mov	r8,r10
8000af10:	16 99       	mov	r9,r11
8000af12:	fa ea 00 08 	ld.d	r10,sp[8]
8000af16:	e0 a0 0c c5 	rcall	8000c8a0 <__avr32_f64_sub>
8000af1a:	fa eb 00 08 	st.d	sp[8],r10
8000af1e:	41 68       	lddsp	r8,sp[0x58]
8000af20:	2d 08       	sub	r8,-48
8000af22:	0a c8       	st.b	r5++,r8
8000af24:	41 3c       	lddsp	r12,sp[0x4c]
8000af26:	18 35       	cp.w	r5,r12
8000af28:	c2 81       	brne	8000af78 <_dtoa_r+0x61c>
8000af2a:	30 08       	mov	r8,0
8000af2c:	fc 19 3f e0 	movh	r9,0x3fe0
8000af30:	fa ea 00 28 	ld.d	r10,sp[40]
8000af34:	e0 a0 0d 84 	rcall	8000ca3c <__avr32_f64_add>
8000af38:	40 85       	lddsp	r5,sp[0x20]
8000af3a:	fa e8 00 08 	ld.d	r8,sp[8]
8000af3e:	08 05       	add	r5,r4
8000af40:	e0 a0 0e d6 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000af44:	e0 81 00 99 	brne	8000b076 <_dtoa_r+0x71a>
8000af48:	fa e8 00 28 	ld.d	r8,sp[40]
8000af4c:	30 0a       	mov	r10,0
8000af4e:	fc 1b 3f e0 	movh	r11,0x3fe0
8000af52:	e0 a0 0c a7 	rcall	8000c8a0 <__avr32_f64_sub>
8000af56:	14 98       	mov	r8,r10
8000af58:	16 99       	mov	r9,r11
8000af5a:	fa ea 00 08 	ld.d	r10,sp[8]
8000af5e:	e0 a0 0e c7 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000af62:	c1 30       	breq	8000af88 <_dtoa_r+0x62c>
8000af64:	33 09       	mov	r9,48
8000af66:	0a 98       	mov	r8,r5
8000af68:	11 7a       	ld.ub	r10,--r8
8000af6a:	f2 0a 18 00 	cp.b	r10,r9
8000af6e:	e0 81 02 d1 	brne	8000b510 <_dtoa_r+0xbb4>
8000af72:	10 95       	mov	r5,r8
8000af74:	cf 9b       	rjmp	8000af66 <_dtoa_r+0x60a>
8000af76:	d7 03       	nop
8000af78:	30 08       	mov	r8,0
8000af7a:	fc 19 40 24 	movh	r9,0x4024
8000af7e:	e0 a0 0b a5 	rcall	8000c6c8 <__avr32_f64_mul>
8000af82:	fa eb 00 08 	st.d	sp[8],r10
8000af86:	cb db       	rjmp	8000af00 <_dtoa_r+0x5a4>
8000af88:	fa ea 00 3c 	ld.d	r10,sp[60]
8000af8c:	fa eb 00 08 	st.d	sp[8],r10
8000af90:	58 e6       	cp.w	r6,14
8000af92:	5f ab       	srle	r11
8000af94:	41 8a       	lddsp	r10,sp[0x60]
8000af96:	30 08       	mov	r8,0
8000af98:	f4 09 11 ff 	rsub	r9,r10,-1
8000af9c:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000afa0:	f0 09 18 00 	cp.b	r9,r8
8000afa4:	e0 80 00 82 	breq	8000b0a8 <_dtoa_r+0x74c>
8000afa8:	40 ea       	lddsp	r10,sp[0x38]
8000afaa:	58 01       	cp.w	r1,0
8000afac:	5f a9       	srle	r9
8000afae:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000afb2:	fe ca d1 12 	sub	r10,pc,-12014
8000afb6:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000afba:	fa e5 00 10 	st.d	sp[16],r4
8000afbe:	f0 09 18 00 	cp.b	r9,r8
8000afc2:	c1 40       	breq	8000afea <_dtoa_r+0x68e>
8000afc4:	58 01       	cp.w	r1,0
8000afc6:	e0 81 01 77 	brne	8000b2b4 <_dtoa_r+0x958>
8000afca:	30 08       	mov	r8,0
8000afcc:	fc 19 40 14 	movh	r9,0x4014
8000afd0:	08 9a       	mov	r10,r4
8000afd2:	0a 9b       	mov	r11,r5
8000afd4:	e0 a0 0b 7a 	rcall	8000c6c8 <__avr32_f64_mul>
8000afd8:	fa e8 00 08 	ld.d	r8,sp[8]
8000afdc:	e0 a0 0e 54 	rcall	8000cc84 <__avr32_f64_cmp_ge>
8000afe0:	e0 81 01 6a 	brne	8000b2b4 <_dtoa_r+0x958>
8000afe4:	02 92       	mov	r2,r1
8000afe6:	e0 8f 01 72 	bral	8000b2ca <_dtoa_r+0x96e>
8000afea:	40 85       	lddsp	r5,sp[0x20]
8000afec:	30 14       	mov	r4,1
8000afee:	fa e8 00 10 	ld.d	r8,sp[16]
8000aff2:	fa ea 00 08 	ld.d	r10,sp[8]
8000aff6:	e0 a0 0e af 	rcall	8000cd54 <__avr32_f64_div>
8000affa:	e0 a0 0d ab 	rcall	8000cb50 <__avr32_f64_to_s32>
8000affe:	18 92       	mov	r2,r12
8000b000:	e0 a0 0d bf 	rcall	8000cb7e <__avr32_s32_to_f64>
8000b004:	fa e8 00 10 	ld.d	r8,sp[16]
8000b008:	e0 a0 0b 60 	rcall	8000c6c8 <__avr32_f64_mul>
8000b00c:	14 98       	mov	r8,r10
8000b00e:	16 99       	mov	r9,r11
8000b010:	fa ea 00 08 	ld.d	r10,sp[8]
8000b014:	e0 a0 0c 46 	rcall	8000c8a0 <__avr32_f64_sub>
8000b018:	fa eb 00 08 	st.d	sp[8],r10
8000b01c:	e4 c8 ff d0 	sub	r8,r2,-48
8000b020:	0a c8       	st.b	r5++,r8
8000b022:	fc 19 40 24 	movh	r9,0x4024
8000b026:	30 08       	mov	r8,0
8000b028:	02 34       	cp.w	r4,r1
8000b02a:	c3 31       	brne	8000b090 <_dtoa_r+0x734>
8000b02c:	fa e8 00 08 	ld.d	r8,sp[8]
8000b030:	e0 a0 0d 06 	rcall	8000ca3c <__avr32_f64_add>
8000b034:	16 91       	mov	r1,r11
8000b036:	14 90       	mov	r0,r10
8000b038:	14 98       	mov	r8,r10
8000b03a:	02 99       	mov	r9,r1
8000b03c:	fa ea 00 10 	ld.d	r10,sp[16]
8000b040:	e0 a0 0e 56 	rcall	8000ccec <__avr32_f64_cmp_lt>
8000b044:	c1 a1       	brne	8000b078 <_dtoa_r+0x71c>
8000b046:	fa e8 00 10 	ld.d	r8,sp[16]
8000b04a:	00 9a       	mov	r10,r0
8000b04c:	02 9b       	mov	r11,r1
8000b04e:	e0 a0 0e 08 	rcall	8000cc5e <__avr32_f64_cmp_eq>
8000b052:	e0 80 02 5e 	breq	8000b50e <_dtoa_r+0xbb2>
8000b056:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000b05a:	c0 f1       	brne	8000b078 <_dtoa_r+0x71c>
8000b05c:	e0 8f 02 59 	bral	8000b50e <_dtoa_r+0xbb2>
8000b060:	40 8a       	lddsp	r10,sp[0x20]
8000b062:	14 38       	cp.w	r8,r10
8000b064:	c0 30       	breq	8000b06a <_dtoa_r+0x70e>
8000b066:	10 95       	mov	r5,r8
8000b068:	c0 98       	rjmp	8000b07a <_dtoa_r+0x71e>
8000b06a:	33 08       	mov	r8,48
8000b06c:	40 89       	lddsp	r9,sp[0x20]
8000b06e:	2f f6       	sub	r6,-1
8000b070:	b2 88       	st.b	r9[0x0],r8
8000b072:	40 88       	lddsp	r8,sp[0x20]
8000b074:	c0 88       	rjmp	8000b084 <_dtoa_r+0x728>
8000b076:	40 66       	lddsp	r6,sp[0x18]
8000b078:	33 99       	mov	r9,57
8000b07a:	0a 98       	mov	r8,r5
8000b07c:	11 7a       	ld.ub	r10,--r8
8000b07e:	f2 0a 18 00 	cp.b	r10,r9
8000b082:	ce f0       	breq	8000b060 <_dtoa_r+0x704>
8000b084:	50 66       	stdsp	sp[0x18],r6
8000b086:	11 89       	ld.ub	r9,r8[0x0]
8000b088:	2f f9       	sub	r9,-1
8000b08a:	b0 89       	st.b	r8[0x0],r9
8000b08c:	e0 8f 02 42 	bral	8000b510 <_dtoa_r+0xbb4>
8000b090:	e0 a0 0b 1c 	rcall	8000c6c8 <__avr32_f64_mul>
8000b094:	2f f4       	sub	r4,-1
8000b096:	fa eb 00 08 	st.d	sp[8],r10
8000b09a:	30 08       	mov	r8,0
8000b09c:	30 09       	mov	r9,0
8000b09e:	e0 a0 0d e0 	rcall	8000cc5e <__avr32_f64_cmp_eq>
8000b0a2:	ca 60       	breq	8000afee <_dtoa_r+0x692>
8000b0a4:	e0 8f 02 35 	bral	8000b50e <_dtoa_r+0xbb2>
8000b0a8:	40 d8       	lddsp	r8,sp[0x34]
8000b0aa:	58 08       	cp.w	r8,0
8000b0ac:	c0 51       	brne	8000b0b6 <_dtoa_r+0x75a>
8000b0ae:	04 98       	mov	r8,r2
8000b0b0:	00 95       	mov	r5,r0
8000b0b2:	40 d4       	lddsp	r4,sp[0x34]
8000b0b4:	c3 78       	rjmp	8000b122 <_dtoa_r+0x7c6>
8000b0b6:	40 c5       	lddsp	r5,sp[0x30]
8000b0b8:	58 15       	cp.w	r5,1
8000b0ba:	e0 89 00 0f 	brgt	8000b0d8 <_dtoa_r+0x77c>
8000b0be:	41 74       	lddsp	r4,sp[0x5c]
8000b0c0:	58 04       	cp.w	r4,0
8000b0c2:	c0 40       	breq	8000b0ca <_dtoa_r+0x76e>
8000b0c4:	f4 c9 fb cd 	sub	r9,r10,-1075
8000b0c8:	c0 48       	rjmp	8000b0d0 <_dtoa_r+0x774>
8000b0ca:	41 99       	lddsp	r9,sp[0x64]
8000b0cc:	f2 09 11 36 	rsub	r9,r9,54
8000b0d0:	04 98       	mov	r8,r2
8000b0d2:	00 95       	mov	r5,r0
8000b0d4:	c1 c8       	rjmp	8000b10c <_dtoa_r+0x7b0>
8000b0d6:	d7 03       	nop
8000b0d8:	e2 c8 00 01 	sub	r8,r1,1
8000b0dc:	58 01       	cp.w	r1,0
8000b0de:	e0 05 17 40 	movge	r5,r0
8000b0e2:	e2 09 17 40 	movge	r9,r1
8000b0e6:	e1 d1 e5 15 	sublt	r5,r0,r1
8000b0ea:	f9 b9 05 00 	movlt	r9,0
8000b0ee:	10 32       	cp.w	r2,r8
8000b0f0:	e5 d8 e4 18 	subge	r8,r2,r8
8000b0f4:	f1 d2 e5 18 	sublt	r8,r8,r2
8000b0f8:	e5 d8 e5 02 	addlt	r2,r2,r8
8000b0fc:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000b100:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000b104:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000b108:	f9 b8 05 00 	movlt	r8,0
8000b10c:	40 4b       	lddsp	r11,sp[0x10]
8000b10e:	12 0b       	add	r11,r9
8000b110:	50 08       	stdsp	sp[0x0],r8
8000b112:	50 4b       	stdsp	sp[0x10],r11
8000b114:	12 00       	add	r0,r9
8000b116:	30 1b       	mov	r11,1
8000b118:	0e 9c       	mov	r12,r7
8000b11a:	e0 a0 07 95 	rcall	8000c044 <__i2b>
8000b11e:	40 08       	lddsp	r8,sp[0x0]
8000b120:	18 94       	mov	r4,r12
8000b122:	40 4a       	lddsp	r10,sp[0x10]
8000b124:	58 05       	cp.w	r5,0
8000b126:	5f 99       	srgt	r9
8000b128:	58 0a       	cp.w	r10,0
8000b12a:	5f 9a       	srgt	r10
8000b12c:	f5 e9 00 09 	and	r9,r10,r9
8000b130:	c0 80       	breq	8000b140 <_dtoa_r+0x7e4>
8000b132:	40 4c       	lddsp	r12,sp[0x10]
8000b134:	f8 05 0d 49 	min	r9,r12,r5
8000b138:	12 1c       	sub	r12,r9
8000b13a:	12 10       	sub	r0,r9
8000b13c:	50 4c       	stdsp	sp[0x10],r12
8000b13e:	12 15       	sub	r5,r9
8000b140:	58 02       	cp.w	r2,0
8000b142:	e0 8a 00 27 	brle	8000b190 <_dtoa_r+0x834>
8000b146:	40 db       	lddsp	r11,sp[0x34]
8000b148:	58 0b       	cp.w	r11,0
8000b14a:	c1 d0       	breq	8000b184 <_dtoa_r+0x828>
8000b14c:	58 08       	cp.w	r8,0
8000b14e:	e0 8a 00 17 	brle	8000b17c <_dtoa_r+0x820>
8000b152:	10 9a       	mov	r10,r8
8000b154:	50 08       	stdsp	sp[0x0],r8
8000b156:	08 9b       	mov	r11,r4
8000b158:	0e 9c       	mov	r12,r7
8000b15a:	e0 a0 07 bb 	rcall	8000c0d0 <__pow5mult>
8000b15e:	06 9a       	mov	r10,r3
8000b160:	18 9b       	mov	r11,r12
8000b162:	18 94       	mov	r4,r12
8000b164:	0e 9c       	mov	r12,r7
8000b166:	e0 a0 06 ef 	rcall	8000bf44 <__multiply>
8000b16a:	18 99       	mov	r9,r12
8000b16c:	06 9b       	mov	r11,r3
8000b16e:	50 19       	stdsp	sp[0x4],r9
8000b170:	0e 9c       	mov	r12,r7
8000b172:	e0 a0 05 9b 	rcall	8000bca8 <_Bfree>
8000b176:	40 19       	lddsp	r9,sp[0x4]
8000b178:	40 08       	lddsp	r8,sp[0x0]
8000b17a:	12 93       	mov	r3,r9
8000b17c:	e4 08 01 0a 	sub	r10,r2,r8
8000b180:	c0 80       	breq	8000b190 <_dtoa_r+0x834>
8000b182:	c0 28       	rjmp	8000b186 <_dtoa_r+0x82a>
8000b184:	04 9a       	mov	r10,r2
8000b186:	06 9b       	mov	r11,r3
8000b188:	0e 9c       	mov	r12,r7
8000b18a:	e0 a0 07 a3 	rcall	8000c0d0 <__pow5mult>
8000b18e:	18 93       	mov	r3,r12
8000b190:	30 1b       	mov	r11,1
8000b192:	0e 9c       	mov	r12,r7
8000b194:	e0 a0 07 58 	rcall	8000c044 <__i2b>
8000b198:	41 1a       	lddsp	r10,sp[0x44]
8000b19a:	18 92       	mov	r2,r12
8000b19c:	58 0a       	cp.w	r10,0
8000b19e:	e0 8a 00 07 	brle	8000b1ac <_dtoa_r+0x850>
8000b1a2:	18 9b       	mov	r11,r12
8000b1a4:	0e 9c       	mov	r12,r7
8000b1a6:	e0 a0 07 95 	rcall	8000c0d0 <__pow5mult>
8000b1aa:	18 92       	mov	r2,r12
8000b1ac:	40 c9       	lddsp	r9,sp[0x30]
8000b1ae:	58 19       	cp.w	r9,1
8000b1b0:	e0 89 00 14 	brgt	8000b1d8 <_dtoa_r+0x87c>
8000b1b4:	40 38       	lddsp	r8,sp[0xc]
8000b1b6:	58 08       	cp.w	r8,0
8000b1b8:	c1 01       	brne	8000b1d8 <_dtoa_r+0x87c>
8000b1ba:	40 29       	lddsp	r9,sp[0x8]
8000b1bc:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000b1c0:	c0 c1       	brne	8000b1d8 <_dtoa_r+0x87c>
8000b1c2:	12 98       	mov	r8,r9
8000b1c4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000b1c8:	c0 80       	breq	8000b1d8 <_dtoa_r+0x87c>
8000b1ca:	40 4c       	lddsp	r12,sp[0x10]
8000b1cc:	30 1b       	mov	r11,1
8000b1ce:	2f fc       	sub	r12,-1
8000b1d0:	2f f0       	sub	r0,-1
8000b1d2:	50 4c       	stdsp	sp[0x10],r12
8000b1d4:	50 6b       	stdsp	sp[0x18],r11
8000b1d6:	c0 38       	rjmp	8000b1dc <_dtoa_r+0x880>
8000b1d8:	30 0a       	mov	r10,0
8000b1da:	50 6a       	stdsp	sp[0x18],r10
8000b1dc:	41 19       	lddsp	r9,sp[0x44]
8000b1de:	58 09       	cp.w	r9,0
8000b1e0:	c0 31       	brne	8000b1e6 <_dtoa_r+0x88a>
8000b1e2:	30 1c       	mov	r12,1
8000b1e4:	c0 98       	rjmp	8000b1f6 <_dtoa_r+0x89a>
8000b1e6:	64 48       	ld.w	r8,r2[0x10]
8000b1e8:	2f c8       	sub	r8,-4
8000b1ea:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000b1ee:	e0 a0 04 cc 	rcall	8000bb86 <__hi0bits>
8000b1f2:	f8 0c 11 20 	rsub	r12,r12,32
8000b1f6:	40 4b       	lddsp	r11,sp[0x10]
8000b1f8:	f8 0b 00 08 	add	r8,r12,r11
8000b1fc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000b200:	c0 c0       	breq	8000b218 <_dtoa_r+0x8bc>
8000b202:	f0 08 11 20 	rsub	r8,r8,32
8000b206:	58 48       	cp.w	r8,4
8000b208:	e0 8a 00 06 	brle	8000b214 <_dtoa_r+0x8b8>
8000b20c:	20 48       	sub	r8,4
8000b20e:	10 0b       	add	r11,r8
8000b210:	50 4b       	stdsp	sp[0x10],r11
8000b212:	c0 78       	rjmp	8000b220 <_dtoa_r+0x8c4>
8000b214:	58 48       	cp.w	r8,4
8000b216:	c0 70       	breq	8000b224 <_dtoa_r+0x8c8>
8000b218:	40 4a       	lddsp	r10,sp[0x10]
8000b21a:	2e 48       	sub	r8,-28
8000b21c:	10 0a       	add	r10,r8
8000b21e:	50 4a       	stdsp	sp[0x10],r10
8000b220:	10 00       	add	r0,r8
8000b222:	10 05       	add	r5,r8
8000b224:	58 00       	cp.w	r0,0
8000b226:	e0 8a 00 08 	brle	8000b236 <_dtoa_r+0x8da>
8000b22a:	06 9b       	mov	r11,r3
8000b22c:	00 9a       	mov	r10,r0
8000b22e:	0e 9c       	mov	r12,r7
8000b230:	e0 a0 06 46 	rcall	8000bebc <__lshift>
8000b234:	18 93       	mov	r3,r12
8000b236:	40 49       	lddsp	r9,sp[0x10]
8000b238:	58 09       	cp.w	r9,0
8000b23a:	e0 8a 00 08 	brle	8000b24a <_dtoa_r+0x8ee>
8000b23e:	04 9b       	mov	r11,r2
8000b240:	12 9a       	mov	r10,r9
8000b242:	0e 9c       	mov	r12,r7
8000b244:	e0 a0 06 3c 	rcall	8000bebc <__lshift>
8000b248:	18 92       	mov	r2,r12
8000b24a:	41 48       	lddsp	r8,sp[0x50]
8000b24c:	58 08       	cp.w	r8,0
8000b24e:	c1 b0       	breq	8000b284 <_dtoa_r+0x928>
8000b250:	04 9b       	mov	r11,r2
8000b252:	06 9c       	mov	r12,r3
8000b254:	e0 a0 05 10 	rcall	8000bc74 <__mcmp>
8000b258:	c1 64       	brge	8000b284 <_dtoa_r+0x928>
8000b25a:	06 9b       	mov	r11,r3
8000b25c:	30 09       	mov	r9,0
8000b25e:	30 aa       	mov	r10,10
8000b260:	0e 9c       	mov	r12,r7
8000b262:	e0 a0 06 f9 	rcall	8000c054 <__multadd>
8000b266:	20 16       	sub	r6,1
8000b268:	18 93       	mov	r3,r12
8000b26a:	40 dc       	lddsp	r12,sp[0x34]
8000b26c:	58 0c       	cp.w	r12,0
8000b26e:	c0 31       	brne	8000b274 <_dtoa_r+0x918>
8000b270:	40 91       	lddsp	r1,sp[0x24]
8000b272:	c0 98       	rjmp	8000b284 <_dtoa_r+0x928>
8000b274:	08 9b       	mov	r11,r4
8000b276:	40 91       	lddsp	r1,sp[0x24]
8000b278:	30 09       	mov	r9,0
8000b27a:	30 aa       	mov	r10,10
8000b27c:	0e 9c       	mov	r12,r7
8000b27e:	e0 a0 06 eb 	rcall	8000c054 <__multadd>
8000b282:	18 94       	mov	r4,r12
8000b284:	58 01       	cp.w	r1,0
8000b286:	5f a9       	srle	r9
8000b288:	40 cb       	lddsp	r11,sp[0x30]
8000b28a:	58 2b       	cp.w	r11,2
8000b28c:	5f 98       	srgt	r8
8000b28e:	f3 e8 00 08 	and	r8,r9,r8
8000b292:	c2 50       	breq	8000b2dc <_dtoa_r+0x980>
8000b294:	58 01       	cp.w	r1,0
8000b296:	c1 11       	brne	8000b2b8 <_dtoa_r+0x95c>
8000b298:	04 9b       	mov	r11,r2
8000b29a:	02 99       	mov	r9,r1
8000b29c:	30 5a       	mov	r10,5
8000b29e:	0e 9c       	mov	r12,r7
8000b2a0:	e0 a0 06 da 	rcall	8000c054 <__multadd>
8000b2a4:	18 92       	mov	r2,r12
8000b2a6:	18 9b       	mov	r11,r12
8000b2a8:	06 9c       	mov	r12,r3
8000b2aa:	e0 a0 04 e5 	rcall	8000bc74 <__mcmp>
8000b2ae:	e0 89 00 0f 	brgt	8000b2cc <_dtoa_r+0x970>
8000b2b2:	c0 38       	rjmp	8000b2b8 <_dtoa_r+0x95c>
8000b2b4:	30 02       	mov	r2,0
8000b2b6:	04 94       	mov	r4,r2
8000b2b8:	40 ea       	lddsp	r10,sp[0x38]
8000b2ba:	30 09       	mov	r9,0
8000b2bc:	5c da       	com	r10
8000b2be:	40 85       	lddsp	r5,sp[0x20]
8000b2c0:	50 6a       	stdsp	sp[0x18],r10
8000b2c2:	50 49       	stdsp	sp[0x10],r9
8000b2c4:	c0 f9       	rjmp	8000b4e2 <_dtoa_r+0xb86>
8000b2c6:	08 92       	mov	r2,r4
8000b2c8:	40 66       	lddsp	r6,sp[0x18]
8000b2ca:	04 94       	mov	r4,r2
8000b2cc:	2f f6       	sub	r6,-1
8000b2ce:	50 66       	stdsp	sp[0x18],r6
8000b2d0:	33 18       	mov	r8,49
8000b2d2:	40 85       	lddsp	r5,sp[0x20]
8000b2d4:	0a c8       	st.b	r5++,r8
8000b2d6:	30 08       	mov	r8,0
8000b2d8:	50 48       	stdsp	sp[0x10],r8
8000b2da:	c0 49       	rjmp	8000b4e2 <_dtoa_r+0xb86>
8000b2dc:	40 dc       	lddsp	r12,sp[0x34]
8000b2de:	58 0c       	cp.w	r12,0
8000b2e0:	e0 80 00 b5 	breq	8000b44a <_dtoa_r+0xaee>
8000b2e4:	58 05       	cp.w	r5,0
8000b2e6:	e0 8a 00 08 	brle	8000b2f6 <_dtoa_r+0x99a>
8000b2ea:	08 9b       	mov	r11,r4
8000b2ec:	0a 9a       	mov	r10,r5
8000b2ee:	0e 9c       	mov	r12,r7
8000b2f0:	e0 a0 05 e6 	rcall	8000bebc <__lshift>
8000b2f4:	18 94       	mov	r4,r12
8000b2f6:	40 6b       	lddsp	r11,sp[0x18]
8000b2f8:	58 0b       	cp.w	r11,0
8000b2fa:	c0 31       	brne	8000b300 <_dtoa_r+0x9a4>
8000b2fc:	08 9c       	mov	r12,r4
8000b2fe:	c1 38       	rjmp	8000b324 <_dtoa_r+0x9c8>
8000b300:	68 1b       	ld.w	r11,r4[0x4]
8000b302:	0e 9c       	mov	r12,r7
8000b304:	e0 a0 04 ec 	rcall	8000bcdc <_Balloc>
8000b308:	68 4a       	ld.w	r10,r4[0x10]
8000b30a:	18 95       	mov	r5,r12
8000b30c:	e8 cb ff f4 	sub	r11,r4,-12
8000b310:	2f ea       	sub	r10,-2
8000b312:	2f 4c       	sub	r12,-12
8000b314:	a3 6a       	lsl	r10,0x2
8000b316:	fe b0 e6 9f 	rcall	80008054 <memcpy>
8000b31a:	0a 9b       	mov	r11,r5
8000b31c:	30 1a       	mov	r10,1
8000b31e:	0e 9c       	mov	r12,r7
8000b320:	e0 a0 05 ce 	rcall	8000bebc <__lshift>
8000b324:	50 44       	stdsp	sp[0x10],r4
8000b326:	40 3a       	lddsp	r10,sp[0xc]
8000b328:	30 19       	mov	r9,1
8000b32a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000b32e:	18 94       	mov	r4,r12
8000b330:	50 da       	stdsp	sp[0x34],r10
8000b332:	40 85       	lddsp	r5,sp[0x20]
8000b334:	50 99       	stdsp	sp[0x24],r9
8000b336:	50 26       	stdsp	sp[0x8],r6
8000b338:	50 e1       	stdsp	sp[0x38],r1
8000b33a:	04 9b       	mov	r11,r2
8000b33c:	06 9c       	mov	r12,r3
8000b33e:	fe b0 fa 7f 	rcall	8000a83c <quorem>
8000b342:	40 4b       	lddsp	r11,sp[0x10]
8000b344:	f8 c0 ff d0 	sub	r0,r12,-48
8000b348:	06 9c       	mov	r12,r3
8000b34a:	e0 a0 04 95 	rcall	8000bc74 <__mcmp>
8000b34e:	08 9a       	mov	r10,r4
8000b350:	50 6c       	stdsp	sp[0x18],r12
8000b352:	04 9b       	mov	r11,r2
8000b354:	0e 9c       	mov	r12,r7
8000b356:	e0 a0 05 4b 	rcall	8000bdec <__mdiff>
8000b35a:	18 91       	mov	r1,r12
8000b35c:	78 38       	ld.w	r8,r12[0xc]
8000b35e:	58 08       	cp.w	r8,0
8000b360:	c0 30       	breq	8000b366 <_dtoa_r+0xa0a>
8000b362:	30 16       	mov	r6,1
8000b364:	c0 68       	rjmp	8000b370 <_dtoa_r+0xa14>
8000b366:	18 9b       	mov	r11,r12
8000b368:	06 9c       	mov	r12,r3
8000b36a:	e0 a0 04 85 	rcall	8000bc74 <__mcmp>
8000b36e:	18 96       	mov	r6,r12
8000b370:	0e 9c       	mov	r12,r7
8000b372:	02 9b       	mov	r11,r1
8000b374:	e0 a0 04 9a 	rcall	8000bca8 <_Bfree>
8000b378:	40 cc       	lddsp	r12,sp[0x30]
8000b37a:	ed ec 10 08 	or	r8,r6,r12
8000b37e:	c0 d1       	brne	8000b398 <_dtoa_r+0xa3c>
8000b380:	40 db       	lddsp	r11,sp[0x34]
8000b382:	58 0b       	cp.w	r11,0
8000b384:	c0 a1       	brne	8000b398 <_dtoa_r+0xa3c>
8000b386:	40 26       	lddsp	r6,sp[0x8]
8000b388:	e0 40 00 39 	cp.w	r0,57
8000b38c:	c3 00       	breq	8000b3ec <_dtoa_r+0xa90>
8000b38e:	40 6a       	lddsp	r10,sp[0x18]
8000b390:	58 0a       	cp.w	r10,0
8000b392:	e0 89 00 24 	brgt	8000b3da <_dtoa_r+0xa7e>
8000b396:	c2 f8       	rjmp	8000b3f4 <_dtoa_r+0xa98>
8000b398:	40 69       	lddsp	r9,sp[0x18]
8000b39a:	58 09       	cp.w	r9,0
8000b39c:	c0 85       	brlt	8000b3ac <_dtoa_r+0xa50>
8000b39e:	12 98       	mov	r8,r9
8000b3a0:	40 cc       	lddsp	r12,sp[0x30]
8000b3a2:	18 48       	or	r8,r12
8000b3a4:	c1 d1       	brne	8000b3de <_dtoa_r+0xa82>
8000b3a6:	40 db       	lddsp	r11,sp[0x34]
8000b3a8:	58 0b       	cp.w	r11,0
8000b3aa:	c1 a1       	brne	8000b3de <_dtoa_r+0xa82>
8000b3ac:	0c 99       	mov	r9,r6
8000b3ae:	40 26       	lddsp	r6,sp[0x8]
8000b3b0:	58 09       	cp.w	r9,0
8000b3b2:	e0 8a 00 21 	brle	8000b3f4 <_dtoa_r+0xa98>
8000b3b6:	06 9b       	mov	r11,r3
8000b3b8:	30 1a       	mov	r10,1
8000b3ba:	0e 9c       	mov	r12,r7
8000b3bc:	e0 a0 05 80 	rcall	8000bebc <__lshift>
8000b3c0:	04 9b       	mov	r11,r2
8000b3c2:	18 93       	mov	r3,r12
8000b3c4:	e0 a0 04 58 	rcall	8000bc74 <__mcmp>
8000b3c8:	e0 89 00 06 	brgt	8000b3d4 <_dtoa_r+0xa78>
8000b3cc:	c1 41       	brne	8000b3f4 <_dtoa_r+0xa98>
8000b3ce:	ed b0 00 00 	bld	r0,0x0
8000b3d2:	c1 11       	brne	8000b3f4 <_dtoa_r+0xa98>
8000b3d4:	e0 40 00 39 	cp.w	r0,57
8000b3d8:	c0 a0       	breq	8000b3ec <_dtoa_r+0xa90>
8000b3da:	2f f0       	sub	r0,-1
8000b3dc:	c0 c8       	rjmp	8000b3f4 <_dtoa_r+0xa98>
8000b3de:	58 06       	cp.w	r6,0
8000b3e0:	e0 8a 00 0c 	brle	8000b3f8 <_dtoa_r+0xa9c>
8000b3e4:	40 26       	lddsp	r6,sp[0x8]
8000b3e6:	e0 40 00 39 	cp.w	r0,57
8000b3ea:	c0 41       	brne	8000b3f2 <_dtoa_r+0xa96>
8000b3ec:	33 98       	mov	r8,57
8000b3ee:	0a c8       	st.b	r5++,r8
8000b3f0:	c6 78       	rjmp	8000b4be <_dtoa_r+0xb62>
8000b3f2:	2f f0       	sub	r0,-1
8000b3f4:	0a c0       	st.b	r5++,r0
8000b3f6:	c7 58       	rjmp	8000b4e0 <_dtoa_r+0xb84>
8000b3f8:	0a c0       	st.b	r5++,r0
8000b3fa:	40 9a       	lddsp	r10,sp[0x24]
8000b3fc:	40 e9       	lddsp	r9,sp[0x38]
8000b3fe:	12 3a       	cp.w	r10,r9
8000b400:	c4 30       	breq	8000b486 <_dtoa_r+0xb2a>
8000b402:	06 9b       	mov	r11,r3
8000b404:	30 09       	mov	r9,0
8000b406:	30 aa       	mov	r10,10
8000b408:	0e 9c       	mov	r12,r7
8000b40a:	e0 a0 06 25 	rcall	8000c054 <__multadd>
8000b40e:	40 48       	lddsp	r8,sp[0x10]
8000b410:	18 93       	mov	r3,r12
8000b412:	08 38       	cp.w	r8,r4
8000b414:	c0 91       	brne	8000b426 <_dtoa_r+0xaca>
8000b416:	10 9b       	mov	r11,r8
8000b418:	30 09       	mov	r9,0
8000b41a:	30 aa       	mov	r10,10
8000b41c:	0e 9c       	mov	r12,r7
8000b41e:	e0 a0 06 1b 	rcall	8000c054 <__multadd>
8000b422:	50 4c       	stdsp	sp[0x10],r12
8000b424:	c0 e8       	rjmp	8000b440 <_dtoa_r+0xae4>
8000b426:	40 4b       	lddsp	r11,sp[0x10]
8000b428:	30 09       	mov	r9,0
8000b42a:	30 aa       	mov	r10,10
8000b42c:	0e 9c       	mov	r12,r7
8000b42e:	e0 a0 06 13 	rcall	8000c054 <__multadd>
8000b432:	08 9b       	mov	r11,r4
8000b434:	50 4c       	stdsp	sp[0x10],r12
8000b436:	30 09       	mov	r9,0
8000b438:	30 aa       	mov	r10,10
8000b43a:	0e 9c       	mov	r12,r7
8000b43c:	e0 a0 06 0c 	rcall	8000c054 <__multadd>
8000b440:	18 94       	mov	r4,r12
8000b442:	40 9c       	lddsp	r12,sp[0x24]
8000b444:	2f fc       	sub	r12,-1
8000b446:	50 9c       	stdsp	sp[0x24],r12
8000b448:	c7 9b       	rjmp	8000b33a <_dtoa_r+0x9de>
8000b44a:	30 18       	mov	r8,1
8000b44c:	06 90       	mov	r0,r3
8000b44e:	40 85       	lddsp	r5,sp[0x20]
8000b450:	08 93       	mov	r3,r4
8000b452:	0c 94       	mov	r4,r6
8000b454:	10 96       	mov	r6,r8
8000b456:	04 9b       	mov	r11,r2
8000b458:	00 9c       	mov	r12,r0
8000b45a:	fe b0 f9 f1 	rcall	8000a83c <quorem>
8000b45e:	2d 0c       	sub	r12,-48
8000b460:	0a cc       	st.b	r5++,r12
8000b462:	02 36       	cp.w	r6,r1
8000b464:	c0 a4       	brge	8000b478 <_dtoa_r+0xb1c>
8000b466:	00 9b       	mov	r11,r0
8000b468:	30 09       	mov	r9,0
8000b46a:	30 aa       	mov	r10,10
8000b46c:	0e 9c       	mov	r12,r7
8000b46e:	2f f6       	sub	r6,-1
8000b470:	e0 a0 05 f2 	rcall	8000c054 <__multadd>
8000b474:	18 90       	mov	r0,r12
8000b476:	cf 0b       	rjmp	8000b456 <_dtoa_r+0xafa>
8000b478:	08 96       	mov	r6,r4
8000b47a:	30 0b       	mov	r11,0
8000b47c:	06 94       	mov	r4,r3
8000b47e:	50 4b       	stdsp	sp[0x10],r11
8000b480:	00 93       	mov	r3,r0
8000b482:	18 90       	mov	r0,r12
8000b484:	c0 28       	rjmp	8000b488 <_dtoa_r+0xb2c>
8000b486:	40 26       	lddsp	r6,sp[0x8]
8000b488:	06 9b       	mov	r11,r3
8000b48a:	30 1a       	mov	r10,1
8000b48c:	0e 9c       	mov	r12,r7
8000b48e:	e0 a0 05 17 	rcall	8000bebc <__lshift>
8000b492:	04 9b       	mov	r11,r2
8000b494:	18 93       	mov	r3,r12
8000b496:	e0 a0 03 ef 	rcall	8000bc74 <__mcmp>
8000b49a:	e0 89 00 12 	brgt	8000b4be <_dtoa_r+0xb62>
8000b49e:	c1 b1       	brne	8000b4d4 <_dtoa_r+0xb78>
8000b4a0:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000b4a4:	c0 d1       	brne	8000b4be <_dtoa_r+0xb62>
8000b4a6:	c1 78       	rjmp	8000b4d4 <_dtoa_r+0xb78>
8000b4a8:	40 89       	lddsp	r9,sp[0x20]
8000b4aa:	12 38       	cp.w	r8,r9
8000b4ac:	c0 30       	breq	8000b4b2 <_dtoa_r+0xb56>
8000b4ae:	10 95       	mov	r5,r8
8000b4b0:	c0 88       	rjmp	8000b4c0 <_dtoa_r+0xb64>
8000b4b2:	2f f6       	sub	r6,-1
8000b4b4:	50 66       	stdsp	sp[0x18],r6
8000b4b6:	33 18       	mov	r8,49
8000b4b8:	40 8c       	lddsp	r12,sp[0x20]
8000b4ba:	b8 88       	st.b	r12[0x0],r8
8000b4bc:	c1 38       	rjmp	8000b4e2 <_dtoa_r+0xb86>
8000b4be:	33 9a       	mov	r10,57
8000b4c0:	0a 98       	mov	r8,r5
8000b4c2:	11 79       	ld.ub	r9,--r8
8000b4c4:	f4 09 18 00 	cp.b	r9,r10
8000b4c8:	cf 00       	breq	8000b4a8 <_dtoa_r+0xb4c>
8000b4ca:	2f f9       	sub	r9,-1
8000b4cc:	b0 89       	st.b	r8[0x0],r9
8000b4ce:	c0 98       	rjmp	8000b4e0 <_dtoa_r+0xb84>
8000b4d0:	10 95       	mov	r5,r8
8000b4d2:	c0 28       	rjmp	8000b4d6 <_dtoa_r+0xb7a>
8000b4d4:	33 09       	mov	r9,48
8000b4d6:	0a 98       	mov	r8,r5
8000b4d8:	11 7a       	ld.ub	r10,--r8
8000b4da:	f2 0a 18 00 	cp.b	r10,r9
8000b4de:	cf 90       	breq	8000b4d0 <_dtoa_r+0xb74>
8000b4e0:	50 66       	stdsp	sp[0x18],r6
8000b4e2:	04 9b       	mov	r11,r2
8000b4e4:	0e 9c       	mov	r12,r7
8000b4e6:	e0 a0 03 e1 	rcall	8000bca8 <_Bfree>
8000b4ea:	58 04       	cp.w	r4,0
8000b4ec:	c1 20       	breq	8000b510 <_dtoa_r+0xbb4>
8000b4ee:	40 4b       	lddsp	r11,sp[0x10]
8000b4f0:	08 3b       	cp.w	r11,r4
8000b4f2:	5f 19       	srne	r9
8000b4f4:	58 0b       	cp.w	r11,0
8000b4f6:	5f 18       	srne	r8
8000b4f8:	f3 e8 00 08 	and	r8,r9,r8
8000b4fc:	c0 40       	breq	8000b504 <_dtoa_r+0xba8>
8000b4fe:	0e 9c       	mov	r12,r7
8000b500:	e0 a0 03 d4 	rcall	8000bca8 <_Bfree>
8000b504:	08 9b       	mov	r11,r4
8000b506:	0e 9c       	mov	r12,r7
8000b508:	e0 a0 03 d0 	rcall	8000bca8 <_Bfree>
8000b50c:	c0 28       	rjmp	8000b510 <_dtoa_r+0xbb4>
8000b50e:	50 66       	stdsp	sp[0x18],r6
8000b510:	0e 9c       	mov	r12,r7
8000b512:	06 9b       	mov	r11,r3
8000b514:	e0 a0 03 ca 	rcall	8000bca8 <_Bfree>
8000b518:	30 08       	mov	r8,0
8000b51a:	aa 88       	st.b	r5[0x0],r8
8000b51c:	40 68       	lddsp	r8,sp[0x18]
8000b51e:	41 5a       	lddsp	r10,sp[0x54]
8000b520:	2f f8       	sub	r8,-1
8000b522:	41 29       	lddsp	r9,sp[0x48]
8000b524:	95 08       	st.w	r10[0x0],r8
8000b526:	40 8c       	lddsp	r12,sp[0x20]
8000b528:	58 09       	cp.w	r9,0
8000b52a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000b52e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000b532:	2e 6d       	sub	sp,-104
8000b534:	d8 32       	popm	r0-r7,pc
8000b536:	d7 03       	nop

8000b538 <_fflush_r>:
8000b538:	d4 21       	pushm	r4-r7,lr
8000b53a:	16 97       	mov	r7,r11
8000b53c:	18 96       	mov	r6,r12
8000b53e:	76 48       	ld.w	r8,r11[0x10]
8000b540:	58 08       	cp.w	r8,0
8000b542:	c7 f0       	breq	8000b640 <_fflush_r+0x108>
8000b544:	58 0c       	cp.w	r12,0
8000b546:	c0 50       	breq	8000b550 <_fflush_r+0x18>
8000b548:	78 68       	ld.w	r8,r12[0x18]
8000b54a:	58 08       	cp.w	r8,0
8000b54c:	c0 21       	brne	8000b550 <_fflush_r+0x18>
8000b54e:	cc dc       	rcall	8000b6e8 <__sinit>
8000b550:	fe c8 d7 5c 	sub	r8,pc,-10404
8000b554:	10 37       	cp.w	r7,r8
8000b556:	c0 31       	brne	8000b55c <_fflush_r+0x24>
8000b558:	6c 07       	ld.w	r7,r6[0x0]
8000b55a:	c0 c8       	rjmp	8000b572 <_fflush_r+0x3a>
8000b55c:	fe c8 d7 48 	sub	r8,pc,-10424
8000b560:	10 37       	cp.w	r7,r8
8000b562:	c0 31       	brne	8000b568 <_fflush_r+0x30>
8000b564:	6c 17       	ld.w	r7,r6[0x4]
8000b566:	c0 68       	rjmp	8000b572 <_fflush_r+0x3a>
8000b568:	fe c8 d7 34 	sub	r8,pc,-10444
8000b56c:	10 37       	cp.w	r7,r8
8000b56e:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000b572:	8e 6a       	ld.sh	r10,r7[0xc]
8000b574:	14 98       	mov	r8,r10
8000b576:	ed ba 00 03 	bld	r10,0x3
8000b57a:	c4 20       	breq	8000b5fe <_fflush_r+0xc6>
8000b57c:	ab ba       	sbr	r10,0xb
8000b57e:	ae 6a       	st.h	r7[0xc],r10
8000b580:	6e 18       	ld.w	r8,r7[0x4]
8000b582:	58 08       	cp.w	r8,0
8000b584:	e0 89 00 06 	brgt	8000b590 <_fflush_r+0x58>
8000b588:	6f 08       	ld.w	r8,r7[0x40]
8000b58a:	58 08       	cp.w	r8,0
8000b58c:	e0 8a 00 5a 	brle	8000b640 <_fflush_r+0x108>
8000b590:	6e b8       	ld.w	r8,r7[0x2c]
8000b592:	58 08       	cp.w	r8,0
8000b594:	c5 60       	breq	8000b640 <_fflush_r+0x108>
8000b596:	e2 1a 10 00 	andl	r10,0x1000,COH
8000b59a:	c0 30       	breq	8000b5a0 <_fflush_r+0x68>
8000b59c:	6f 55       	ld.w	r5,r7[0x54]
8000b59e:	c0 f8       	rjmp	8000b5bc <_fflush_r+0x84>
8000b5a0:	30 19       	mov	r9,1
8000b5a2:	6e 8b       	ld.w	r11,r7[0x20]
8000b5a4:	0c 9c       	mov	r12,r6
8000b5a6:	5d 18       	icall	r8
8000b5a8:	18 95       	mov	r5,r12
8000b5aa:	5b fc       	cp.w	r12,-1
8000b5ac:	c0 81       	brne	8000b5bc <_fflush_r+0x84>
8000b5ae:	6c 38       	ld.w	r8,r6[0xc]
8000b5b0:	59 d8       	cp.w	r8,29
8000b5b2:	c4 70       	breq	8000b640 <_fflush_r+0x108>
8000b5b4:	8e 68       	ld.sh	r8,r7[0xc]
8000b5b6:	a7 a8       	sbr	r8,0x6
8000b5b8:	ae 68       	st.h	r7[0xc],r8
8000b5ba:	d8 22       	popm	r4-r7,pc
8000b5bc:	8e 68       	ld.sh	r8,r7[0xc]
8000b5be:	ed b8 00 02 	bld	r8,0x2
8000b5c2:	c0 91       	brne	8000b5d4 <_fflush_r+0x9c>
8000b5c4:	6e 18       	ld.w	r8,r7[0x4]
8000b5c6:	10 15       	sub	r5,r8
8000b5c8:	6e d8       	ld.w	r8,r7[0x34]
8000b5ca:	58 08       	cp.w	r8,0
8000b5cc:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000b5d0:	eb d8 e1 15 	subne	r5,r5,r8
8000b5d4:	6e b8       	ld.w	r8,r7[0x2c]
8000b5d6:	0c 9c       	mov	r12,r6
8000b5d8:	30 09       	mov	r9,0
8000b5da:	0a 9a       	mov	r10,r5
8000b5dc:	6e 8b       	ld.w	r11,r7[0x20]
8000b5de:	5d 18       	icall	r8
8000b5e0:	8e 68       	ld.sh	r8,r7[0xc]
8000b5e2:	0a 3c       	cp.w	r12,r5
8000b5e4:	c2 61       	brne	8000b630 <_fflush_r+0xf8>
8000b5e6:	ab d8       	cbr	r8,0xb
8000b5e8:	30 0c       	mov	r12,0
8000b5ea:	6e 49       	ld.w	r9,r7[0x10]
8000b5ec:	ae 68       	st.h	r7[0xc],r8
8000b5ee:	8f 1c       	st.w	r7[0x4],r12
8000b5f0:	8f 09       	st.w	r7[0x0],r9
8000b5f2:	ed b8 00 0c 	bld	r8,0xc
8000b5f6:	c2 51       	brne	8000b640 <_fflush_r+0x108>
8000b5f8:	ef 45 00 54 	st.w	r7[84],r5
8000b5fc:	d8 22       	popm	r4-r7,pc
8000b5fe:	6e 45       	ld.w	r5,r7[0x10]
8000b600:	58 05       	cp.w	r5,0
8000b602:	c1 f0       	breq	8000b640 <_fflush_r+0x108>
8000b604:	6e 04       	ld.w	r4,r7[0x0]
8000b606:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000b60a:	8f 05       	st.w	r7[0x0],r5
8000b60c:	f9 b8 01 00 	movne	r8,0
8000b610:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000b614:	0a 14       	sub	r4,r5
8000b616:	8f 28       	st.w	r7[0x8],r8
8000b618:	c1 18       	rjmp	8000b63a <_fflush_r+0x102>
8000b61a:	08 99       	mov	r9,r4
8000b61c:	0a 9a       	mov	r10,r5
8000b61e:	6e a8       	ld.w	r8,r7[0x28]
8000b620:	6e 8b       	ld.w	r11,r7[0x20]
8000b622:	0c 9c       	mov	r12,r6
8000b624:	5d 18       	icall	r8
8000b626:	18 14       	sub	r4,r12
8000b628:	58 0c       	cp.w	r12,0
8000b62a:	e0 89 00 07 	brgt	8000b638 <_fflush_r+0x100>
8000b62e:	8e 68       	ld.sh	r8,r7[0xc]
8000b630:	a7 a8       	sbr	r8,0x6
8000b632:	3f fc       	mov	r12,-1
8000b634:	ae 68       	st.h	r7[0xc],r8
8000b636:	d8 22       	popm	r4-r7,pc
8000b638:	18 05       	add	r5,r12
8000b63a:	58 04       	cp.w	r4,0
8000b63c:	fe 99 ff ef 	brgt	8000b61a <_fflush_r+0xe2>
8000b640:	d8 2a       	popm	r4-r7,pc,r12=0
8000b642:	d7 03       	nop

8000b644 <__sfp_lock_acquire>:
8000b644:	5e fc       	retal	r12

8000b646 <__sfp_lock_release>:
8000b646:	5e fc       	retal	r12

8000b648 <_cleanup_r>:
8000b648:	d4 01       	pushm	lr
8000b64a:	fe cb f0 06 	sub	r11,pc,-4090
8000b64e:	ce 5d       	rcall	8000ba18 <_fwalk>
8000b650:	d8 02       	popm	pc
8000b652:	d7 03       	nop

8000b654 <__sfmoreglue>:
8000b654:	d4 21       	pushm	r4-r7,lr
8000b656:	16 95       	mov	r5,r11
8000b658:	f6 06 10 5c 	mul	r6,r11,92
8000b65c:	ec cb ff f4 	sub	r11,r6,-12
8000b660:	fe b0 e2 e6 	rcall	80007c2c <_malloc_r>
8000b664:	18 97       	mov	r7,r12
8000b666:	c0 90       	breq	8000b678 <__sfmoreglue+0x24>
8000b668:	99 15       	st.w	r12[0x4],r5
8000b66a:	30 0b       	mov	r11,0
8000b66c:	2f 4c       	sub	r12,-12
8000b66e:	0c 9a       	mov	r10,r6
8000b670:	8f 2c       	st.w	r7[0x8],r12
8000b672:	8f 0b       	st.w	r7[0x0],r11
8000b674:	e0 a0 02 82 	rcall	8000bb78 <memset>
8000b678:	0e 9c       	mov	r12,r7
8000b67a:	d8 22       	popm	r4-r7,pc

8000b67c <__sfp>:
8000b67c:	d4 21       	pushm	r4-r7,lr
8000b67e:	fe c8 dc 72 	sub	r8,pc,-9102
8000b682:	18 96       	mov	r6,r12
8000b684:	70 07       	ld.w	r7,r8[0x0]
8000b686:	6e 68       	ld.w	r8,r7[0x18]
8000b688:	58 08       	cp.w	r8,0
8000b68a:	c0 31       	brne	8000b690 <__sfp+0x14>
8000b68c:	0e 9c       	mov	r12,r7
8000b68e:	c2 dc       	rcall	8000b6e8 <__sinit>
8000b690:	ee c7 ff 28 	sub	r7,r7,-216
8000b694:	30 05       	mov	r5,0
8000b696:	6e 2c       	ld.w	r12,r7[0x8]
8000b698:	6e 18       	ld.w	r8,r7[0x4]
8000b69a:	c0 68       	rjmp	8000b6a6 <__sfp+0x2a>
8000b69c:	98 69       	ld.sh	r9,r12[0xc]
8000b69e:	ea 09 19 00 	cp.h	r9,r5
8000b6a2:	c1 10       	breq	8000b6c4 <__sfp+0x48>
8000b6a4:	2a 4c       	sub	r12,-92
8000b6a6:	20 18       	sub	r8,1
8000b6a8:	cf a7       	brpl	8000b69c <__sfp+0x20>
8000b6aa:	6e 08       	ld.w	r8,r7[0x0]
8000b6ac:	58 08       	cp.w	r8,0
8000b6ae:	c0 61       	brne	8000b6ba <__sfp+0x3e>
8000b6b0:	30 4b       	mov	r11,4
8000b6b2:	0c 9c       	mov	r12,r6
8000b6b4:	cd 0f       	rcall	8000b654 <__sfmoreglue>
8000b6b6:	8f 0c       	st.w	r7[0x0],r12
8000b6b8:	c0 30       	breq	8000b6be <__sfp+0x42>
8000b6ba:	6e 07       	ld.w	r7,r7[0x0]
8000b6bc:	ce db       	rjmp	8000b696 <__sfp+0x1a>
8000b6be:	30 c8       	mov	r8,12
8000b6c0:	8d 38       	st.w	r6[0xc],r8
8000b6c2:	d8 22       	popm	r4-r7,pc
8000b6c4:	30 08       	mov	r8,0
8000b6c6:	f9 48 00 4c 	st.w	r12[76],r8
8000b6ca:	99 08       	st.w	r12[0x0],r8
8000b6cc:	99 28       	st.w	r12[0x8],r8
8000b6ce:	99 18       	st.w	r12[0x4],r8
8000b6d0:	99 48       	st.w	r12[0x10],r8
8000b6d2:	99 58       	st.w	r12[0x14],r8
8000b6d4:	99 68       	st.w	r12[0x18],r8
8000b6d6:	99 d8       	st.w	r12[0x34],r8
8000b6d8:	99 e8       	st.w	r12[0x38],r8
8000b6da:	f9 48 00 48 	st.w	r12[72],r8
8000b6de:	3f f8       	mov	r8,-1
8000b6e0:	b8 78       	st.h	r12[0xe],r8
8000b6e2:	30 18       	mov	r8,1
8000b6e4:	b8 68       	st.h	r12[0xc],r8
8000b6e6:	d8 22       	popm	r4-r7,pc

8000b6e8 <__sinit>:
8000b6e8:	d4 21       	pushm	r4-r7,lr
8000b6ea:	18 96       	mov	r6,r12
8000b6ec:	78 67       	ld.w	r7,r12[0x18]
8000b6ee:	58 07       	cp.w	r7,0
8000b6f0:	c4 91       	brne	8000b782 <__sinit+0x9a>
8000b6f2:	fe c8 00 aa 	sub	r8,pc,170
8000b6f6:	30 15       	mov	r5,1
8000b6f8:	99 a8       	st.w	r12[0x28],r8
8000b6fa:	f9 47 00 d8 	st.w	r12[216],r7
8000b6fe:	f9 47 00 dc 	st.w	r12[220],r7
8000b702:	f9 47 00 e0 	st.w	r12[224],r7
8000b706:	99 65       	st.w	r12[0x18],r5
8000b708:	cb af       	rcall	8000b67c <__sfp>
8000b70a:	8d 0c       	st.w	r6[0x0],r12
8000b70c:	0c 9c       	mov	r12,r6
8000b70e:	cb 7f       	rcall	8000b67c <__sfp>
8000b710:	8d 1c       	st.w	r6[0x4],r12
8000b712:	0c 9c       	mov	r12,r6
8000b714:	cb 4f       	rcall	8000b67c <__sfp>
8000b716:	6c 09       	ld.w	r9,r6[0x0]
8000b718:	30 48       	mov	r8,4
8000b71a:	93 07       	st.w	r9[0x0],r7
8000b71c:	b2 68       	st.h	r9[0xc],r8
8000b71e:	93 17       	st.w	r9[0x4],r7
8000b720:	93 27       	st.w	r9[0x8],r7
8000b722:	6c 18       	ld.w	r8,r6[0x4]
8000b724:	b2 77       	st.h	r9[0xe],r7
8000b726:	93 47       	st.w	r9[0x10],r7
8000b728:	93 57       	st.w	r9[0x14],r7
8000b72a:	93 67       	st.w	r9[0x18],r7
8000b72c:	93 89       	st.w	r9[0x20],r9
8000b72e:	91 07       	st.w	r8[0x0],r7
8000b730:	91 17       	st.w	r8[0x4],r7
8000b732:	91 27       	st.w	r8[0x8],r7
8000b734:	fe ce f2 7c 	sub	lr,pc,-3460
8000b738:	fe cb f2 ac 	sub	r11,pc,-3412
8000b73c:	93 9e       	st.w	r9[0x24],lr
8000b73e:	93 ab       	st.w	r9[0x28],r11
8000b740:	fe ca f2 d4 	sub	r10,pc,-3372
8000b744:	fe c4 f2 e0 	sub	r4,pc,-3360
8000b748:	93 ba       	st.w	r9[0x2c],r10
8000b74a:	93 c4       	st.w	r9[0x30],r4
8000b74c:	30 99       	mov	r9,9
8000b74e:	b0 69       	st.h	r8[0xc],r9
8000b750:	b0 75       	st.h	r8[0xe],r5
8000b752:	91 c4       	st.w	r8[0x30],r4
8000b754:	91 47       	st.w	r8[0x10],r7
8000b756:	91 57       	st.w	r8[0x14],r7
8000b758:	91 67       	st.w	r8[0x18],r7
8000b75a:	91 88       	st.w	r8[0x20],r8
8000b75c:	91 9e       	st.w	r8[0x24],lr
8000b75e:	91 ab       	st.w	r8[0x28],r11
8000b760:	91 ba       	st.w	r8[0x2c],r10
8000b762:	8d 2c       	st.w	r6[0x8],r12
8000b764:	31 28       	mov	r8,18
8000b766:	99 07       	st.w	r12[0x0],r7
8000b768:	b8 68       	st.h	r12[0xc],r8
8000b76a:	99 17       	st.w	r12[0x4],r7
8000b76c:	99 27       	st.w	r12[0x8],r7
8000b76e:	30 28       	mov	r8,2
8000b770:	b8 78       	st.h	r12[0xe],r8
8000b772:	99 c4       	st.w	r12[0x30],r4
8000b774:	99 67       	st.w	r12[0x18],r7
8000b776:	99 9e       	st.w	r12[0x24],lr
8000b778:	99 ab       	st.w	r12[0x28],r11
8000b77a:	99 ba       	st.w	r12[0x2c],r10
8000b77c:	99 47       	st.w	r12[0x10],r7
8000b77e:	99 57       	st.w	r12[0x14],r7
8000b780:	99 8c       	st.w	r12[0x20],r12
8000b782:	d8 22       	popm	r4-r7,pc

8000b784 <__sfvwrite_r>:
8000b784:	d4 31       	pushm	r0-r7,lr
8000b786:	20 3d       	sub	sp,12
8000b788:	14 94       	mov	r4,r10
8000b78a:	18 95       	mov	r5,r12
8000b78c:	16 97       	mov	r7,r11
8000b78e:	74 28       	ld.w	r8,r10[0x8]
8000b790:	58 08       	cp.w	r8,0
8000b792:	e0 80 01 40 	breq	8000ba12 <__sfvwrite_r+0x28e>
8000b796:	96 68       	ld.sh	r8,r11[0xc]
8000b798:	ed b8 00 03 	bld	r8,0x3
8000b79c:	c0 41       	brne	8000b7a4 <__sfvwrite_r+0x20>
8000b79e:	76 48       	ld.w	r8,r11[0x10]
8000b7a0:	58 08       	cp.w	r8,0
8000b7a2:	c0 c1       	brne	8000b7ba <__sfvwrite_r+0x36>
8000b7a4:	0e 9b       	mov	r11,r7
8000b7a6:	0a 9c       	mov	r12,r5
8000b7a8:	fe b0 f7 dc 	rcall	8000a760 <__swsetup_r>
8000b7ac:	c0 70       	breq	8000b7ba <__sfvwrite_r+0x36>
8000b7ae:	8e 68       	ld.sh	r8,r7[0xc]
8000b7b0:	a7 a8       	sbr	r8,0x6
8000b7b2:	ae 68       	st.h	r7[0xc],r8
8000b7b4:	30 98       	mov	r8,9
8000b7b6:	8b 38       	st.w	r5[0xc],r8
8000b7b8:	c2 b9       	rjmp	8000ba0e <__sfvwrite_r+0x28a>
8000b7ba:	8e 63       	ld.sh	r3,r7[0xc]
8000b7bc:	68 00       	ld.w	r0,r4[0x0]
8000b7be:	06 96       	mov	r6,r3
8000b7c0:	e2 16 00 02 	andl	r6,0x2,COH
8000b7c4:	c2 10       	breq	8000b806 <__sfvwrite_r+0x82>
8000b7c6:	30 03       	mov	r3,0
8000b7c8:	e0 62 04 00 	mov	r2,1024
8000b7cc:	06 96       	mov	r6,r3
8000b7ce:	c0 48       	rjmp	8000b7d6 <__sfvwrite_r+0x52>
8000b7d0:	60 03       	ld.w	r3,r0[0x0]
8000b7d2:	60 16       	ld.w	r6,r0[0x4]
8000b7d4:	2f 80       	sub	r0,-8
8000b7d6:	58 06       	cp.w	r6,0
8000b7d8:	cf c0       	breq	8000b7d0 <__sfvwrite_r+0x4c>
8000b7da:	e0 46 04 00 	cp.w	r6,1024
8000b7de:	ec 09 17 80 	movls	r9,r6
8000b7e2:	e4 09 17 b0 	movhi	r9,r2
8000b7e6:	06 9a       	mov	r10,r3
8000b7e8:	6e a8       	ld.w	r8,r7[0x28]
8000b7ea:	6e 8b       	ld.w	r11,r7[0x20]
8000b7ec:	0a 9c       	mov	r12,r5
8000b7ee:	5d 18       	icall	r8
8000b7f0:	18 16       	sub	r6,r12
8000b7f2:	58 0c       	cp.w	r12,0
8000b7f4:	e0 8a 01 0a 	brle	8000ba08 <__sfvwrite_r+0x284>
8000b7f8:	68 28       	ld.w	r8,r4[0x8]
8000b7fa:	18 18       	sub	r8,r12
8000b7fc:	89 28       	st.w	r4[0x8],r8
8000b7fe:	e0 80 01 0a 	breq	8000ba12 <__sfvwrite_r+0x28e>
8000b802:	18 03       	add	r3,r12
8000b804:	ce 9b       	rjmp	8000b7d6 <__sfvwrite_r+0x52>
8000b806:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000b80a:	c0 70       	breq	8000b818 <__sfvwrite_r+0x94>
8000b80c:	50 06       	stdsp	sp[0x0],r6
8000b80e:	0c 93       	mov	r3,r6
8000b810:	0c 91       	mov	r1,r6
8000b812:	50 15       	stdsp	sp[0x4],r5
8000b814:	08 92       	mov	r2,r4
8000b816:	c9 c8       	rjmp	8000b94e <__sfvwrite_r+0x1ca>
8000b818:	06 96       	mov	r6,r3
8000b81a:	08 91       	mov	r1,r4
8000b81c:	c0 48       	rjmp	8000b824 <__sfvwrite_r+0xa0>
8000b81e:	60 03       	ld.w	r3,r0[0x0]
8000b820:	60 16       	ld.w	r6,r0[0x4]
8000b822:	2f 80       	sub	r0,-8
8000b824:	58 06       	cp.w	r6,0
8000b826:	cf c0       	breq	8000b81e <__sfvwrite_r+0x9a>
8000b828:	8e 68       	ld.sh	r8,r7[0xc]
8000b82a:	6e 24       	ld.w	r4,r7[0x8]
8000b82c:	10 99       	mov	r9,r8
8000b82e:	e2 19 02 00 	andl	r9,0x200,COH
8000b832:	c5 60       	breq	8000b8de <__sfvwrite_r+0x15a>
8000b834:	08 36       	cp.w	r6,r4
8000b836:	c4 53       	brcs	8000b8c0 <__sfvwrite_r+0x13c>
8000b838:	10 99       	mov	r9,r8
8000b83a:	e2 19 04 80 	andl	r9,0x480,COH
8000b83e:	c4 10       	breq	8000b8c0 <__sfvwrite_r+0x13c>
8000b840:	6e 4b       	ld.w	r11,r7[0x10]
8000b842:	6e 09       	ld.w	r9,r7[0x0]
8000b844:	16 19       	sub	r9,r11
8000b846:	50 09       	stdsp	sp[0x0],r9
8000b848:	6e 59       	ld.w	r9,r7[0x14]
8000b84a:	10 9c       	mov	r12,r8
8000b84c:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000b850:	30 28       	mov	r8,2
8000b852:	f4 08 0c 08 	divs	r8,r10,r8
8000b856:	fa e9 00 04 	st.d	sp[4],r8
8000b85a:	10 94       	mov	r4,r8
8000b85c:	40 09       	lddsp	r9,sp[0x0]
8000b85e:	e2 1c 04 00 	andl	r12,0x400,COH
8000b862:	2f f9       	sub	r9,-1
8000b864:	0c 09       	add	r9,r6
8000b866:	12 38       	cp.w	r8,r9
8000b868:	f2 04 17 30 	movlo	r4,r9
8000b86c:	58 0c       	cp.w	r12,0
8000b86e:	c1 10       	breq	8000b890 <__sfvwrite_r+0x10c>
8000b870:	08 9b       	mov	r11,r4
8000b872:	0a 9c       	mov	r12,r5
8000b874:	fe b0 e1 dc 	rcall	80007c2c <_malloc_r>
8000b878:	18 92       	mov	r2,r12
8000b87a:	c1 50       	breq	8000b8a4 <__sfvwrite_r+0x120>
8000b87c:	40 0a       	lddsp	r10,sp[0x0]
8000b87e:	6e 4b       	ld.w	r11,r7[0x10]
8000b880:	fe b0 e3 ea 	rcall	80008054 <memcpy>
8000b884:	8e 68       	ld.sh	r8,r7[0xc]
8000b886:	e0 18 fb 7f 	andl	r8,0xfb7f
8000b88a:	a7 b8       	sbr	r8,0x7
8000b88c:	ae 68       	st.h	r7[0xc],r8
8000b88e:	c0 e8       	rjmp	8000b8aa <__sfvwrite_r+0x126>
8000b890:	08 9a       	mov	r10,r4
8000b892:	0a 9c       	mov	r12,r5
8000b894:	e0 a0 04 64 	rcall	8000c15c <_realloc_r>
8000b898:	18 92       	mov	r2,r12
8000b89a:	c0 81       	brne	8000b8aa <__sfvwrite_r+0x126>
8000b89c:	6e 4b       	ld.w	r11,r7[0x10]
8000b89e:	0a 9c       	mov	r12,r5
8000b8a0:	fe b0 e5 7c 	rcall	80008398 <_free_r>
8000b8a4:	30 c8       	mov	r8,12
8000b8a6:	8b 38       	st.w	r5[0xc],r8
8000b8a8:	cb 08       	rjmp	8000ba08 <__sfvwrite_r+0x284>
8000b8aa:	40 0a       	lddsp	r10,sp[0x0]
8000b8ac:	40 09       	lddsp	r9,sp[0x0]
8000b8ae:	e8 0a 01 0a 	sub	r10,r4,r10
8000b8b2:	e4 09 00 08 	add	r8,r2,r9
8000b8b6:	8f 54       	st.w	r7[0x14],r4
8000b8b8:	8f 2a       	st.w	r7[0x8],r10
8000b8ba:	8f 08       	st.w	r7[0x0],r8
8000b8bc:	8f 42       	st.w	r7[0x10],r2
8000b8be:	0c 94       	mov	r4,r6
8000b8c0:	08 36       	cp.w	r6,r4
8000b8c2:	ec 04 17 30 	movlo	r4,r6
8000b8c6:	06 9b       	mov	r11,r3
8000b8c8:	08 9a       	mov	r10,r4
8000b8ca:	6e 0c       	ld.w	r12,r7[0x0]
8000b8cc:	c3 7d       	rcall	8000bb3a <memmove>
8000b8ce:	6e 08       	ld.w	r8,r7[0x0]
8000b8d0:	08 08       	add	r8,r4
8000b8d2:	8f 08       	st.w	r7[0x0],r8
8000b8d4:	6e 28       	ld.w	r8,r7[0x8]
8000b8d6:	08 18       	sub	r8,r4
8000b8d8:	0c 94       	mov	r4,r6
8000b8da:	8f 28       	st.w	r7[0x8],r8
8000b8dc:	c2 d8       	rjmp	8000b936 <__sfvwrite_r+0x1b2>
8000b8de:	08 36       	cp.w	r6,r4
8000b8e0:	5f ba       	srhi	r10
8000b8e2:	6e 0c       	ld.w	r12,r7[0x0]
8000b8e4:	6e 48       	ld.w	r8,r7[0x10]
8000b8e6:	10 3c       	cp.w	r12,r8
8000b8e8:	5f b8       	srhi	r8
8000b8ea:	f5 e8 00 08 	and	r8,r10,r8
8000b8ee:	f2 08 18 00 	cp.b	r8,r9
8000b8f2:	c0 c0       	breq	8000b90a <__sfvwrite_r+0x186>
8000b8f4:	06 9b       	mov	r11,r3
8000b8f6:	08 9a       	mov	r10,r4
8000b8f8:	c2 1d       	rcall	8000bb3a <memmove>
8000b8fa:	6e 08       	ld.w	r8,r7[0x0]
8000b8fc:	08 08       	add	r8,r4
8000b8fe:	0e 9b       	mov	r11,r7
8000b900:	8f 08       	st.w	r7[0x0],r8
8000b902:	0a 9c       	mov	r12,r5
8000b904:	c1 ae       	rcall	8000b538 <_fflush_r>
8000b906:	c1 80       	breq	8000b936 <__sfvwrite_r+0x1b2>
8000b908:	c8 08       	rjmp	8000ba08 <__sfvwrite_r+0x284>
8000b90a:	6e 59       	ld.w	r9,r7[0x14]
8000b90c:	12 36       	cp.w	r6,r9
8000b90e:	c0 a3       	brcs	8000b922 <__sfvwrite_r+0x19e>
8000b910:	6e a8       	ld.w	r8,r7[0x28]
8000b912:	06 9a       	mov	r10,r3
8000b914:	6e 8b       	ld.w	r11,r7[0x20]
8000b916:	0a 9c       	mov	r12,r5
8000b918:	5d 18       	icall	r8
8000b91a:	18 94       	mov	r4,r12
8000b91c:	e0 89 00 0d 	brgt	8000b936 <__sfvwrite_r+0x1b2>
8000b920:	c7 48       	rjmp	8000ba08 <__sfvwrite_r+0x284>
8000b922:	0c 9a       	mov	r10,r6
8000b924:	06 9b       	mov	r11,r3
8000b926:	c0 ad       	rcall	8000bb3a <memmove>
8000b928:	6e 08       	ld.w	r8,r7[0x0]
8000b92a:	0c 08       	add	r8,r6
8000b92c:	0c 94       	mov	r4,r6
8000b92e:	8f 08       	st.w	r7[0x0],r8
8000b930:	6e 28       	ld.w	r8,r7[0x8]
8000b932:	0c 18       	sub	r8,r6
8000b934:	8f 28       	st.w	r7[0x8],r8
8000b936:	62 28       	ld.w	r8,r1[0x8]
8000b938:	08 18       	sub	r8,r4
8000b93a:	83 28       	st.w	r1[0x8],r8
8000b93c:	c6 b0       	breq	8000ba12 <__sfvwrite_r+0x28e>
8000b93e:	08 16       	sub	r6,r4
8000b940:	08 03       	add	r3,r4
8000b942:	c7 1b       	rjmp	8000b824 <__sfvwrite_r+0xa0>
8000b944:	60 03       	ld.w	r3,r0[0x0]
8000b946:	60 11       	ld.w	r1,r0[0x4]
8000b948:	30 08       	mov	r8,0
8000b94a:	2f 80       	sub	r0,-8
8000b94c:	50 08       	stdsp	sp[0x0],r8
8000b94e:	58 01       	cp.w	r1,0
8000b950:	cf a0       	breq	8000b944 <__sfvwrite_r+0x1c0>
8000b952:	40 0a       	lddsp	r10,sp[0x0]
8000b954:	58 0a       	cp.w	r10,0
8000b956:	c1 41       	brne	8000b97e <__sfvwrite_r+0x1fa>
8000b958:	e2 c6 ff ff 	sub	r6,r1,-1
8000b95c:	02 9a       	mov	r10,r1
8000b95e:	30 ab       	mov	r11,10
8000b960:	06 9c       	mov	r12,r3
8000b962:	ce 1c       	rcall	8000bb24 <memchr>
8000b964:	f8 c8 ff ff 	sub	r8,r12,-1
8000b968:	58 0c       	cp.w	r12,0
8000b96a:	f1 d3 e1 16 	subne	r6,r8,r3
8000b96e:	f9 b9 01 01 	movne	r9,1
8000b972:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000b976:	f9 b8 00 01 	moveq	r8,1
8000b97a:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000b97e:	02 36       	cp.w	r6,r1
8000b980:	ec 04 17 80 	movls	r4,r6
8000b984:	e2 04 17 b0 	movhi	r4,r1
8000b988:	6e 59       	ld.w	r9,r7[0x14]
8000b98a:	6e 25       	ld.w	r5,r7[0x8]
8000b98c:	f2 05 00 05 	add	r5,r9,r5
8000b990:	0a 34       	cp.w	r4,r5
8000b992:	5f 9a       	srgt	r10
8000b994:	6e 0c       	ld.w	r12,r7[0x0]
8000b996:	6e 48       	ld.w	r8,r7[0x10]
8000b998:	10 3c       	cp.w	r12,r8
8000b99a:	5f b8       	srhi	r8
8000b99c:	f5 e8 00 08 	and	r8,r10,r8
8000b9a0:	30 0a       	mov	r10,0
8000b9a2:	f4 08 18 00 	cp.b	r8,r10
8000b9a6:	c0 d0       	breq	8000b9c0 <__sfvwrite_r+0x23c>
8000b9a8:	06 9b       	mov	r11,r3
8000b9aa:	0a 9a       	mov	r10,r5
8000b9ac:	cc 7c       	rcall	8000bb3a <memmove>
8000b9ae:	6e 08       	ld.w	r8,r7[0x0]
8000b9b0:	0a 08       	add	r8,r5
8000b9b2:	0e 9b       	mov	r11,r7
8000b9b4:	8f 08       	st.w	r7[0x0],r8
8000b9b6:	40 1c       	lddsp	r12,sp[0x4]
8000b9b8:	fe b0 fd c0 	rcall	8000b538 <_fflush_r>
8000b9bc:	c1 70       	breq	8000b9ea <__sfvwrite_r+0x266>
8000b9be:	c2 58       	rjmp	8000ba08 <__sfvwrite_r+0x284>
8000b9c0:	12 34       	cp.w	r4,r9
8000b9c2:	c0 a5       	brlt	8000b9d6 <__sfvwrite_r+0x252>
8000b9c4:	6e a8       	ld.w	r8,r7[0x28]
8000b9c6:	06 9a       	mov	r10,r3
8000b9c8:	6e 8b       	ld.w	r11,r7[0x20]
8000b9ca:	40 1c       	lddsp	r12,sp[0x4]
8000b9cc:	5d 18       	icall	r8
8000b9ce:	18 95       	mov	r5,r12
8000b9d0:	e0 89 00 0d 	brgt	8000b9ea <__sfvwrite_r+0x266>
8000b9d4:	c1 a8       	rjmp	8000ba08 <__sfvwrite_r+0x284>
8000b9d6:	08 9a       	mov	r10,r4
8000b9d8:	06 9b       	mov	r11,r3
8000b9da:	cb 0c       	rcall	8000bb3a <memmove>
8000b9dc:	6e 08       	ld.w	r8,r7[0x0]
8000b9de:	08 08       	add	r8,r4
8000b9e0:	08 95       	mov	r5,r4
8000b9e2:	8f 08       	st.w	r7[0x0],r8
8000b9e4:	6e 28       	ld.w	r8,r7[0x8]
8000b9e6:	08 18       	sub	r8,r4
8000b9e8:	8f 28       	st.w	r7[0x8],r8
8000b9ea:	0a 16       	sub	r6,r5
8000b9ec:	c0 71       	brne	8000b9fa <__sfvwrite_r+0x276>
8000b9ee:	0e 9b       	mov	r11,r7
8000b9f0:	40 1c       	lddsp	r12,sp[0x4]
8000b9f2:	fe b0 fd a3 	rcall	8000b538 <_fflush_r>
8000b9f6:	c0 91       	brne	8000ba08 <__sfvwrite_r+0x284>
8000b9f8:	50 06       	stdsp	sp[0x0],r6
8000b9fa:	64 28       	ld.w	r8,r2[0x8]
8000b9fc:	0a 18       	sub	r8,r5
8000b9fe:	85 28       	st.w	r2[0x8],r8
8000ba00:	c0 90       	breq	8000ba12 <__sfvwrite_r+0x28e>
8000ba02:	0a 11       	sub	r1,r5
8000ba04:	0a 03       	add	r3,r5
8000ba06:	ca 4b       	rjmp	8000b94e <__sfvwrite_r+0x1ca>
8000ba08:	8e 68       	ld.sh	r8,r7[0xc]
8000ba0a:	a7 a8       	sbr	r8,0x6
8000ba0c:	ae 68       	st.h	r7[0xc],r8
8000ba0e:	3f fc       	mov	r12,-1
8000ba10:	c0 28       	rjmp	8000ba14 <__sfvwrite_r+0x290>
8000ba12:	30 0c       	mov	r12,0
8000ba14:	2f dd       	sub	sp,-12
8000ba16:	d8 32       	popm	r0-r7,pc

8000ba18 <_fwalk>:
8000ba18:	d4 31       	pushm	r0-r7,lr
8000ba1a:	30 05       	mov	r5,0
8000ba1c:	16 91       	mov	r1,r11
8000ba1e:	f8 c7 ff 28 	sub	r7,r12,-216
8000ba22:	0a 92       	mov	r2,r5
8000ba24:	c1 0e       	rcall	8000b644 <__sfp_lock_acquire>
8000ba26:	3f f3       	mov	r3,-1
8000ba28:	c1 68       	rjmp	8000ba54 <_fwalk+0x3c>
8000ba2a:	6e 26       	ld.w	r6,r7[0x8]
8000ba2c:	6e 14       	ld.w	r4,r7[0x4]
8000ba2e:	2f 46       	sub	r6,-12
8000ba30:	c0 c8       	rjmp	8000ba48 <_fwalk+0x30>
8000ba32:	8c 08       	ld.sh	r8,r6[0x0]
8000ba34:	e4 08 19 00 	cp.h	r8,r2
8000ba38:	c0 70       	breq	8000ba46 <_fwalk+0x2e>
8000ba3a:	8c 18       	ld.sh	r8,r6[0x2]
8000ba3c:	e6 08 19 00 	cp.h	r8,r3
8000ba40:	c0 30       	breq	8000ba46 <_fwalk+0x2e>
8000ba42:	5d 11       	icall	r1
8000ba44:	18 45       	or	r5,r12
8000ba46:	2a 46       	sub	r6,-92
8000ba48:	20 14       	sub	r4,1
8000ba4a:	ec cc 00 0c 	sub	r12,r6,12
8000ba4e:	58 04       	cp.w	r4,0
8000ba50:	cf 14       	brge	8000ba32 <_fwalk+0x1a>
8000ba52:	6e 07       	ld.w	r7,r7[0x0]
8000ba54:	58 07       	cp.w	r7,0
8000ba56:	ce a1       	brne	8000ba2a <_fwalk+0x12>
8000ba58:	fe b0 fd f7 	rcall	8000b646 <__sfp_lock_release>
8000ba5c:	0a 9c       	mov	r12,r5
8000ba5e:	d8 32       	popm	r0-r7,pc

8000ba60 <_localeconv_r>:
8000ba60:	fe cc dc 0c 	sub	r12,pc,-9204
8000ba64:	5e fc       	retal	r12
8000ba66:	d7 03       	nop

8000ba68 <__smakebuf_r>:
8000ba68:	d4 21       	pushm	r4-r7,lr
8000ba6a:	20 fd       	sub	sp,60
8000ba6c:	96 68       	ld.sh	r8,r11[0xc]
8000ba6e:	16 97       	mov	r7,r11
8000ba70:	18 96       	mov	r6,r12
8000ba72:	e2 18 00 02 	andl	r8,0x2,COH
8000ba76:	c3 d1       	brne	8000baf0 <__smakebuf_r+0x88>
8000ba78:	96 7b       	ld.sh	r11,r11[0xe]
8000ba7a:	f0 0b 19 00 	cp.h	r11,r8
8000ba7e:	c0 55       	brlt	8000ba88 <__smakebuf_r+0x20>
8000ba80:	1a 9a       	mov	r10,sp
8000ba82:	e0 a0 05 e9 	rcall	8000c654 <_fstat_r>
8000ba86:	c0 f4       	brge	8000baa4 <__smakebuf_r+0x3c>
8000ba88:	8e 65       	ld.sh	r5,r7[0xc]
8000ba8a:	0a 98       	mov	r8,r5
8000ba8c:	ab b8       	sbr	r8,0xb
8000ba8e:	e2 15 00 80 	andl	r5,0x80,COH
8000ba92:	ae 68       	st.h	r7[0xc],r8
8000ba94:	30 04       	mov	r4,0
8000ba96:	e0 68 04 00 	mov	r8,1024
8000ba9a:	f9 b5 01 40 	movne	r5,64
8000ba9e:	f0 05 17 00 	moveq	r5,r8
8000baa2:	c1 c8       	rjmp	8000bada <__smakebuf_r+0x72>
8000baa4:	40 18       	lddsp	r8,sp[0x4]
8000baa6:	e2 18 f0 00 	andl	r8,0xf000,COH
8000baaa:	e0 48 20 00 	cp.w	r8,8192
8000baae:	5f 04       	sreq	r4
8000bab0:	e0 48 80 00 	cp.w	r8,32768
8000bab4:	c0 e1       	brne	8000bad0 <__smakebuf_r+0x68>
8000bab6:	6e b9       	ld.w	r9,r7[0x2c]
8000bab8:	fe c8 f6 4c 	sub	r8,pc,-2484
8000babc:	10 39       	cp.w	r9,r8
8000babe:	c0 91       	brne	8000bad0 <__smakebuf_r+0x68>
8000bac0:	8e 68       	ld.sh	r8,r7[0xc]
8000bac2:	e0 65 04 00 	mov	r5,1024
8000bac6:	ab a8       	sbr	r8,0xa
8000bac8:	ef 45 00 50 	st.w	r7[80],r5
8000bacc:	ae 68       	st.h	r7[0xc],r8
8000bace:	c0 68       	rjmp	8000bada <__smakebuf_r+0x72>
8000bad0:	8e 68       	ld.sh	r8,r7[0xc]
8000bad2:	e0 65 04 00 	mov	r5,1024
8000bad6:	ab b8       	sbr	r8,0xb
8000bad8:	ae 68       	st.h	r7[0xc],r8
8000bada:	0a 9b       	mov	r11,r5
8000badc:	0c 9c       	mov	r12,r6
8000bade:	fe b0 e0 a7 	rcall	80007c2c <_malloc_r>
8000bae2:	8e 68       	ld.sh	r8,r7[0xc]
8000bae4:	c0 d1       	brne	8000bafe <__smakebuf_r+0x96>
8000bae6:	ed b8 00 09 	bld	r8,0x9
8000baea:	c1 b0       	breq	8000bb20 <__smakebuf_r+0xb8>
8000baec:	a1 b8       	sbr	r8,0x1
8000baee:	ae 68       	st.h	r7[0xc],r8
8000baf0:	ee c8 ff b9 	sub	r8,r7,-71
8000baf4:	8f 48       	st.w	r7[0x10],r8
8000baf6:	8f 08       	st.w	r7[0x0],r8
8000baf8:	30 18       	mov	r8,1
8000bafa:	8f 58       	st.w	r7[0x14],r8
8000bafc:	c1 28       	rjmp	8000bb20 <__smakebuf_r+0xb8>
8000bafe:	a7 b8       	sbr	r8,0x7
8000bb00:	8f 4c       	st.w	r7[0x10],r12
8000bb02:	ae 68       	st.h	r7[0xc],r8
8000bb04:	8f 55       	st.w	r7[0x14],r5
8000bb06:	fe c8 04 be 	sub	r8,pc,1214
8000bb0a:	8f 0c       	st.w	r7[0x0],r12
8000bb0c:	8d a8       	st.w	r6[0x28],r8
8000bb0e:	58 04       	cp.w	r4,0
8000bb10:	c0 80       	breq	8000bb20 <__smakebuf_r+0xb8>
8000bb12:	8e 7c       	ld.sh	r12,r7[0xe]
8000bb14:	fe b0 e3 7e 	rcall	80008210 <isatty>
8000bb18:	c0 40       	breq	8000bb20 <__smakebuf_r+0xb8>
8000bb1a:	8e 68       	ld.sh	r8,r7[0xc]
8000bb1c:	a1 a8       	sbr	r8,0x0
8000bb1e:	ae 68       	st.h	r7[0xc],r8
8000bb20:	2f 1d       	sub	sp,-60
8000bb22:	d8 22       	popm	r4-r7,pc

8000bb24 <memchr>:
8000bb24:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000bb28:	c0 68       	rjmp	8000bb34 <memchr+0x10>
8000bb2a:	20 1a       	sub	r10,1
8000bb2c:	19 88       	ld.ub	r8,r12[0x0]
8000bb2e:	16 38       	cp.w	r8,r11
8000bb30:	5e 0c       	reteq	r12
8000bb32:	2f fc       	sub	r12,-1
8000bb34:	58 0a       	cp.w	r10,0
8000bb36:	cf a1       	brne	8000bb2a <memchr+0x6>
8000bb38:	5e fa       	retal	r10

8000bb3a <memmove>:
8000bb3a:	d4 01       	pushm	lr
8000bb3c:	18 3b       	cp.w	r11,r12
8000bb3e:	c1 92       	brcc	8000bb70 <memmove+0x36>
8000bb40:	f6 0a 00 09 	add	r9,r11,r10
8000bb44:	12 3c       	cp.w	r12,r9
8000bb46:	c1 52       	brcc	8000bb70 <memmove+0x36>
8000bb48:	f8 0a 00 0b 	add	r11,r12,r10
8000bb4c:	30 08       	mov	r8,0
8000bb4e:	c0 68       	rjmp	8000bb5a <memmove+0x20>
8000bb50:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000bb54:	20 1a       	sub	r10,1
8000bb56:	f6 08 0b 0e 	st.b	r11[r8],lr
8000bb5a:	20 18       	sub	r8,1
8000bb5c:	58 0a       	cp.w	r10,0
8000bb5e:	cf 91       	brne	8000bb50 <memmove+0x16>
8000bb60:	d8 02       	popm	pc
8000bb62:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000bb66:	20 1a       	sub	r10,1
8000bb68:	f8 08 0b 09 	st.b	r12[r8],r9
8000bb6c:	2f f8       	sub	r8,-1
8000bb6e:	c0 28       	rjmp	8000bb72 <memmove+0x38>
8000bb70:	30 08       	mov	r8,0
8000bb72:	58 0a       	cp.w	r10,0
8000bb74:	cf 71       	brne	8000bb62 <memmove+0x28>
8000bb76:	d8 02       	popm	pc

8000bb78 <memset>:
8000bb78:	18 98       	mov	r8,r12
8000bb7a:	c0 38       	rjmp	8000bb80 <memset+0x8>
8000bb7c:	10 cb       	st.b	r8++,r11
8000bb7e:	20 1a       	sub	r10,1
8000bb80:	58 0a       	cp.w	r10,0
8000bb82:	cf d1       	brne	8000bb7c <memset+0x4>
8000bb84:	5e fc       	retal	r12

8000bb86 <__hi0bits>:
8000bb86:	18 98       	mov	r8,r12
8000bb88:	e0 1c 00 00 	andl	r12,0x0
8000bb8c:	f0 09 15 10 	lsl	r9,r8,0x10
8000bb90:	58 0c       	cp.w	r12,0
8000bb92:	f2 08 17 00 	moveq	r8,r9
8000bb96:	f9 bc 00 10 	moveq	r12,16
8000bb9a:	f9 bc 01 00 	movne	r12,0
8000bb9e:	10 9a       	mov	r10,r8
8000bba0:	f0 09 15 08 	lsl	r9,r8,0x8
8000bba4:	e6 1a ff 00 	andh	r10,0xff00,COH
8000bba8:	f7 bc 00 f8 	subeq	r12,-8
8000bbac:	f2 08 17 00 	moveq	r8,r9
8000bbb0:	10 9a       	mov	r10,r8
8000bbb2:	f0 09 15 04 	lsl	r9,r8,0x4
8000bbb6:	e6 1a f0 00 	andh	r10,0xf000,COH
8000bbba:	f7 bc 00 fc 	subeq	r12,-4
8000bbbe:	f2 08 17 00 	moveq	r8,r9
8000bbc2:	10 9a       	mov	r10,r8
8000bbc4:	f0 09 15 02 	lsl	r9,r8,0x2
8000bbc8:	e6 1a c0 00 	andh	r10,0xc000,COH
8000bbcc:	f7 bc 00 fe 	subeq	r12,-2
8000bbd0:	f2 08 17 00 	moveq	r8,r9
8000bbd4:	58 08       	cp.w	r8,0
8000bbd6:	5e 5c       	retlt	r12
8000bbd8:	ed b8 00 1e 	bld	r8,0x1e
8000bbdc:	f9 bc 01 20 	movne	r12,32
8000bbe0:	f7 bc 00 ff 	subeq	r12,-1
8000bbe4:	5e fc       	retal	r12

8000bbe6 <__lo0bits>:
8000bbe6:	18 99       	mov	r9,r12
8000bbe8:	78 08       	ld.w	r8,r12[0x0]
8000bbea:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000bbee:	c1 50       	breq	8000bc18 <__lo0bits+0x32>
8000bbf0:	ed b8 00 00 	bld	r8,0x0
8000bbf4:	c0 21       	brne	8000bbf8 <__lo0bits+0x12>
8000bbf6:	5e fd       	retal	0
8000bbf8:	10 9b       	mov	r11,r8
8000bbfa:	f0 0a 16 01 	lsr	r10,r8,0x1
8000bbfe:	e2 1b 00 02 	andl	r11,0x2,COH
8000bc02:	a3 88       	lsr	r8,0x2
8000bc04:	58 0b       	cp.w	r11,0
8000bc06:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000bc0a:	f9 bc 01 01 	movne	r12,1
8000bc0e:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000bc12:	f9 bc 00 02 	moveq	r12,2
8000bc16:	5e fc       	retal	r12
8000bc18:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000bc1c:	f0 0b 16 10 	lsr	r11,r8,0x10
8000bc20:	58 0a       	cp.w	r10,0
8000bc22:	f6 08 17 00 	moveq	r8,r11
8000bc26:	f9 bc 00 10 	moveq	r12,16
8000bc2a:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000bc2e:	f0 0a 16 08 	lsr	r10,r8,0x8
8000bc32:	58 0b       	cp.w	r11,0
8000bc34:	f7 bc 00 f8 	subeq	r12,-8
8000bc38:	f4 08 17 00 	moveq	r8,r10
8000bc3c:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000bc40:	f0 0a 16 04 	lsr	r10,r8,0x4
8000bc44:	58 0b       	cp.w	r11,0
8000bc46:	f7 bc 00 fc 	subeq	r12,-4
8000bc4a:	f4 08 17 00 	moveq	r8,r10
8000bc4e:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000bc52:	f0 0a 16 02 	lsr	r10,r8,0x2
8000bc56:	58 0b       	cp.w	r11,0
8000bc58:	f7 bc 00 fe 	subeq	r12,-2
8000bc5c:	f4 08 17 00 	moveq	r8,r10
8000bc60:	ed b8 00 00 	bld	r8,0x0
8000bc64:	c0 60       	breq	8000bc70 <__lo0bits+0x8a>
8000bc66:	a1 98       	lsr	r8,0x1
8000bc68:	c0 31       	brne	8000bc6e <__lo0bits+0x88>
8000bc6a:	32 0c       	mov	r12,32
8000bc6c:	5e fc       	retal	r12
8000bc6e:	2f fc       	sub	r12,-1
8000bc70:	93 08       	st.w	r9[0x0],r8
8000bc72:	5e fc       	retal	r12

8000bc74 <__mcmp>:
8000bc74:	d4 01       	pushm	lr
8000bc76:	18 98       	mov	r8,r12
8000bc78:	76 49       	ld.w	r9,r11[0x10]
8000bc7a:	78 4c       	ld.w	r12,r12[0x10]
8000bc7c:	12 1c       	sub	r12,r9
8000bc7e:	c1 31       	brne	8000bca4 <__mcmp+0x30>
8000bc80:	2f b9       	sub	r9,-5
8000bc82:	a3 69       	lsl	r9,0x2
8000bc84:	12 0b       	add	r11,r9
8000bc86:	f0 09 00 09 	add	r9,r8,r9
8000bc8a:	2e c8       	sub	r8,-20
8000bc8c:	13 4e       	ld.w	lr,--r9
8000bc8e:	17 4a       	ld.w	r10,--r11
8000bc90:	14 3e       	cp.w	lr,r10
8000bc92:	c0 60       	breq	8000bc9e <__mcmp+0x2a>
8000bc94:	f9 bc 03 ff 	movlo	r12,-1
8000bc98:	f9 bc 02 01 	movhs	r12,1
8000bc9c:	d8 02       	popm	pc
8000bc9e:	10 39       	cp.w	r9,r8
8000bca0:	fe 9b ff f6 	brhi	8000bc8c <__mcmp+0x18>
8000bca4:	d8 02       	popm	pc
8000bca6:	d7 03       	nop

8000bca8 <_Bfree>:
8000bca8:	d4 21       	pushm	r4-r7,lr
8000bcaa:	18 97       	mov	r7,r12
8000bcac:	16 95       	mov	r5,r11
8000bcae:	78 96       	ld.w	r6,r12[0x24]
8000bcb0:	58 06       	cp.w	r6,0
8000bcb2:	c0 91       	brne	8000bcc4 <_Bfree+0x1c>
8000bcb4:	31 0c       	mov	r12,16
8000bcb6:	fe b0 df b3 	rcall	80007c1c <malloc>
8000bcba:	99 36       	st.w	r12[0xc],r6
8000bcbc:	8f 9c       	st.w	r7[0x24],r12
8000bcbe:	99 16       	st.w	r12[0x4],r6
8000bcc0:	99 26       	st.w	r12[0x8],r6
8000bcc2:	99 06       	st.w	r12[0x0],r6
8000bcc4:	58 05       	cp.w	r5,0
8000bcc6:	c0 90       	breq	8000bcd8 <_Bfree+0x30>
8000bcc8:	6a 19       	ld.w	r9,r5[0x4]
8000bcca:	6e 98       	ld.w	r8,r7[0x24]
8000bccc:	70 38       	ld.w	r8,r8[0xc]
8000bcce:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000bcd2:	8b 0a       	st.w	r5[0x0],r10
8000bcd4:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000bcd8:	d8 22       	popm	r4-r7,pc
8000bcda:	d7 03       	nop

8000bcdc <_Balloc>:
8000bcdc:	d4 21       	pushm	r4-r7,lr
8000bcde:	18 97       	mov	r7,r12
8000bce0:	16 96       	mov	r6,r11
8000bce2:	78 95       	ld.w	r5,r12[0x24]
8000bce4:	58 05       	cp.w	r5,0
8000bce6:	c0 91       	brne	8000bcf8 <_Balloc+0x1c>
8000bce8:	31 0c       	mov	r12,16
8000bcea:	fe b0 df 99 	rcall	80007c1c <malloc>
8000bcee:	99 35       	st.w	r12[0xc],r5
8000bcf0:	8f 9c       	st.w	r7[0x24],r12
8000bcf2:	99 15       	st.w	r12[0x4],r5
8000bcf4:	99 25       	st.w	r12[0x8],r5
8000bcf6:	99 05       	st.w	r12[0x0],r5
8000bcf8:	6e 95       	ld.w	r5,r7[0x24]
8000bcfa:	6a 38       	ld.w	r8,r5[0xc]
8000bcfc:	58 08       	cp.w	r8,0
8000bcfe:	c0 b1       	brne	8000bd14 <_Balloc+0x38>
8000bd00:	31 0a       	mov	r10,16
8000bd02:	30 4b       	mov	r11,4
8000bd04:	0e 9c       	mov	r12,r7
8000bd06:	e0 a0 04 07 	rcall	8000c514 <_calloc_r>
8000bd0a:	8b 3c       	st.w	r5[0xc],r12
8000bd0c:	6e 98       	ld.w	r8,r7[0x24]
8000bd0e:	70 3c       	ld.w	r12,r8[0xc]
8000bd10:	58 0c       	cp.w	r12,0
8000bd12:	c1 b0       	breq	8000bd48 <_Balloc+0x6c>
8000bd14:	6e 98       	ld.w	r8,r7[0x24]
8000bd16:	70 38       	ld.w	r8,r8[0xc]
8000bd18:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000bd1c:	70 0c       	ld.w	r12,r8[0x0]
8000bd1e:	58 0c       	cp.w	r12,0
8000bd20:	c0 40       	breq	8000bd28 <_Balloc+0x4c>
8000bd22:	78 09       	ld.w	r9,r12[0x0]
8000bd24:	91 09       	st.w	r8[0x0],r9
8000bd26:	c0 e8       	rjmp	8000bd42 <_Balloc+0x66>
8000bd28:	0e 9c       	mov	r12,r7
8000bd2a:	30 17       	mov	r7,1
8000bd2c:	0e 9b       	mov	r11,r7
8000bd2e:	ee 06 09 47 	lsl	r7,r7,r6
8000bd32:	ee ca ff fb 	sub	r10,r7,-5
8000bd36:	a3 6a       	lsl	r10,0x2
8000bd38:	e0 a0 03 ee 	rcall	8000c514 <_calloc_r>
8000bd3c:	c0 60       	breq	8000bd48 <_Balloc+0x6c>
8000bd3e:	99 16       	st.w	r12[0x4],r6
8000bd40:	99 27       	st.w	r12[0x8],r7
8000bd42:	30 08       	mov	r8,0
8000bd44:	99 38       	st.w	r12[0xc],r8
8000bd46:	99 48       	st.w	r12[0x10],r8
8000bd48:	d8 22       	popm	r4-r7,pc
8000bd4a:	d7 03       	nop

8000bd4c <__d2b>:
8000bd4c:	d4 31       	pushm	r0-r7,lr
8000bd4e:	20 2d       	sub	sp,8
8000bd50:	16 93       	mov	r3,r11
8000bd52:	12 96       	mov	r6,r9
8000bd54:	10 95       	mov	r5,r8
8000bd56:	14 92       	mov	r2,r10
8000bd58:	30 1b       	mov	r11,1
8000bd5a:	cc 1f       	rcall	8000bcdc <_Balloc>
8000bd5c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000bd60:	50 09       	stdsp	sp[0x0],r9
8000bd62:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000bd66:	b5 a9       	sbr	r9,0x14
8000bd68:	f0 01 16 14 	lsr	r1,r8,0x14
8000bd6c:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000bd70:	18 94       	mov	r4,r12
8000bd72:	58 02       	cp.w	r2,0
8000bd74:	c1 d0       	breq	8000bdae <__d2b+0x62>
8000bd76:	fa cc ff f8 	sub	r12,sp,-8
8000bd7a:	18 d2       	st.w	--r12,r2
8000bd7c:	c3 5f       	rcall	8000bbe6 <__lo0bits>
8000bd7e:	40 18       	lddsp	r8,sp[0x4]
8000bd80:	c0 d0       	breq	8000bd9a <__d2b+0x4e>
8000bd82:	40 09       	lddsp	r9,sp[0x0]
8000bd84:	f8 0a 11 20 	rsub	r10,r12,32
8000bd88:	f2 0a 09 4a 	lsl	r10,r9,r10
8000bd8c:	f5 e8 10 08 	or	r8,r10,r8
8000bd90:	89 58       	st.w	r4[0x14],r8
8000bd92:	f2 0c 0a 49 	lsr	r9,r9,r12
8000bd96:	50 09       	stdsp	sp[0x0],r9
8000bd98:	c0 28       	rjmp	8000bd9c <__d2b+0x50>
8000bd9a:	89 58       	st.w	r4[0x14],r8
8000bd9c:	40 08       	lddsp	r8,sp[0x0]
8000bd9e:	58 08       	cp.w	r8,0
8000bda0:	f9 b3 01 02 	movne	r3,2
8000bda4:	f9 b3 00 01 	moveq	r3,1
8000bda8:	89 68       	st.w	r4[0x18],r8
8000bdaa:	89 43       	st.w	r4[0x10],r3
8000bdac:	c0 88       	rjmp	8000bdbc <__d2b+0x70>
8000bdae:	1a 9c       	mov	r12,sp
8000bdb0:	c1 bf       	rcall	8000bbe6 <__lo0bits>
8000bdb2:	30 13       	mov	r3,1
8000bdb4:	40 08       	lddsp	r8,sp[0x0]
8000bdb6:	2e 0c       	sub	r12,-32
8000bdb8:	89 43       	st.w	r4[0x10],r3
8000bdba:	89 58       	st.w	r4[0x14],r8
8000bdbc:	58 01       	cp.w	r1,0
8000bdbe:	c0 90       	breq	8000bdd0 <__d2b+0x84>
8000bdc0:	e2 c1 04 33 	sub	r1,r1,1075
8000bdc4:	18 01       	add	r1,r12
8000bdc6:	8d 01       	st.w	r6[0x0],r1
8000bdc8:	f8 0c 11 35 	rsub	r12,r12,53
8000bdcc:	8b 0c       	st.w	r5[0x0],r12
8000bdce:	c0 c8       	rjmp	8000bde6 <__d2b+0x9a>
8000bdd0:	e6 c8 ff fc 	sub	r8,r3,-4
8000bdd4:	f8 cc 04 32 	sub	r12,r12,1074
8000bdd8:	a5 73       	lsl	r3,0x5
8000bdda:	8d 0c       	st.w	r6[0x0],r12
8000bddc:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000bde0:	cd 3e       	rcall	8000bb86 <__hi0bits>
8000bde2:	18 13       	sub	r3,r12
8000bde4:	8b 03       	st.w	r5[0x0],r3
8000bde6:	08 9c       	mov	r12,r4
8000bde8:	2f ed       	sub	sp,-8
8000bdea:	d8 32       	popm	r0-r7,pc

8000bdec <__mdiff>:
8000bdec:	d4 31       	pushm	r0-r7,lr
8000bdee:	74 48       	ld.w	r8,r10[0x10]
8000bdf0:	76 45       	ld.w	r5,r11[0x10]
8000bdf2:	16 97       	mov	r7,r11
8000bdf4:	14 96       	mov	r6,r10
8000bdf6:	10 15       	sub	r5,r8
8000bdf8:	c1 31       	brne	8000be1e <__mdiff+0x32>
8000bdfa:	2f b8       	sub	r8,-5
8000bdfc:	ee ce ff ec 	sub	lr,r7,-20
8000be00:	a3 68       	lsl	r8,0x2
8000be02:	f4 08 00 0b 	add	r11,r10,r8
8000be06:	ee 08 00 08 	add	r8,r7,r8
8000be0a:	11 4a       	ld.w	r10,--r8
8000be0c:	17 49       	ld.w	r9,--r11
8000be0e:	12 3a       	cp.w	r10,r9
8000be10:	c0 30       	breq	8000be16 <__mdiff+0x2a>
8000be12:	c0 e2       	brcc	8000be2e <__mdiff+0x42>
8000be14:	c0 78       	rjmp	8000be22 <__mdiff+0x36>
8000be16:	1c 38       	cp.w	r8,lr
8000be18:	fe 9b ff f9 	brhi	8000be0a <__mdiff+0x1e>
8000be1c:	c4 98       	rjmp	8000beae <__mdiff+0xc2>
8000be1e:	58 05       	cp.w	r5,0
8000be20:	c0 64       	brge	8000be2c <__mdiff+0x40>
8000be22:	0e 98       	mov	r8,r7
8000be24:	30 15       	mov	r5,1
8000be26:	0c 97       	mov	r7,r6
8000be28:	10 96       	mov	r6,r8
8000be2a:	c0 28       	rjmp	8000be2e <__mdiff+0x42>
8000be2c:	30 05       	mov	r5,0
8000be2e:	6e 1b       	ld.w	r11,r7[0x4]
8000be30:	c5 6f       	rcall	8000bcdc <_Balloc>
8000be32:	6e 49       	ld.w	r9,r7[0x10]
8000be34:	6c 44       	ld.w	r4,r6[0x10]
8000be36:	99 35       	st.w	r12[0xc],r5
8000be38:	2f b4       	sub	r4,-5
8000be3a:	f2 c5 ff fb 	sub	r5,r9,-5
8000be3e:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000be42:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000be46:	2e c6       	sub	r6,-20
8000be48:	2e c7       	sub	r7,-20
8000be4a:	f8 c8 ff ec 	sub	r8,r12,-20
8000be4e:	30 0a       	mov	r10,0
8000be50:	0f 0e       	ld.w	lr,r7++
8000be52:	0d 0b       	ld.w	r11,r6++
8000be54:	fc 02 16 10 	lsr	r2,lr,0x10
8000be58:	f6 03 16 10 	lsr	r3,r11,0x10
8000be5c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000be60:	e4 03 01 03 	sub	r3,r2,r3
8000be64:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000be68:	fc 0b 01 0b 	sub	r11,lr,r11
8000be6c:	f6 0a 00 0a 	add	r10,r11,r10
8000be70:	b0 1a       	st.h	r8[0x2],r10
8000be72:	b1 4a       	asr	r10,0x10
8000be74:	e6 0a 00 0a 	add	r10,r3,r10
8000be78:	b0 0a       	st.h	r8[0x0],r10
8000be7a:	2f c8       	sub	r8,-4
8000be7c:	b1 4a       	asr	r10,0x10
8000be7e:	08 36       	cp.w	r6,r4
8000be80:	ce 83       	brcs	8000be50 <__mdiff+0x64>
8000be82:	c0 d8       	rjmp	8000be9c <__mdiff+0xb0>
8000be84:	0f 0b       	ld.w	r11,r7++
8000be86:	f6 0e 16 10 	lsr	lr,r11,0x10
8000be8a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000be8e:	16 0a       	add	r10,r11
8000be90:	b0 1a       	st.h	r8[0x2],r10
8000be92:	b1 4a       	asr	r10,0x10
8000be94:	1c 0a       	add	r10,lr
8000be96:	b0 0a       	st.h	r8[0x0],r10
8000be98:	2f c8       	sub	r8,-4
8000be9a:	b1 4a       	asr	r10,0x10
8000be9c:	0a 37       	cp.w	r7,r5
8000be9e:	cf 33       	brcs	8000be84 <__mdiff+0x98>
8000bea0:	c0 28       	rjmp	8000bea4 <__mdiff+0xb8>
8000bea2:	20 19       	sub	r9,1
8000bea4:	11 4a       	ld.w	r10,--r8
8000bea6:	58 0a       	cp.w	r10,0
8000bea8:	cf d0       	breq	8000bea2 <__mdiff+0xb6>
8000beaa:	99 49       	st.w	r12[0x10],r9
8000beac:	d8 32       	popm	r0-r7,pc
8000beae:	30 0b       	mov	r11,0
8000beb0:	c1 6f       	rcall	8000bcdc <_Balloc>
8000beb2:	30 18       	mov	r8,1
8000beb4:	99 48       	st.w	r12[0x10],r8
8000beb6:	30 08       	mov	r8,0
8000beb8:	99 58       	st.w	r12[0x14],r8
8000beba:	d8 32       	popm	r0-r7,pc

8000bebc <__lshift>:
8000bebc:	d4 31       	pushm	r0-r7,lr
8000bebe:	16 97       	mov	r7,r11
8000bec0:	76 46       	ld.w	r6,r11[0x10]
8000bec2:	f4 02 14 05 	asr	r2,r10,0x5
8000bec6:	2f f6       	sub	r6,-1
8000bec8:	14 93       	mov	r3,r10
8000beca:	18 94       	mov	r4,r12
8000becc:	04 06       	add	r6,r2
8000bece:	76 1b       	ld.w	r11,r11[0x4]
8000bed0:	6e 28       	ld.w	r8,r7[0x8]
8000bed2:	c0 38       	rjmp	8000bed8 <__lshift+0x1c>
8000bed4:	2f fb       	sub	r11,-1
8000bed6:	a1 78       	lsl	r8,0x1
8000bed8:	10 36       	cp.w	r6,r8
8000beda:	fe 99 ff fd 	brgt	8000bed4 <__lshift+0x18>
8000bede:	08 9c       	mov	r12,r4
8000bee0:	cf ee       	rcall	8000bcdc <_Balloc>
8000bee2:	30 09       	mov	r9,0
8000bee4:	18 95       	mov	r5,r12
8000bee6:	f8 c8 ff ec 	sub	r8,r12,-20
8000beea:	12 9a       	mov	r10,r9
8000beec:	c0 38       	rjmp	8000bef2 <__lshift+0x36>
8000beee:	10 aa       	st.w	r8++,r10
8000bef0:	2f f9       	sub	r9,-1
8000bef2:	04 39       	cp.w	r9,r2
8000bef4:	cf d5       	brlt	8000beee <__lshift+0x32>
8000bef6:	6e 4b       	ld.w	r11,r7[0x10]
8000bef8:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000befc:	2f bb       	sub	r11,-5
8000befe:	ee c9 ff ec 	sub	r9,r7,-20
8000bf02:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000bf06:	58 03       	cp.w	r3,0
8000bf08:	c1 30       	breq	8000bf2e <__lshift+0x72>
8000bf0a:	e6 0c 11 20 	rsub	r12,r3,32
8000bf0e:	30 0a       	mov	r10,0
8000bf10:	72 02       	ld.w	r2,r9[0x0]
8000bf12:	e4 03 09 42 	lsl	r2,r2,r3
8000bf16:	04 4a       	or	r10,r2
8000bf18:	10 aa       	st.w	r8++,r10
8000bf1a:	13 0a       	ld.w	r10,r9++
8000bf1c:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000bf20:	16 39       	cp.w	r9,r11
8000bf22:	cf 73       	brcs	8000bf10 <__lshift+0x54>
8000bf24:	91 0a       	st.w	r8[0x0],r10
8000bf26:	58 0a       	cp.w	r10,0
8000bf28:	c0 70       	breq	8000bf36 <__lshift+0x7a>
8000bf2a:	2f f6       	sub	r6,-1
8000bf2c:	c0 58       	rjmp	8000bf36 <__lshift+0x7a>
8000bf2e:	13 0a       	ld.w	r10,r9++
8000bf30:	10 aa       	st.w	r8++,r10
8000bf32:	16 39       	cp.w	r9,r11
8000bf34:	cf d3       	brcs	8000bf2e <__lshift+0x72>
8000bf36:	08 9c       	mov	r12,r4
8000bf38:	20 16       	sub	r6,1
8000bf3a:	0e 9b       	mov	r11,r7
8000bf3c:	8b 46       	st.w	r5[0x10],r6
8000bf3e:	cb 5e       	rcall	8000bca8 <_Bfree>
8000bf40:	0a 9c       	mov	r12,r5
8000bf42:	d8 32       	popm	r0-r7,pc

8000bf44 <__multiply>:
8000bf44:	d4 31       	pushm	r0-r7,lr
8000bf46:	20 2d       	sub	sp,8
8000bf48:	76 49       	ld.w	r9,r11[0x10]
8000bf4a:	74 48       	ld.w	r8,r10[0x10]
8000bf4c:	16 96       	mov	r6,r11
8000bf4e:	14 95       	mov	r5,r10
8000bf50:	10 39       	cp.w	r9,r8
8000bf52:	ec 08 17 50 	movlt	r8,r6
8000bf56:	ea 06 17 50 	movlt	r6,r5
8000bf5a:	f0 05 17 50 	movlt	r5,r8
8000bf5e:	6c 28       	ld.w	r8,r6[0x8]
8000bf60:	76 43       	ld.w	r3,r11[0x10]
8000bf62:	74 42       	ld.w	r2,r10[0x10]
8000bf64:	76 1b       	ld.w	r11,r11[0x4]
8000bf66:	e4 03 00 07 	add	r7,r2,r3
8000bf6a:	10 37       	cp.w	r7,r8
8000bf6c:	f7 bb 09 ff 	subgt	r11,-1
8000bf70:	cb 6e       	rcall	8000bcdc <_Balloc>
8000bf72:	ee c4 ff fb 	sub	r4,r7,-5
8000bf76:	f8 c9 ff ec 	sub	r9,r12,-20
8000bf7a:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000bf7e:	30 0a       	mov	r10,0
8000bf80:	12 98       	mov	r8,r9
8000bf82:	c0 28       	rjmp	8000bf86 <__multiply+0x42>
8000bf84:	10 aa       	st.w	r8++,r10
8000bf86:	08 38       	cp.w	r8,r4
8000bf88:	cf e3       	brcs	8000bf84 <__multiply+0x40>
8000bf8a:	2f b3       	sub	r3,-5
8000bf8c:	2f b2       	sub	r2,-5
8000bf8e:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000bf92:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000bf96:	ec cb ff ec 	sub	r11,r6,-20
8000bf9a:	50 12       	stdsp	sp[0x4],r2
8000bf9c:	ea ca ff ec 	sub	r10,r5,-20
8000bfa0:	c4 48       	rjmp	8000c028 <__multiply+0xe4>
8000bfa2:	94 95       	ld.uh	r5,r10[0x2]
8000bfa4:	58 05       	cp.w	r5,0
8000bfa6:	c2 00       	breq	8000bfe6 <__multiply+0xa2>
8000bfa8:	12 98       	mov	r8,r9
8000bfaa:	16 96       	mov	r6,r11
8000bfac:	30 0e       	mov	lr,0
8000bfae:	50 09       	stdsp	sp[0x0],r9
8000bfb0:	0d 02       	ld.w	r2,r6++
8000bfb2:	e4 00 16 10 	lsr	r0,r2,0x10
8000bfb6:	70 01       	ld.w	r1,r8[0x0]
8000bfb8:	70 09       	ld.w	r9,r8[0x0]
8000bfba:	b1 81       	lsr	r1,0x10
8000bfbc:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000bfc0:	e0 05 03 41 	mac	r1,r0,r5
8000bfc4:	ab 32       	mul	r2,r5
8000bfc6:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000bfca:	00 02       	add	r2,r0
8000bfcc:	e4 0e 00 0e 	add	lr,r2,lr
8000bfd0:	b0 1e       	st.h	r8[0x2],lr
8000bfd2:	b1 8e       	lsr	lr,0x10
8000bfd4:	1c 01       	add	r1,lr
8000bfd6:	b0 01       	st.h	r8[0x0],r1
8000bfd8:	e2 0e 16 10 	lsr	lr,r1,0x10
8000bfdc:	2f c8       	sub	r8,-4
8000bfde:	06 36       	cp.w	r6,r3
8000bfe0:	ce 83       	brcs	8000bfb0 <__multiply+0x6c>
8000bfe2:	40 09       	lddsp	r9,sp[0x0]
8000bfe4:	91 0e       	st.w	r8[0x0],lr
8000bfe6:	94 86       	ld.uh	r6,r10[0x0]
8000bfe8:	58 06       	cp.w	r6,0
8000bfea:	c1 d0       	breq	8000c024 <__multiply+0xe0>
8000bfec:	72 02       	ld.w	r2,r9[0x0]
8000bfee:	12 98       	mov	r8,r9
8000bff0:	16 9e       	mov	lr,r11
8000bff2:	30 05       	mov	r5,0
8000bff4:	b0 12       	st.h	r8[0x2],r2
8000bff6:	1d 01       	ld.w	r1,lr++
8000bff8:	90 82       	ld.uh	r2,r8[0x0]
8000bffa:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000bffe:	ad 30       	mul	r0,r6
8000c000:	e0 02 00 02 	add	r2,r0,r2
8000c004:	e4 05 00 05 	add	r5,r2,r5
8000c008:	b0 05       	st.h	r8[0x0],r5
8000c00a:	b1 85       	lsr	r5,0x10
8000c00c:	b1 81       	lsr	r1,0x10
8000c00e:	2f c8       	sub	r8,-4
8000c010:	ad 31       	mul	r1,r6
8000c012:	90 92       	ld.uh	r2,r8[0x2]
8000c014:	e2 02 00 02 	add	r2,r1,r2
8000c018:	0a 02       	add	r2,r5
8000c01a:	e4 05 16 10 	lsr	r5,r2,0x10
8000c01e:	06 3e       	cp.w	lr,r3
8000c020:	ce a3       	brcs	8000bff4 <__multiply+0xb0>
8000c022:	91 02       	st.w	r8[0x0],r2
8000c024:	2f ca       	sub	r10,-4
8000c026:	2f c9       	sub	r9,-4
8000c028:	40 18       	lddsp	r8,sp[0x4]
8000c02a:	10 3a       	cp.w	r10,r8
8000c02c:	cb b3       	brcs	8000bfa2 <__multiply+0x5e>
8000c02e:	c0 28       	rjmp	8000c032 <__multiply+0xee>
8000c030:	20 17       	sub	r7,1
8000c032:	58 07       	cp.w	r7,0
8000c034:	e0 8a 00 05 	brle	8000c03e <__multiply+0xfa>
8000c038:	09 48       	ld.w	r8,--r4
8000c03a:	58 08       	cp.w	r8,0
8000c03c:	cf a0       	breq	8000c030 <__multiply+0xec>
8000c03e:	99 47       	st.w	r12[0x10],r7
8000c040:	2f ed       	sub	sp,-8
8000c042:	d8 32       	popm	r0-r7,pc

8000c044 <__i2b>:
8000c044:	d4 21       	pushm	r4-r7,lr
8000c046:	16 97       	mov	r7,r11
8000c048:	30 1b       	mov	r11,1
8000c04a:	c4 9e       	rcall	8000bcdc <_Balloc>
8000c04c:	30 19       	mov	r9,1
8000c04e:	99 57       	st.w	r12[0x14],r7
8000c050:	99 49       	st.w	r12[0x10],r9
8000c052:	d8 22       	popm	r4-r7,pc

8000c054 <__multadd>:
8000c054:	d4 31       	pushm	r0-r7,lr
8000c056:	30 08       	mov	r8,0
8000c058:	12 95       	mov	r5,r9
8000c05a:	16 97       	mov	r7,r11
8000c05c:	18 96       	mov	r6,r12
8000c05e:	76 44       	ld.w	r4,r11[0x10]
8000c060:	f6 c9 ff ec 	sub	r9,r11,-20
8000c064:	72 0b       	ld.w	r11,r9[0x0]
8000c066:	f6 0c 16 10 	lsr	r12,r11,0x10
8000c06a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000c06e:	f4 0c 02 4c 	mul	r12,r10,r12
8000c072:	f4 0b 03 45 	mac	r5,r10,r11
8000c076:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000c07a:	b1 85       	lsr	r5,0x10
8000c07c:	18 05       	add	r5,r12
8000c07e:	ea 0c 15 10 	lsl	r12,r5,0x10
8000c082:	f8 0b 00 0b 	add	r11,r12,r11
8000c086:	12 ab       	st.w	r9++,r11
8000c088:	2f f8       	sub	r8,-1
8000c08a:	b1 85       	lsr	r5,0x10
8000c08c:	08 38       	cp.w	r8,r4
8000c08e:	ce b5       	brlt	8000c064 <__multadd+0x10>
8000c090:	58 05       	cp.w	r5,0
8000c092:	c1 c0       	breq	8000c0ca <__multadd+0x76>
8000c094:	6e 28       	ld.w	r8,r7[0x8]
8000c096:	10 34       	cp.w	r4,r8
8000c098:	c1 35       	brlt	8000c0be <__multadd+0x6a>
8000c09a:	6e 1b       	ld.w	r11,r7[0x4]
8000c09c:	0c 9c       	mov	r12,r6
8000c09e:	2f fb       	sub	r11,-1
8000c0a0:	c1 ee       	rcall	8000bcdc <_Balloc>
8000c0a2:	6e 4a       	ld.w	r10,r7[0x10]
8000c0a4:	ee cb ff f4 	sub	r11,r7,-12
8000c0a8:	18 93       	mov	r3,r12
8000c0aa:	2f ea       	sub	r10,-2
8000c0ac:	2f 4c       	sub	r12,-12
8000c0ae:	a3 6a       	lsl	r10,0x2
8000c0b0:	fe b0 df d2 	rcall	80008054 <memcpy>
8000c0b4:	0e 9b       	mov	r11,r7
8000c0b6:	0c 9c       	mov	r12,r6
8000c0b8:	fe b0 fd f8 	rcall	8000bca8 <_Bfree>
8000c0bc:	06 97       	mov	r7,r3
8000c0be:	e8 c8 ff ff 	sub	r8,r4,-1
8000c0c2:	2f b4       	sub	r4,-5
8000c0c4:	8f 48       	st.w	r7[0x10],r8
8000c0c6:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000c0ca:	0e 9c       	mov	r12,r7
8000c0cc:	d8 32       	popm	r0-r7,pc
8000c0ce:	d7 03       	nop

8000c0d0 <__pow5mult>:
8000c0d0:	d4 31       	pushm	r0-r7,lr
8000c0d2:	14 96       	mov	r6,r10
8000c0d4:	18 97       	mov	r7,r12
8000c0d6:	16 94       	mov	r4,r11
8000c0d8:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000c0dc:	c0 90       	breq	8000c0ee <__pow5mult+0x1e>
8000c0de:	20 18       	sub	r8,1
8000c0e0:	fe c9 e2 4c 	sub	r9,pc,-7604
8000c0e4:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000c0e8:	30 09       	mov	r9,0
8000c0ea:	cb 5f       	rcall	8000c054 <__multadd>
8000c0ec:	18 94       	mov	r4,r12
8000c0ee:	a3 46       	asr	r6,0x2
8000c0f0:	c3 40       	breq	8000c158 <__pow5mult+0x88>
8000c0f2:	6e 95       	ld.w	r5,r7[0x24]
8000c0f4:	58 05       	cp.w	r5,0
8000c0f6:	c0 91       	brne	8000c108 <__pow5mult+0x38>
8000c0f8:	31 0c       	mov	r12,16
8000c0fa:	fe b0 dd 91 	rcall	80007c1c <malloc>
8000c0fe:	99 35       	st.w	r12[0xc],r5
8000c100:	8f 9c       	st.w	r7[0x24],r12
8000c102:	99 15       	st.w	r12[0x4],r5
8000c104:	99 25       	st.w	r12[0x8],r5
8000c106:	99 05       	st.w	r12[0x0],r5
8000c108:	6e 93       	ld.w	r3,r7[0x24]
8000c10a:	66 25       	ld.w	r5,r3[0x8]
8000c10c:	58 05       	cp.w	r5,0
8000c10e:	c0 c1       	brne	8000c126 <__pow5mult+0x56>
8000c110:	e0 6b 02 71 	mov	r11,625
8000c114:	0e 9c       	mov	r12,r7
8000c116:	c9 7f       	rcall	8000c044 <__i2b>
8000c118:	87 2c       	st.w	r3[0x8],r12
8000c11a:	30 08       	mov	r8,0
8000c11c:	18 95       	mov	r5,r12
8000c11e:	99 08       	st.w	r12[0x0],r8
8000c120:	c0 38       	rjmp	8000c126 <__pow5mult+0x56>
8000c122:	06 9c       	mov	r12,r3
8000c124:	18 95       	mov	r5,r12
8000c126:	ed b6 00 00 	bld	r6,0x0
8000c12a:	c0 b1       	brne	8000c140 <__pow5mult+0x70>
8000c12c:	08 9b       	mov	r11,r4
8000c12e:	0a 9a       	mov	r10,r5
8000c130:	0e 9c       	mov	r12,r7
8000c132:	c0 9f       	rcall	8000bf44 <__multiply>
8000c134:	08 9b       	mov	r11,r4
8000c136:	18 93       	mov	r3,r12
8000c138:	0e 9c       	mov	r12,r7
8000c13a:	06 94       	mov	r4,r3
8000c13c:	fe b0 fd b6 	rcall	8000bca8 <_Bfree>
8000c140:	a1 56       	asr	r6,0x1
8000c142:	c0 b0       	breq	8000c158 <__pow5mult+0x88>
8000c144:	6a 03       	ld.w	r3,r5[0x0]
8000c146:	58 03       	cp.w	r3,0
8000c148:	ce d1       	brne	8000c122 <__pow5mult+0x52>
8000c14a:	0a 9a       	mov	r10,r5
8000c14c:	0a 9b       	mov	r11,r5
8000c14e:	0e 9c       	mov	r12,r7
8000c150:	cf ae       	rcall	8000bf44 <__multiply>
8000c152:	8b 0c       	st.w	r5[0x0],r12
8000c154:	99 03       	st.w	r12[0x0],r3
8000c156:	ce 7b       	rjmp	8000c124 <__pow5mult+0x54>
8000c158:	08 9c       	mov	r12,r4
8000c15a:	d8 32       	popm	r0-r7,pc

8000c15c <_realloc_r>:
8000c15c:	d4 31       	pushm	r0-r7,lr
8000c15e:	20 1d       	sub	sp,4
8000c160:	16 94       	mov	r4,r11
8000c162:	18 92       	mov	r2,r12
8000c164:	14 9b       	mov	r11,r10
8000c166:	58 04       	cp.w	r4,0
8000c168:	c0 51       	brne	8000c172 <_realloc_r+0x16>
8000c16a:	fe b0 dd 61 	rcall	80007c2c <_malloc_r>
8000c16e:	18 95       	mov	r5,r12
8000c170:	c5 39       	rjmp	8000c416 <_realloc_r+0x2ba>
8000c172:	50 0a       	stdsp	sp[0x0],r10
8000c174:	fe b0 e0 14 	rcall	8000819c <__malloc_lock>
8000c178:	40 0b       	lddsp	r11,sp[0x0]
8000c17a:	f6 c8 ff f5 	sub	r8,r11,-11
8000c17e:	e8 c1 00 08 	sub	r1,r4,8
8000c182:	10 96       	mov	r6,r8
8000c184:	62 1c       	ld.w	r12,r1[0x4]
8000c186:	e0 16 ff f8 	andl	r6,0xfff8
8000c18a:	59 68       	cp.w	r8,22
8000c18c:	f9 b6 08 10 	movls	r6,16
8000c190:	16 36       	cp.w	r6,r11
8000c192:	5f 38       	srlo	r8
8000c194:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000c198:	c0 50       	breq	8000c1a2 <_realloc_r+0x46>
8000c19a:	30 c8       	mov	r8,12
8000c19c:	30 05       	mov	r5,0
8000c19e:	85 38       	st.w	r2[0xc],r8
8000c1a0:	c3 b9       	rjmp	8000c416 <_realloc_r+0x2ba>
8000c1a2:	18 90       	mov	r0,r12
8000c1a4:	e0 10 ff fc 	andl	r0,0xfffc
8000c1a8:	0c 30       	cp.w	r0,r6
8000c1aa:	e0 84 01 0b 	brge	8000c3c0 <_realloc_r+0x264>
8000c1ae:	e0 68 03 c4 	mov	r8,964
8000c1b2:	e2 00 00 09 	add	r9,r1,r0
8000c1b6:	70 25       	ld.w	r5,r8[0x8]
8000c1b8:	0a 39       	cp.w	r9,r5
8000c1ba:	c0 90       	breq	8000c1cc <_realloc_r+0x70>
8000c1bc:	72 1a       	ld.w	r10,r9[0x4]
8000c1be:	a1 ca       	cbr	r10,0x0
8000c1c0:	f2 0a 00 0a 	add	r10,r9,r10
8000c1c4:	74 1a       	ld.w	r10,r10[0x4]
8000c1c6:	ed ba 00 00 	bld	r10,0x0
8000c1ca:	c2 20       	breq	8000c20e <_realloc_r+0xb2>
8000c1cc:	72 1a       	ld.w	r10,r9[0x4]
8000c1ce:	e0 1a ff fc 	andl	r10,0xfffc
8000c1d2:	f4 00 00 03 	add	r3,r10,r0
8000c1d6:	0a 39       	cp.w	r9,r5
8000c1d8:	c1 31       	brne	8000c1fe <_realloc_r+0xa2>
8000c1da:	ec c7 ff f0 	sub	r7,r6,-16
8000c1de:	0e 33       	cp.w	r3,r7
8000c1e0:	c1 95       	brlt	8000c212 <_realloc_r+0xb6>
8000c1e2:	e2 06 00 09 	add	r9,r1,r6
8000c1e6:	0c 13       	sub	r3,r6
8000c1e8:	a1 a3       	sbr	r3,0x0
8000c1ea:	93 13       	st.w	r9[0x4],r3
8000c1ec:	91 29       	st.w	r8[0x8],r9
8000c1ee:	04 9c       	mov	r12,r2
8000c1f0:	62 18       	ld.w	r8,r1[0x4]
8000c1f2:	08 95       	mov	r5,r4
8000c1f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000c1f8:	10 46       	or	r6,r8
8000c1fa:	83 16       	st.w	r1[0x4],r6
8000c1fc:	c0 b9       	rjmp	8000c412 <_realloc_r+0x2b6>
8000c1fe:	0c 33       	cp.w	r3,r6
8000c200:	c0 95       	brlt	8000c212 <_realloc_r+0xb6>
8000c202:	72 28       	ld.w	r8,r9[0x8]
8000c204:	02 97       	mov	r7,r1
8000c206:	72 39       	ld.w	r9,r9[0xc]
8000c208:	93 28       	st.w	r9[0x8],r8
8000c20a:	91 39       	st.w	r8[0xc],r9
8000c20c:	cd c8       	rjmp	8000c3c4 <_realloc_r+0x268>
8000c20e:	30 0a       	mov	r10,0
8000c210:	14 99       	mov	r9,r10
8000c212:	ed bc 00 00 	bld	r12,0x0
8000c216:	e0 80 00 95 	breq	8000c340 <_realloc_r+0x1e4>
8000c21a:	62 07       	ld.w	r7,r1[0x0]
8000c21c:	e2 07 01 07 	sub	r7,r1,r7
8000c220:	6e 1c       	ld.w	r12,r7[0x4]
8000c222:	e0 1c ff fc 	andl	r12,0xfffc
8000c226:	58 09       	cp.w	r9,0
8000c228:	c5 60       	breq	8000c2d4 <_realloc_r+0x178>
8000c22a:	f8 00 00 03 	add	r3,r12,r0
8000c22e:	0a 39       	cp.w	r9,r5
8000c230:	c4 81       	brne	8000c2c0 <_realloc_r+0x164>
8000c232:	14 03       	add	r3,r10
8000c234:	ec c9 ff f0 	sub	r9,r6,-16
8000c238:	12 33       	cp.w	r3,r9
8000c23a:	c4 d5       	brlt	8000c2d4 <_realloc_r+0x178>
8000c23c:	6e 3a       	ld.w	r10,r7[0xc]
8000c23e:	6e 29       	ld.w	r9,r7[0x8]
8000c240:	95 29       	st.w	r10[0x8],r9
8000c242:	93 3a       	st.w	r9[0xc],r10
8000c244:	ee c5 ff f8 	sub	r5,r7,-8
8000c248:	e0 ca 00 04 	sub	r10,r0,4
8000c24c:	e0 4a 00 24 	cp.w	r10,36
8000c250:	e0 8b 00 25 	brhi	8000c29a <_realloc_r+0x13e>
8000c254:	0a 99       	mov	r9,r5
8000c256:	59 3a       	cp.w	r10,19
8000c258:	e0 88 00 1a 	brls	8000c28c <_realloc_r+0x130>
8000c25c:	09 09       	ld.w	r9,r4++
8000c25e:	8b 09       	st.w	r5[0x0],r9
8000c260:	09 09       	ld.w	r9,r4++
8000c262:	8f 39       	st.w	r7[0xc],r9
8000c264:	ee c9 ff f0 	sub	r9,r7,-16
8000c268:	59 ba       	cp.w	r10,27
8000c26a:	e0 88 00 11 	brls	8000c28c <_realloc_r+0x130>
8000c26e:	09 0b       	ld.w	r11,r4++
8000c270:	93 0b       	st.w	r9[0x0],r11
8000c272:	09 09       	ld.w	r9,r4++
8000c274:	8f 59       	st.w	r7[0x14],r9
8000c276:	ee c9 ff e8 	sub	r9,r7,-24
8000c27a:	e0 4a 00 24 	cp.w	r10,36
8000c27e:	c0 71       	brne	8000c28c <_realloc_r+0x130>
8000c280:	09 0a       	ld.w	r10,r4++
8000c282:	93 0a       	st.w	r9[0x0],r10
8000c284:	ee c9 ff e0 	sub	r9,r7,-32
8000c288:	09 0a       	ld.w	r10,r4++
8000c28a:	8f 7a       	st.w	r7[0x1c],r10
8000c28c:	09 0a       	ld.w	r10,r4++
8000c28e:	12 aa       	st.w	r9++,r10
8000c290:	68 0a       	ld.w	r10,r4[0x0]
8000c292:	93 0a       	st.w	r9[0x0],r10
8000c294:	68 1a       	ld.w	r10,r4[0x4]
8000c296:	93 1a       	st.w	r9[0x4],r10
8000c298:	c0 78       	rjmp	8000c2a6 <_realloc_r+0x14a>
8000c29a:	50 08       	stdsp	sp[0x0],r8
8000c29c:	08 9b       	mov	r11,r4
8000c29e:	0a 9c       	mov	r12,r5
8000c2a0:	fe b0 fc 4d 	rcall	8000bb3a <memmove>
8000c2a4:	40 08       	lddsp	r8,sp[0x0]
8000c2a6:	ee 06 00 09 	add	r9,r7,r6
8000c2aa:	0c 13       	sub	r3,r6
8000c2ac:	a1 a3       	sbr	r3,0x0
8000c2ae:	93 13       	st.w	r9[0x4],r3
8000c2b0:	91 29       	st.w	r8[0x8],r9
8000c2b2:	04 9c       	mov	r12,r2
8000c2b4:	6e 18       	ld.w	r8,r7[0x4]
8000c2b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000c2ba:	10 46       	or	r6,r8
8000c2bc:	8f 16       	st.w	r7[0x4],r6
8000c2be:	ca a8       	rjmp	8000c412 <_realloc_r+0x2b6>
8000c2c0:	14 03       	add	r3,r10
8000c2c2:	0c 33       	cp.w	r3,r6
8000c2c4:	c0 85       	brlt	8000c2d4 <_realloc_r+0x178>
8000c2c6:	72 28       	ld.w	r8,r9[0x8]
8000c2c8:	72 39       	ld.w	r9,r9[0xc]
8000c2ca:	93 28       	st.w	r9[0x8],r8
8000c2cc:	91 39       	st.w	r8[0xc],r9
8000c2ce:	6e 28       	ld.w	r8,r7[0x8]
8000c2d0:	6e 39       	ld.w	r9,r7[0xc]
8000c2d2:	c0 78       	rjmp	8000c2e0 <_realloc_r+0x184>
8000c2d4:	f8 00 00 03 	add	r3,r12,r0
8000c2d8:	0c 33       	cp.w	r3,r6
8000c2da:	c3 35       	brlt	8000c340 <_realloc_r+0x1e4>
8000c2dc:	6e 39       	ld.w	r9,r7[0xc]
8000c2de:	6e 28       	ld.w	r8,r7[0x8]
8000c2e0:	93 28       	st.w	r9[0x8],r8
8000c2e2:	91 39       	st.w	r8[0xc],r9
8000c2e4:	e0 ca 00 04 	sub	r10,r0,4
8000c2e8:	ee cc ff f8 	sub	r12,r7,-8
8000c2ec:	e0 4a 00 24 	cp.w	r10,36
8000c2f0:	e0 8b 00 24 	brhi	8000c338 <_realloc_r+0x1dc>
8000c2f4:	59 3a       	cp.w	r10,19
8000c2f6:	e0 88 00 1a 	brls	8000c32a <_realloc_r+0x1ce>
8000c2fa:	09 08       	ld.w	r8,r4++
8000c2fc:	99 08       	st.w	r12[0x0],r8
8000c2fe:	09 08       	ld.w	r8,r4++
8000c300:	8f 38       	st.w	r7[0xc],r8
8000c302:	ee cc ff f0 	sub	r12,r7,-16
8000c306:	59 ba       	cp.w	r10,27
8000c308:	e0 88 00 11 	brls	8000c32a <_realloc_r+0x1ce>
8000c30c:	09 08       	ld.w	r8,r4++
8000c30e:	99 08       	st.w	r12[0x0],r8
8000c310:	09 08       	ld.w	r8,r4++
8000c312:	8f 58       	st.w	r7[0x14],r8
8000c314:	ee cc ff e8 	sub	r12,r7,-24
8000c318:	e0 4a 00 24 	cp.w	r10,36
8000c31c:	c0 71       	brne	8000c32a <_realloc_r+0x1ce>
8000c31e:	09 08       	ld.w	r8,r4++
8000c320:	99 08       	st.w	r12[0x0],r8
8000c322:	ee cc ff e0 	sub	r12,r7,-32
8000c326:	09 08       	ld.w	r8,r4++
8000c328:	8f 78       	st.w	r7[0x1c],r8
8000c32a:	09 08       	ld.w	r8,r4++
8000c32c:	18 a8       	st.w	r12++,r8
8000c32e:	68 08       	ld.w	r8,r4[0x0]
8000c330:	99 08       	st.w	r12[0x0],r8
8000c332:	68 18       	ld.w	r8,r4[0x4]
8000c334:	99 18       	st.w	r12[0x4],r8
8000c336:	c4 78       	rjmp	8000c3c4 <_realloc_r+0x268>
8000c338:	08 9b       	mov	r11,r4
8000c33a:	fe b0 fc 00 	rcall	8000bb3a <memmove>
8000c33e:	c4 38       	rjmp	8000c3c4 <_realloc_r+0x268>
8000c340:	04 9c       	mov	r12,r2
8000c342:	fe b0 dc 75 	rcall	80007c2c <_malloc_r>
8000c346:	18 95       	mov	r5,r12
8000c348:	c3 a0       	breq	8000c3bc <_realloc_r+0x260>
8000c34a:	62 18       	ld.w	r8,r1[0x4]
8000c34c:	f8 c9 00 08 	sub	r9,r12,8
8000c350:	a1 c8       	cbr	r8,0x0
8000c352:	e2 08 00 08 	add	r8,r1,r8
8000c356:	10 39       	cp.w	r9,r8
8000c358:	c0 71       	brne	8000c366 <_realloc_r+0x20a>
8000c35a:	72 13       	ld.w	r3,r9[0x4]
8000c35c:	02 97       	mov	r7,r1
8000c35e:	e0 13 ff fc 	andl	r3,0xfffc
8000c362:	00 03       	add	r3,r0
8000c364:	c3 08       	rjmp	8000c3c4 <_realloc_r+0x268>
8000c366:	e0 ca 00 04 	sub	r10,r0,4
8000c36a:	e0 4a 00 24 	cp.w	r10,36
8000c36e:	e0 8b 00 20 	brhi	8000c3ae <_realloc_r+0x252>
8000c372:	08 99       	mov	r9,r4
8000c374:	18 98       	mov	r8,r12
8000c376:	59 3a       	cp.w	r10,19
8000c378:	e0 88 00 14 	brls	8000c3a0 <_realloc_r+0x244>
8000c37c:	13 0b       	ld.w	r11,r9++
8000c37e:	10 ab       	st.w	r8++,r11
8000c380:	13 0b       	ld.w	r11,r9++
8000c382:	10 ab       	st.w	r8++,r11
8000c384:	59 ba       	cp.w	r10,27
8000c386:	e0 88 00 0d 	brls	8000c3a0 <_realloc_r+0x244>
8000c38a:	13 0b       	ld.w	r11,r9++
8000c38c:	10 ab       	st.w	r8++,r11
8000c38e:	13 0b       	ld.w	r11,r9++
8000c390:	10 ab       	st.w	r8++,r11
8000c392:	e0 4a 00 24 	cp.w	r10,36
8000c396:	c0 51       	brne	8000c3a0 <_realloc_r+0x244>
8000c398:	13 0a       	ld.w	r10,r9++
8000c39a:	10 aa       	st.w	r8++,r10
8000c39c:	13 0a       	ld.w	r10,r9++
8000c39e:	10 aa       	st.w	r8++,r10
8000c3a0:	13 0a       	ld.w	r10,r9++
8000c3a2:	10 aa       	st.w	r8++,r10
8000c3a4:	72 0a       	ld.w	r10,r9[0x0]
8000c3a6:	91 0a       	st.w	r8[0x0],r10
8000c3a8:	72 19       	ld.w	r9,r9[0x4]
8000c3aa:	91 19       	st.w	r8[0x4],r9
8000c3ac:	c0 48       	rjmp	8000c3b4 <_realloc_r+0x258>
8000c3ae:	08 9b       	mov	r11,r4
8000c3b0:	fe b0 fb c5 	rcall	8000bb3a <memmove>
8000c3b4:	08 9b       	mov	r11,r4
8000c3b6:	04 9c       	mov	r12,r2
8000c3b8:	fe b0 df f0 	rcall	80008398 <_free_r>
8000c3bc:	04 9c       	mov	r12,r2
8000c3be:	c2 a8       	rjmp	8000c412 <_realloc_r+0x2b6>
8000c3c0:	00 93       	mov	r3,r0
8000c3c2:	02 97       	mov	r7,r1
8000c3c4:	e6 06 01 09 	sub	r9,r3,r6
8000c3c8:	6e 18       	ld.w	r8,r7[0x4]
8000c3ca:	58 f9       	cp.w	r9,15
8000c3cc:	e0 88 00 16 	brls	8000c3f8 <_realloc_r+0x29c>
8000c3d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000c3d4:	ed e8 10 08 	or	r8,r6,r8
8000c3d8:	8f 18       	st.w	r7[0x4],r8
8000c3da:	12 98       	mov	r8,r9
8000c3dc:	a1 a8       	sbr	r8,0x0
8000c3de:	ee 06 00 0b 	add	r11,r7,r6
8000c3e2:	f6 09 00 09 	add	r9,r11,r9
8000c3e6:	97 18       	st.w	r11[0x4],r8
8000c3e8:	72 18       	ld.w	r8,r9[0x4]
8000c3ea:	a1 a8       	sbr	r8,0x0
8000c3ec:	2f 8b       	sub	r11,-8
8000c3ee:	93 18       	st.w	r9[0x4],r8
8000c3f0:	04 9c       	mov	r12,r2
8000c3f2:	fe b0 df d3 	rcall	80008398 <_free_r>
8000c3f6:	c0 b8       	rjmp	8000c40c <_realloc_r+0x2b0>
8000c3f8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000c3fc:	e7 e8 10 08 	or	r8,r3,r8
8000c400:	8f 18       	st.w	r7[0x4],r8
8000c402:	ee 03 00 03 	add	r3,r7,r3
8000c406:	66 18       	ld.w	r8,r3[0x4]
8000c408:	a1 a8       	sbr	r8,0x0
8000c40a:	87 18       	st.w	r3[0x4],r8
8000c40c:	04 9c       	mov	r12,r2
8000c40e:	ee c5 ff f8 	sub	r5,r7,-8
8000c412:	fe b0 de c6 	rcall	8000819e <__malloc_unlock>
8000c416:	0a 9c       	mov	r12,r5
8000c418:	2f fd       	sub	sp,-4
8000c41a:	d8 32       	popm	r0-r7,pc

8000c41c <__isinfd>:
8000c41c:	14 98       	mov	r8,r10
8000c41e:	fc 19 7f f0 	movh	r9,0x7ff0
8000c422:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000c426:	f0 0b 11 00 	rsub	r11,r8,0
8000c42a:	f7 e8 10 08 	or	r8,r11,r8
8000c42e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000c432:	f2 08 01 08 	sub	r8,r9,r8
8000c436:	f0 0c 11 00 	rsub	r12,r8,0
8000c43a:	f9 e8 10 08 	or	r8,r12,r8
8000c43e:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000c442:	2f fc       	sub	r12,-1
8000c444:	5e fc       	retal	r12

8000c446 <__isnand>:
8000c446:	14 98       	mov	r8,r10
8000c448:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000c44c:	f0 0c 11 00 	rsub	r12,r8,0
8000c450:	10 4c       	or	r12,r8
8000c452:	fc 18 7f f0 	movh	r8,0x7ff0
8000c456:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000c45a:	f0 0c 01 0c 	sub	r12,r8,r12
8000c45e:	bf 9c       	lsr	r12,0x1f
8000c460:	5e fc       	retal	r12
8000c462:	d7 03       	nop

8000c464 <__sclose>:
8000c464:	d4 01       	pushm	lr
8000c466:	96 7b       	ld.sh	r11,r11[0xe]
8000c468:	c8 2c       	rcall	8000c56c <_close_r>
8000c46a:	d8 02       	popm	pc

8000c46c <__sseek>:
8000c46c:	d4 21       	pushm	r4-r7,lr
8000c46e:	16 97       	mov	r7,r11
8000c470:	96 7b       	ld.sh	r11,r11[0xe]
8000c472:	c0 3d       	rcall	8000c678 <_lseek_r>
8000c474:	8e 68       	ld.sh	r8,r7[0xc]
8000c476:	10 99       	mov	r9,r8
8000c478:	ad c8       	cbr	r8,0xc
8000c47a:	ad a9       	sbr	r9,0xc
8000c47c:	5b fc       	cp.w	r12,-1
8000c47e:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000c482:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000c486:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000c48a:	d8 22       	popm	r4-r7,pc

8000c48c <__swrite>:
8000c48c:	d4 21       	pushm	r4-r7,lr
8000c48e:	96 68       	ld.sh	r8,r11[0xc]
8000c490:	16 97       	mov	r7,r11
8000c492:	14 95       	mov	r5,r10
8000c494:	12 94       	mov	r4,r9
8000c496:	e2 18 01 00 	andl	r8,0x100,COH
8000c49a:	18 96       	mov	r6,r12
8000c49c:	c0 50       	breq	8000c4a6 <__swrite+0x1a>
8000c49e:	30 29       	mov	r9,2
8000c4a0:	30 0a       	mov	r10,0
8000c4a2:	96 7b       	ld.sh	r11,r11[0xe]
8000c4a4:	ce ac       	rcall	8000c678 <_lseek_r>
8000c4a6:	8e 68       	ld.sh	r8,r7[0xc]
8000c4a8:	ad c8       	cbr	r8,0xc
8000c4aa:	08 99       	mov	r9,r4
8000c4ac:	0a 9a       	mov	r10,r5
8000c4ae:	8e 7b       	ld.sh	r11,r7[0xe]
8000c4b0:	0c 9c       	mov	r12,r6
8000c4b2:	ae 68       	st.h	r7[0xc],r8
8000c4b4:	c1 cc       	rcall	8000c4ec <_write_r>
8000c4b6:	d8 22       	popm	r4-r7,pc

8000c4b8 <__sread>:
8000c4b8:	d4 21       	pushm	r4-r7,lr
8000c4ba:	16 97       	mov	r7,r11
8000c4bc:	96 7b       	ld.sh	r11,r11[0xe]
8000c4be:	cf 1c       	rcall	8000c6a0 <_read_r>
8000c4c0:	c0 65       	brlt	8000c4cc <__sread+0x14>
8000c4c2:	6f 58       	ld.w	r8,r7[0x54]
8000c4c4:	18 08       	add	r8,r12
8000c4c6:	ef 48 00 54 	st.w	r7[84],r8
8000c4ca:	d8 22       	popm	r4-r7,pc
8000c4cc:	8e 68       	ld.sh	r8,r7[0xc]
8000c4ce:	ad c8       	cbr	r8,0xc
8000c4d0:	ae 68       	st.h	r7[0xc],r8
8000c4d2:	d8 22       	popm	r4-r7,pc

8000c4d4 <strlen>:
8000c4d4:	30 09       	mov	r9,0
8000c4d6:	18 98       	mov	r8,r12
8000c4d8:	c0 28       	rjmp	8000c4dc <strlen+0x8>
8000c4da:	2f f8       	sub	r8,-1
8000c4dc:	11 8a       	ld.ub	r10,r8[0x0]
8000c4de:	f2 0a 18 00 	cp.b	r10,r9
8000c4e2:	cf c1       	brne	8000c4da <strlen+0x6>
8000c4e4:	f0 0c 01 0c 	sub	r12,r8,r12
8000c4e8:	5e fc       	retal	r12
8000c4ea:	d7 03       	nop

8000c4ec <_write_r>:
8000c4ec:	d4 21       	pushm	r4-r7,lr
8000c4ee:	16 98       	mov	r8,r11
8000c4f0:	18 97       	mov	r7,r12
8000c4f2:	10 9c       	mov	r12,r8
8000c4f4:	30 08       	mov	r8,0
8000c4f6:	14 9b       	mov	r11,r10
8000c4f8:	e0 66 0c 6c 	mov	r6,3180
8000c4fc:	12 9a       	mov	r10,r9
8000c4fe:	8d 08       	st.w	r6[0x0],r8
8000c500:	fe b0 de 7e 	rcall	800081fc <_write>
8000c504:	5b fc       	cp.w	r12,-1
8000c506:	c0 51       	brne	8000c510 <_write_r+0x24>
8000c508:	6c 08       	ld.w	r8,r6[0x0]
8000c50a:	58 08       	cp.w	r8,0
8000c50c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c510:	d8 22       	popm	r4-r7,pc
8000c512:	d7 03       	nop

8000c514 <_calloc_r>:
8000c514:	d4 21       	pushm	r4-r7,lr
8000c516:	f4 0b 02 4b 	mul	r11,r10,r11
8000c51a:	fe b0 db 89 	rcall	80007c2c <_malloc_r>
8000c51e:	18 97       	mov	r7,r12
8000c520:	c2 30       	breq	8000c566 <_calloc_r+0x52>
8000c522:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000c526:	e0 1a ff fc 	andl	r10,0xfffc
8000c52a:	20 4a       	sub	r10,4
8000c52c:	e0 4a 00 24 	cp.w	r10,36
8000c530:	e0 8b 00 18 	brhi	8000c560 <_calloc_r+0x4c>
8000c534:	18 98       	mov	r8,r12
8000c536:	59 3a       	cp.w	r10,19
8000c538:	e0 88 00 0f 	brls	8000c556 <_calloc_r+0x42>
8000c53c:	30 09       	mov	r9,0
8000c53e:	10 a9       	st.w	r8++,r9
8000c540:	10 a9       	st.w	r8++,r9
8000c542:	59 ba       	cp.w	r10,27
8000c544:	e0 88 00 09 	brls	8000c556 <_calloc_r+0x42>
8000c548:	10 a9       	st.w	r8++,r9
8000c54a:	10 a9       	st.w	r8++,r9
8000c54c:	e0 4a 00 24 	cp.w	r10,36
8000c550:	c0 31       	brne	8000c556 <_calloc_r+0x42>
8000c552:	10 a9       	st.w	r8++,r9
8000c554:	10 a9       	st.w	r8++,r9
8000c556:	30 09       	mov	r9,0
8000c558:	10 a9       	st.w	r8++,r9
8000c55a:	91 19       	st.w	r8[0x4],r9
8000c55c:	91 09       	st.w	r8[0x0],r9
8000c55e:	c0 48       	rjmp	8000c566 <_calloc_r+0x52>
8000c560:	30 0b       	mov	r11,0
8000c562:	fe b0 fb 0b 	rcall	8000bb78 <memset>
8000c566:	0e 9c       	mov	r12,r7
8000c568:	d8 22       	popm	r4-r7,pc
8000c56a:	d7 03       	nop

8000c56c <_close_r>:
8000c56c:	d4 21       	pushm	r4-r7,lr
8000c56e:	30 08       	mov	r8,0
8000c570:	18 97       	mov	r7,r12
8000c572:	e0 66 0c 6c 	mov	r6,3180
8000c576:	16 9c       	mov	r12,r11
8000c578:	8d 08       	st.w	r6[0x0],r8
8000c57a:	fe b0 de 23 	rcall	800081c0 <_close>
8000c57e:	5b fc       	cp.w	r12,-1
8000c580:	c0 51       	brne	8000c58a <_close_r+0x1e>
8000c582:	6c 08       	ld.w	r8,r6[0x0]
8000c584:	58 08       	cp.w	r8,0
8000c586:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c58a:	d8 22       	popm	r4-r7,pc

8000c58c <_fclose_r>:
8000c58c:	d4 21       	pushm	r4-r7,lr
8000c58e:	18 96       	mov	r6,r12
8000c590:	16 97       	mov	r7,r11
8000c592:	58 0b       	cp.w	r11,0
8000c594:	c0 31       	brne	8000c59a <_fclose_r+0xe>
8000c596:	16 95       	mov	r5,r11
8000c598:	c5 38       	rjmp	8000c63e <_fclose_r+0xb2>
8000c59a:	fe b0 f8 55 	rcall	8000b644 <__sfp_lock_acquire>
8000c59e:	58 06       	cp.w	r6,0
8000c5a0:	c0 70       	breq	8000c5ae <_fclose_r+0x22>
8000c5a2:	6c 68       	ld.w	r8,r6[0x18]
8000c5a4:	58 08       	cp.w	r8,0
8000c5a6:	c0 41       	brne	8000c5ae <_fclose_r+0x22>
8000c5a8:	0c 9c       	mov	r12,r6
8000c5aa:	fe b0 f8 9f 	rcall	8000b6e8 <__sinit>
8000c5ae:	fe c8 e7 ba 	sub	r8,pc,-6214
8000c5b2:	10 37       	cp.w	r7,r8
8000c5b4:	c0 31       	brne	8000c5ba <_fclose_r+0x2e>
8000c5b6:	6c 07       	ld.w	r7,r6[0x0]
8000c5b8:	c0 c8       	rjmp	8000c5d0 <_fclose_r+0x44>
8000c5ba:	fe c8 e7 a6 	sub	r8,pc,-6234
8000c5be:	10 37       	cp.w	r7,r8
8000c5c0:	c0 31       	brne	8000c5c6 <_fclose_r+0x3a>
8000c5c2:	6c 17       	ld.w	r7,r6[0x4]
8000c5c4:	c0 68       	rjmp	8000c5d0 <_fclose_r+0x44>
8000c5c6:	fe c8 e7 92 	sub	r8,pc,-6254
8000c5ca:	10 37       	cp.w	r7,r8
8000c5cc:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000c5d0:	8e 69       	ld.sh	r9,r7[0xc]
8000c5d2:	30 08       	mov	r8,0
8000c5d4:	f0 09 19 00 	cp.h	r9,r8
8000c5d8:	c0 51       	brne	8000c5e2 <_fclose_r+0x56>
8000c5da:	fe b0 f8 36 	rcall	8000b646 <__sfp_lock_release>
8000c5de:	30 05       	mov	r5,0
8000c5e0:	c2 f8       	rjmp	8000c63e <_fclose_r+0xb2>
8000c5e2:	0e 9b       	mov	r11,r7
8000c5e4:	0c 9c       	mov	r12,r6
8000c5e6:	fe b0 f7 a9 	rcall	8000b538 <_fflush_r>
8000c5ea:	6e c8       	ld.w	r8,r7[0x30]
8000c5ec:	18 95       	mov	r5,r12
8000c5ee:	58 08       	cp.w	r8,0
8000c5f0:	c0 60       	breq	8000c5fc <_fclose_r+0x70>
8000c5f2:	6e 8b       	ld.w	r11,r7[0x20]
8000c5f4:	0c 9c       	mov	r12,r6
8000c5f6:	5d 18       	icall	r8
8000c5f8:	f9 b5 05 ff 	movlt	r5,-1
8000c5fc:	8e 68       	ld.sh	r8,r7[0xc]
8000c5fe:	ed b8 00 07 	bld	r8,0x7
8000c602:	c0 51       	brne	8000c60c <_fclose_r+0x80>
8000c604:	6e 4b       	ld.w	r11,r7[0x10]
8000c606:	0c 9c       	mov	r12,r6
8000c608:	fe b0 de c8 	rcall	80008398 <_free_r>
8000c60c:	6e db       	ld.w	r11,r7[0x34]
8000c60e:	58 0b       	cp.w	r11,0
8000c610:	c0 a0       	breq	8000c624 <_fclose_r+0x98>
8000c612:	ee c8 ff bc 	sub	r8,r7,-68
8000c616:	10 3b       	cp.w	r11,r8
8000c618:	c0 40       	breq	8000c620 <_fclose_r+0x94>
8000c61a:	0c 9c       	mov	r12,r6
8000c61c:	fe b0 de be 	rcall	80008398 <_free_r>
8000c620:	30 08       	mov	r8,0
8000c622:	8f d8       	st.w	r7[0x34],r8
8000c624:	6f 2b       	ld.w	r11,r7[0x48]
8000c626:	58 0b       	cp.w	r11,0
8000c628:	c0 70       	breq	8000c636 <_fclose_r+0xaa>
8000c62a:	0c 9c       	mov	r12,r6
8000c62c:	fe b0 de b6 	rcall	80008398 <_free_r>
8000c630:	30 08       	mov	r8,0
8000c632:	ef 48 00 48 	st.w	r7[72],r8
8000c636:	30 08       	mov	r8,0
8000c638:	ae 68       	st.h	r7[0xc],r8
8000c63a:	fe b0 f8 06 	rcall	8000b646 <__sfp_lock_release>
8000c63e:	0a 9c       	mov	r12,r5
8000c640:	d8 22       	popm	r4-r7,pc
8000c642:	d7 03       	nop

8000c644 <fclose>:
8000c644:	d4 01       	pushm	lr
8000c646:	e0 68 08 c4 	mov	r8,2244
8000c64a:	18 9b       	mov	r11,r12
8000c64c:	70 0c       	ld.w	r12,r8[0x0]
8000c64e:	c9 ff       	rcall	8000c58c <_fclose_r>
8000c650:	d8 02       	popm	pc
8000c652:	d7 03       	nop

8000c654 <_fstat_r>:
8000c654:	d4 21       	pushm	r4-r7,lr
8000c656:	16 98       	mov	r8,r11
8000c658:	18 97       	mov	r7,r12
8000c65a:	10 9c       	mov	r12,r8
8000c65c:	30 08       	mov	r8,0
8000c65e:	e0 66 0c 6c 	mov	r6,3180
8000c662:	14 9b       	mov	r11,r10
8000c664:	8d 08       	st.w	r6[0x0],r8
8000c666:	fe b0 dd e9 	rcall	80008238 <_fstat>
8000c66a:	5b fc       	cp.w	r12,-1
8000c66c:	c0 51       	brne	8000c676 <_fstat_r+0x22>
8000c66e:	6c 08       	ld.w	r8,r6[0x0]
8000c670:	58 08       	cp.w	r8,0
8000c672:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c676:	d8 22       	popm	r4-r7,pc

8000c678 <_lseek_r>:
8000c678:	d4 21       	pushm	r4-r7,lr
8000c67a:	16 98       	mov	r8,r11
8000c67c:	18 97       	mov	r7,r12
8000c67e:	10 9c       	mov	r12,r8
8000c680:	30 08       	mov	r8,0
8000c682:	14 9b       	mov	r11,r10
8000c684:	e0 66 0c 6c 	mov	r6,3180
8000c688:	12 9a       	mov	r10,r9
8000c68a:	8d 08       	st.w	r6[0x0],r8
8000c68c:	fe b0 dd a4 	rcall	800081d4 <_lseek>
8000c690:	5b fc       	cp.w	r12,-1
8000c692:	c0 51       	brne	8000c69c <_lseek_r+0x24>
8000c694:	6c 08       	ld.w	r8,r6[0x0]
8000c696:	58 08       	cp.w	r8,0
8000c698:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c69c:	d8 22       	popm	r4-r7,pc
8000c69e:	d7 03       	nop

8000c6a0 <_read_r>:
8000c6a0:	d4 21       	pushm	r4-r7,lr
8000c6a2:	16 98       	mov	r8,r11
8000c6a4:	18 97       	mov	r7,r12
8000c6a6:	10 9c       	mov	r12,r8
8000c6a8:	30 08       	mov	r8,0
8000c6aa:	14 9b       	mov	r11,r10
8000c6ac:	e0 66 0c 6c 	mov	r6,3180
8000c6b0:	12 9a       	mov	r10,r9
8000c6b2:	8d 08       	st.w	r6[0x0],r8
8000c6b4:	fe b0 dd 9a 	rcall	800081e8 <_read>
8000c6b8:	5b fc       	cp.w	r12,-1
8000c6ba:	c0 51       	brne	8000c6c4 <_read_r+0x24>
8000c6bc:	6c 08       	ld.w	r8,r6[0x0]
8000c6be:	58 08       	cp.w	r8,0
8000c6c0:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c6c4:	d8 22       	popm	r4-r7,pc
8000c6c6:	d7 03       	nop

8000c6c8 <__avr32_f64_mul>:
8000c6c8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000c6cc:	e0 80 00 dc 	breq	8000c884 <__avr32_f64_mul_op1_zero>
8000c6d0:	d4 21       	pushm	r4-r7,lr
8000c6d2:	f7 e9 20 0e 	eor	lr,r11,r9
8000c6d6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c6da:	30 15       	mov	r5,1
8000c6dc:	c4 30       	breq	8000c762 <__avr32_f64_mul_op1_subnormal>
8000c6de:	ab 6b       	lsl	r11,0xa
8000c6e0:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000c6e4:	ab 6a       	lsl	r10,0xa
8000c6e6:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000c6ea:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c6ee:	c5 c0       	breq	8000c7a6 <__avr32_f64_mul_op2_subnormal>
8000c6f0:	a1 78       	lsl	r8,0x1
8000c6f2:	5c f9       	rol	r9
8000c6f4:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000c6f8:	e0 47 07 ff 	cp.w	r7,2047
8000c6fc:	c7 70       	breq	8000c7ea <__avr32_f64_mul_op_nan_or_inf>
8000c6fe:	e0 46 07 ff 	cp.w	r6,2047
8000c702:	c7 40       	breq	8000c7ea <__avr32_f64_mul_op_nan_or_inf>
8000c704:	ee 06 00 0c 	add	r12,r7,r6
8000c708:	e0 2c 03 fe 	sub	r12,1022
8000c70c:	f6 08 06 44 	mulu.d	r4,r11,r8
8000c710:	f4 09 07 44 	macu.d	r4,r10,r9
8000c714:	f4 08 06 46 	mulu.d	r6,r10,r8
8000c718:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000c71c:	08 07       	add	r7,r4
8000c71e:	f4 05 00 4a 	adc	r10,r10,r5
8000c722:	5c 0b       	acr	r11
8000c724:	ed bb 00 14 	bld	r11,0x14
8000c728:	c0 50       	breq	8000c732 <__avr32_f64_mul+0x6a>
8000c72a:	a1 77       	lsl	r7,0x1
8000c72c:	5c fa       	rol	r10
8000c72e:	5c fb       	rol	r11
8000c730:	20 1c       	sub	r12,1
8000c732:	58 0c       	cp.w	r12,0
8000c734:	e0 8a 00 6f 	brle	8000c812 <__avr32_f64_mul_res_subnormal>
8000c738:	e0 4c 07 ff 	cp.w	r12,2047
8000c73c:	e0 84 00 9c 	brge	8000c874 <__avr32_f64_mul_res_inf>
8000c740:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000c744:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000c748:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000c74c:	ee 17 80 00 	eorh	r7,0x8000
8000c750:	f1 b7 04 20 	satu	r7,0x1
8000c754:	0e 0a       	add	r10,r7
8000c756:	5c 0b       	acr	r11
8000c758:	ed be 00 1f 	bld	lr,0x1f
8000c75c:	ef bb 00 1f 	bst	r11,0x1f
8000c760:	d8 22       	popm	r4-r7,pc

8000c762 <__avr32_f64_mul_op1_subnormal>:
8000c762:	e4 1b 00 0f 	andh	r11,0xf
8000c766:	f4 0c 12 00 	clz	r12,r10
8000c76a:	f6 06 12 00 	clz	r6,r11
8000c76e:	f7 bc 03 e1 	sublo	r12,-31
8000c772:	f8 06 17 30 	movlo	r6,r12
8000c776:	f7 b6 02 01 	subhs	r6,1
8000c77a:	e0 46 00 20 	cp.w	r6,32
8000c77e:	c0 d4       	brge	8000c798 <__avr32_f64_mul_op1_subnormal+0x36>
8000c780:	ec 0c 11 20 	rsub	r12,r6,32
8000c784:	f6 06 09 4b 	lsl	r11,r11,r6
8000c788:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000c78c:	18 4b       	or	r11,r12
8000c78e:	f4 06 09 4a 	lsl	r10,r10,r6
8000c792:	20 b6       	sub	r6,11
8000c794:	0c 17       	sub	r7,r6
8000c796:	ca ab       	rjmp	8000c6ea <__avr32_f64_mul+0x22>
8000c798:	f4 06 09 4b 	lsl	r11,r10,r6
8000c79c:	c6 40       	breq	8000c864 <__avr32_f64_mul_res_zero>
8000c79e:	30 0a       	mov	r10,0
8000c7a0:	20 b6       	sub	r6,11
8000c7a2:	0c 17       	sub	r7,r6
8000c7a4:	ca 3b       	rjmp	8000c6ea <__avr32_f64_mul+0x22>

8000c7a6 <__avr32_f64_mul_op2_subnormal>:
8000c7a6:	e4 19 00 0f 	andh	r9,0xf
8000c7aa:	f0 0c 12 00 	clz	r12,r8
8000c7ae:	f2 05 12 00 	clz	r5,r9
8000c7b2:	f7 bc 03 ea 	sublo	r12,-22
8000c7b6:	f8 05 17 30 	movlo	r5,r12
8000c7ba:	f7 b5 02 0a 	subhs	r5,10
8000c7be:	e0 45 00 20 	cp.w	r5,32
8000c7c2:	c0 d4       	brge	8000c7dc <__avr32_f64_mul_op2_subnormal+0x36>
8000c7c4:	ea 0c 11 20 	rsub	r12,r5,32
8000c7c8:	f2 05 09 49 	lsl	r9,r9,r5
8000c7cc:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000c7d0:	18 49       	or	r9,r12
8000c7d2:	f0 05 09 48 	lsl	r8,r8,r5
8000c7d6:	20 25       	sub	r5,2
8000c7d8:	0a 16       	sub	r6,r5
8000c7da:	c8 fb       	rjmp	8000c6f8 <__avr32_f64_mul+0x30>
8000c7dc:	f0 05 09 49 	lsl	r9,r8,r5
8000c7e0:	c4 20       	breq	8000c864 <__avr32_f64_mul_res_zero>
8000c7e2:	30 08       	mov	r8,0
8000c7e4:	20 25       	sub	r5,2
8000c7e6:	0a 16       	sub	r6,r5
8000c7e8:	c8 8b       	rjmp	8000c6f8 <__avr32_f64_mul+0x30>

8000c7ea <__avr32_f64_mul_op_nan_or_inf>:
8000c7ea:	e4 19 00 0f 	andh	r9,0xf
8000c7ee:	e4 1b 00 0f 	andh	r11,0xf
8000c7f2:	14 4b       	or	r11,r10
8000c7f4:	10 49       	or	r9,r8
8000c7f6:	e0 47 07 ff 	cp.w	r7,2047
8000c7fa:	c0 91       	brne	8000c80c <__avr32_f64_mul_op1_not_naninf>
8000c7fc:	58 0b       	cp.w	r11,0
8000c7fe:	c3 81       	brne	8000c86e <__avr32_f64_mul_res_nan>
8000c800:	e0 46 07 ff 	cp.w	r6,2047
8000c804:	c3 81       	brne	8000c874 <__avr32_f64_mul_res_inf>
8000c806:	58 09       	cp.w	r9,0
8000c808:	c3 60       	breq	8000c874 <__avr32_f64_mul_res_inf>
8000c80a:	c3 28       	rjmp	8000c86e <__avr32_f64_mul_res_nan>

8000c80c <__avr32_f64_mul_op1_not_naninf>:
8000c80c:	58 09       	cp.w	r9,0
8000c80e:	c3 30       	breq	8000c874 <__avr32_f64_mul_res_inf>
8000c810:	c2 f8       	rjmp	8000c86e <__avr32_f64_mul_res_nan>

8000c812 <__avr32_f64_mul_res_subnormal>:
8000c812:	5c 3c       	neg	r12
8000c814:	2f fc       	sub	r12,-1
8000c816:	f1 bc 04 c0 	satu	r12,0x6
8000c81a:	e0 4c 00 20 	cp.w	r12,32
8000c81e:	c1 14       	brge	8000c840 <__avr32_f64_mul_res_subnormal+0x2e>
8000c820:	f8 08 11 20 	rsub	r8,r12,32
8000c824:	0e 46       	or	r6,r7
8000c826:	ee 0c 0a 47 	lsr	r7,r7,r12
8000c82a:	f4 08 09 49 	lsl	r9,r10,r8
8000c82e:	12 47       	or	r7,r9
8000c830:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c834:	f6 08 09 49 	lsl	r9,r11,r8
8000c838:	12 4a       	or	r10,r9
8000c83a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c83e:	c8 3b       	rjmp	8000c744 <__avr32_f64_mul+0x7c>
8000c840:	f8 08 11 20 	rsub	r8,r12,32
8000c844:	f9 b9 00 00 	moveq	r9,0
8000c848:	c0 30       	breq	8000c84e <__avr32_f64_mul_res_subnormal+0x3c>
8000c84a:	f6 08 09 49 	lsl	r9,r11,r8
8000c84e:	0e 46       	or	r6,r7
8000c850:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000c854:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c858:	f3 ea 10 07 	or	r7,r9,r10
8000c85c:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000c860:	30 0b       	mov	r11,0
8000c862:	c7 1b       	rjmp	8000c744 <__avr32_f64_mul+0x7c>

8000c864 <__avr32_f64_mul_res_zero>:
8000c864:	1c 9b       	mov	r11,lr
8000c866:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c86a:	30 0a       	mov	r10,0
8000c86c:	d8 22       	popm	r4-r7,pc

8000c86e <__avr32_f64_mul_res_nan>:
8000c86e:	3f fb       	mov	r11,-1
8000c870:	3f fa       	mov	r10,-1
8000c872:	d8 22       	popm	r4-r7,pc

8000c874 <__avr32_f64_mul_res_inf>:
8000c874:	f0 6b 00 00 	mov	r11,-1048576
8000c878:	ed be 00 1f 	bld	lr,0x1f
8000c87c:	ef bb 00 1f 	bst	r11,0x1f
8000c880:	30 0a       	mov	r10,0
8000c882:	d8 22       	popm	r4-r7,pc

8000c884 <__avr32_f64_mul_op1_zero>:
8000c884:	f7 e9 20 0b 	eor	r11,r11,r9
8000c888:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c88c:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000c890:	e0 4c 07 ff 	cp.w	r12,2047
8000c894:	5e 1c       	retne	r12
8000c896:	3f fa       	mov	r10,-1
8000c898:	3f fb       	mov	r11,-1
8000c89a:	5e fc       	retal	r12

8000c89c <__avr32_f64_sub_from_add>:
8000c89c:	ee 19 80 00 	eorh	r9,0x8000

8000c8a0 <__avr32_f64_sub>:
8000c8a0:	f7 e9 20 0c 	eor	r12,r11,r9
8000c8a4:	e0 86 00 ca 	brmi	8000ca38 <__avr32_f64_add_from_sub>
8000c8a8:	eb cd 40 e0 	pushm	r5-r7,lr
8000c8ac:	16 9c       	mov	r12,r11
8000c8ae:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c8b2:	bf db       	cbr	r11,0x1f
8000c8b4:	bf d9       	cbr	r9,0x1f
8000c8b6:	10 3a       	cp.w	r10,r8
8000c8b8:	f2 0b 13 00 	cpc	r11,r9
8000c8bc:	c0 92       	brcc	8000c8ce <__avr32_f64_sub+0x2e>
8000c8be:	16 97       	mov	r7,r11
8000c8c0:	12 9b       	mov	r11,r9
8000c8c2:	0e 99       	mov	r9,r7
8000c8c4:	14 97       	mov	r7,r10
8000c8c6:	10 9a       	mov	r10,r8
8000c8c8:	0e 98       	mov	r8,r7
8000c8ca:	ee 1c 80 00 	eorh	r12,0x8000
8000c8ce:	f6 07 16 14 	lsr	r7,r11,0x14
8000c8d2:	ab 7b       	lsl	r11,0xb
8000c8d4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c8d8:	ab 7a       	lsl	r10,0xb
8000c8da:	bf bb       	sbr	r11,0x1f
8000c8dc:	f2 06 16 14 	lsr	r6,r9,0x14
8000c8e0:	c4 40       	breq	8000c968 <__avr32_f64_sub_opL_subnormal>
8000c8e2:	ab 79       	lsl	r9,0xb
8000c8e4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c8e8:	ab 78       	lsl	r8,0xb
8000c8ea:	bf b9       	sbr	r9,0x1f

8000c8ec <__avr32_f64_sub_opL_subnormal_done>:
8000c8ec:	e0 47 07 ff 	cp.w	r7,2047
8000c8f0:	c4 f0       	breq	8000c98e <__avr32_f64_sub_opH_nan_or_inf>
8000c8f2:	0e 26       	rsub	r6,r7
8000c8f4:	c1 20       	breq	8000c918 <__avr32_f64_sub_shift_done>
8000c8f6:	ec 05 11 20 	rsub	r5,r6,32
8000c8fa:	e0 46 00 20 	cp.w	r6,32
8000c8fe:	c7 c2       	brcc	8000c9f6 <__avr32_f64_sub_longshift>
8000c900:	f0 05 09 4e 	lsl	lr,r8,r5
8000c904:	f2 05 09 45 	lsl	r5,r9,r5
8000c908:	f0 06 0a 48 	lsr	r8,r8,r6
8000c90c:	f2 06 0a 49 	lsr	r9,r9,r6
8000c910:	0a 48       	or	r8,r5
8000c912:	58 0e       	cp.w	lr,0
8000c914:	5f 1e       	srne	lr
8000c916:	1c 48       	or	r8,lr

8000c918 <__avr32_f64_sub_shift_done>:
8000c918:	10 1a       	sub	r10,r8
8000c91a:	f6 09 01 4b 	sbc	r11,r11,r9
8000c91e:	f6 06 12 00 	clz	r6,r11
8000c922:	c0 e0       	breq	8000c93e <__avr32_f64_sub_longnormalize_done>
8000c924:	c7 83       	brcs	8000ca14 <__avr32_f64_sub_longnormalize>
8000c926:	ec 0e 11 20 	rsub	lr,r6,32
8000c92a:	f6 06 09 4b 	lsl	r11,r11,r6
8000c92e:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c932:	1c 4b       	or	r11,lr
8000c934:	f4 06 09 4a 	lsl	r10,r10,r6
8000c938:	0c 17       	sub	r7,r6
8000c93a:	e0 8a 00 39 	brle	8000c9ac <__avr32_f64_sub_subnormal_result>

8000c93e <__avr32_f64_sub_longnormalize_done>:
8000c93e:	f4 09 15 15 	lsl	r9,r10,0x15
8000c942:	ab 9a       	lsr	r10,0xb
8000c944:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c948:	ab 9b       	lsr	r11,0xb
8000c94a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c94e:	18 4b       	or	r11,r12

8000c950 <__avr32_f64_sub_round>:
8000c950:	fc 17 80 00 	movh	r7,0x8000
8000c954:	ed ba 00 00 	bld	r10,0x0
8000c958:	f7 b7 01 ff 	subne	r7,-1
8000c95c:	0e 39       	cp.w	r9,r7
8000c95e:	5f 29       	srhs	r9
8000c960:	12 0a       	add	r10,r9
8000c962:	5c 0b       	acr	r11
8000c964:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c968 <__avr32_f64_sub_opL_subnormal>:
8000c968:	ab 79       	lsl	r9,0xb
8000c96a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c96e:	ab 78       	lsl	r8,0xb
8000c970:	f3 e8 10 0e 	or	lr,r9,r8
8000c974:	f9 b6 01 01 	movne	r6,1
8000c978:	ee 0e 11 00 	rsub	lr,r7,0
8000c97c:	f9 b7 00 01 	moveq	r7,1
8000c980:	ef bb 00 1f 	bst	r11,0x1f
8000c984:	f7 ea 10 0e 	or	lr,r11,r10
8000c988:	f9 b7 00 00 	moveq	r7,0
8000c98c:	cb 0b       	rjmp	8000c8ec <__avr32_f64_sub_opL_subnormal_done>

8000c98e <__avr32_f64_sub_opH_nan_or_inf>:
8000c98e:	bf db       	cbr	r11,0x1f
8000c990:	f7 ea 10 0e 	or	lr,r11,r10
8000c994:	c0 81       	brne	8000c9a4 <__avr32_f64_sub_return_nan>
8000c996:	e0 46 07 ff 	cp.w	r6,2047
8000c99a:	c0 50       	breq	8000c9a4 <__avr32_f64_sub_return_nan>
8000c99c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000c9a0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c9a4 <__avr32_f64_sub_return_nan>:
8000c9a4:	3f fa       	mov	r10,-1
8000c9a6:	3f fb       	mov	r11,-1
8000c9a8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c9ac <__avr32_f64_sub_subnormal_result>:
8000c9ac:	5c 37       	neg	r7
8000c9ae:	2f f7       	sub	r7,-1
8000c9b0:	f1 b7 04 c0 	satu	r7,0x6
8000c9b4:	e0 47 00 20 	cp.w	r7,32
8000c9b8:	c1 14       	brge	8000c9da <__avr32_f64_sub_subnormal_result+0x2e>
8000c9ba:	ee 08 11 20 	rsub	r8,r7,32
8000c9be:	f4 08 09 49 	lsl	r9,r10,r8
8000c9c2:	5f 16       	srne	r6
8000c9c4:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c9c8:	0c 4a       	or	r10,r6
8000c9ca:	f6 08 09 49 	lsl	r9,r11,r8
8000c9ce:	f5 e9 10 0a 	or	r10,r10,r9
8000c9d2:	f4 07 0a 4b 	lsr	r11,r10,r7
8000c9d6:	30 07       	mov	r7,0
8000c9d8:	cb 3b       	rjmp	8000c93e <__avr32_f64_sub_longnormalize_done>
8000c9da:	ee 08 11 40 	rsub	r8,r7,64
8000c9de:	f6 08 09 49 	lsl	r9,r11,r8
8000c9e2:	14 49       	or	r9,r10
8000c9e4:	5f 16       	srne	r6
8000c9e6:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c9ea:	0c 4a       	or	r10,r6
8000c9ec:	30 0b       	mov	r11,0
8000c9ee:	30 07       	mov	r7,0
8000c9f0:	ca 7b       	rjmp	8000c93e <__avr32_f64_sub_longnormalize_done>
8000c9f2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c9f6 <__avr32_f64_sub_longshift>:
8000c9f6:	f1 b6 04 c0 	satu	r6,0x6
8000c9fa:	f0 0e 17 00 	moveq	lr,r8
8000c9fe:	c0 40       	breq	8000ca06 <__avr32_f64_sub_longshift+0x10>
8000ca00:	f2 05 09 4e 	lsl	lr,r9,r5
8000ca04:	10 4e       	or	lr,r8
8000ca06:	f2 06 0a 48 	lsr	r8,r9,r6
8000ca0a:	30 09       	mov	r9,0
8000ca0c:	58 0e       	cp.w	lr,0
8000ca0e:	5f 1e       	srne	lr
8000ca10:	1c 48       	or	r8,lr
8000ca12:	c8 3b       	rjmp	8000c918 <__avr32_f64_sub_shift_done>

8000ca14 <__avr32_f64_sub_longnormalize>:
8000ca14:	f4 06 12 00 	clz	r6,r10
8000ca18:	f9 b7 03 00 	movlo	r7,0
8000ca1c:	f9 b6 03 00 	movlo	r6,0
8000ca20:	f9 bc 03 00 	movlo	r12,0
8000ca24:	f7 b6 02 e0 	subhs	r6,-32
8000ca28:	f4 06 09 4b 	lsl	r11,r10,r6
8000ca2c:	30 0a       	mov	r10,0
8000ca2e:	0c 17       	sub	r7,r6
8000ca30:	fe 9a ff be 	brle	8000c9ac <__avr32_f64_sub_subnormal_result>
8000ca34:	c8 5b       	rjmp	8000c93e <__avr32_f64_sub_longnormalize_done>
8000ca36:	d7 03       	nop

8000ca38 <__avr32_f64_add_from_sub>:
8000ca38:	ee 19 80 00 	eorh	r9,0x8000

8000ca3c <__avr32_f64_add>:
8000ca3c:	f7 e9 20 0c 	eor	r12,r11,r9
8000ca40:	fe 96 ff 2e 	brmi	8000c89c <__avr32_f64_sub_from_add>
8000ca44:	eb cd 40 e0 	pushm	r5-r7,lr
8000ca48:	16 9c       	mov	r12,r11
8000ca4a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000ca4e:	bf db       	cbr	r11,0x1f
8000ca50:	bf d9       	cbr	r9,0x1f
8000ca52:	12 3b       	cp.w	r11,r9
8000ca54:	c0 72       	brcc	8000ca62 <__avr32_f64_add+0x26>
8000ca56:	16 97       	mov	r7,r11
8000ca58:	12 9b       	mov	r11,r9
8000ca5a:	0e 99       	mov	r9,r7
8000ca5c:	14 97       	mov	r7,r10
8000ca5e:	10 9a       	mov	r10,r8
8000ca60:	0e 98       	mov	r8,r7
8000ca62:	30 0e       	mov	lr,0
8000ca64:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000ca68:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000ca6c:	b5 ab       	sbr	r11,0x14
8000ca6e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000ca72:	c6 20       	breq	8000cb36 <__avr32_f64_add_op2_subnormal>
8000ca74:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000ca78:	b5 a9       	sbr	r9,0x14
8000ca7a:	e0 47 07 ff 	cp.w	r7,2047
8000ca7e:	c2 80       	breq	8000cace <__avr32_f64_add_opH_nan_or_inf>
8000ca80:	0e 26       	rsub	r6,r7
8000ca82:	c1 20       	breq	8000caa6 <__avr32_f64_add_shift_done>
8000ca84:	e0 46 00 36 	cp.w	r6,54
8000ca88:	c1 52       	brcc	8000cab2 <__avr32_f64_add_res_of_done>
8000ca8a:	ec 05 11 20 	rsub	r5,r6,32
8000ca8e:	e0 46 00 20 	cp.w	r6,32
8000ca92:	c3 52       	brcc	8000cafc <__avr32_f64_add_longshift>
8000ca94:	f0 05 09 4e 	lsl	lr,r8,r5
8000ca98:	f2 05 09 45 	lsl	r5,r9,r5
8000ca9c:	f0 06 0a 48 	lsr	r8,r8,r6
8000caa0:	f2 06 0a 49 	lsr	r9,r9,r6
8000caa4:	0a 48       	or	r8,r5

8000caa6 <__avr32_f64_add_shift_done>:
8000caa6:	10 0a       	add	r10,r8
8000caa8:	f6 09 00 4b 	adc	r11,r11,r9
8000caac:	ed bb 00 15 	bld	r11,0x15
8000cab0:	c3 40       	breq	8000cb18 <__avr32_f64_add_res_of>

8000cab2 <__avr32_f64_add_res_of_done>:
8000cab2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000cab6:	18 4b       	or	r11,r12

8000cab8 <__avr32_f64_add_round>:
8000cab8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000cabc:	18 4e       	or	lr,r12
8000cabe:	ee 1e 80 00 	eorh	lr,0x8000
8000cac2:	f1 be 04 20 	satu	lr,0x1
8000cac6:	1c 0a       	add	r10,lr
8000cac8:	5c 0b       	acr	r11
8000caca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000cace <__avr32_f64_add_opH_nan_or_inf>:
8000cace:	b5 cb       	cbr	r11,0x14
8000cad0:	f7 ea 10 0e 	or	lr,r11,r10
8000cad4:	c1 01       	brne	8000caf4 <__avr32_f64_add_return_nan>
8000cad6:	e0 46 07 ff 	cp.w	r6,2047
8000cada:	c0 30       	breq	8000cae0 <__avr32_f64_add_opL_nan_or_inf>
8000cadc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000cae0 <__avr32_f64_add_opL_nan_or_inf>:
8000cae0:	b5 c9       	cbr	r9,0x14
8000cae2:	f3 e8 10 0e 	or	lr,r9,r8
8000cae6:	c0 71       	brne	8000caf4 <__avr32_f64_add_return_nan>
8000cae8:	30 0a       	mov	r10,0
8000caea:	fc 1b 7f f0 	movh	r11,0x7ff0
8000caee:	18 4b       	or	r11,r12
8000caf0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000caf4 <__avr32_f64_add_return_nan>:
8000caf4:	3f fa       	mov	r10,-1
8000caf6:	3f fb       	mov	r11,-1
8000caf8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000cafc <__avr32_f64_add_longshift>:
8000cafc:	f1 b6 04 c0 	satu	r6,0x6
8000cb00:	f0 0e 17 00 	moveq	lr,r8
8000cb04:	c0 60       	breq	8000cb10 <__avr32_f64_add_longshift+0x14>
8000cb06:	f2 05 09 4e 	lsl	lr,r9,r5
8000cb0a:	58 08       	cp.w	r8,0
8000cb0c:	5f 18       	srne	r8
8000cb0e:	10 4e       	or	lr,r8
8000cb10:	f2 06 0a 48 	lsr	r8,r9,r6
8000cb14:	30 09       	mov	r9,0
8000cb16:	cc 8b       	rjmp	8000caa6 <__avr32_f64_add_shift_done>

8000cb18 <__avr32_f64_add_res_of>:
8000cb18:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000cb1c:	a1 9b       	lsr	r11,0x1
8000cb1e:	5d 0a       	ror	r10
8000cb20:	5d 0e       	ror	lr
8000cb22:	2f f7       	sub	r7,-1
8000cb24:	e0 47 07 ff 	cp.w	r7,2047
8000cb28:	f9 ba 00 00 	moveq	r10,0
8000cb2c:	f9 bb 00 00 	moveq	r11,0
8000cb30:	f9 be 00 00 	moveq	lr,0
8000cb34:	cb fb       	rjmp	8000cab2 <__avr32_f64_add_res_of_done>

8000cb36 <__avr32_f64_add_op2_subnormal>:
8000cb36:	30 16       	mov	r6,1
8000cb38:	58 07       	cp.w	r7,0
8000cb3a:	ca 01       	brne	8000ca7a <__avr32_f64_add+0x3e>
8000cb3c:	b5 cb       	cbr	r11,0x14
8000cb3e:	10 0a       	add	r10,r8
8000cb40:	f6 09 00 4b 	adc	r11,r11,r9
8000cb44:	18 4b       	or	r11,r12
8000cb46:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000cb4a:	d7 03       	nop

8000cb4c <__avr32_f64_to_u32>:
8000cb4c:	58 0b       	cp.w	r11,0
8000cb4e:	5e 6d       	retmi	0

8000cb50 <__avr32_f64_to_s32>:
8000cb50:	f6 0c 15 01 	lsl	r12,r11,0x1
8000cb54:	b5 9c       	lsr	r12,0x15
8000cb56:	e0 2c 03 ff 	sub	r12,1023
8000cb5a:	5e 3d       	retlo	0
8000cb5c:	f8 0c 11 1f 	rsub	r12,r12,31
8000cb60:	16 99       	mov	r9,r11
8000cb62:	ab 7b       	lsl	r11,0xb
8000cb64:	bf bb       	sbr	r11,0x1f
8000cb66:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000cb6a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000cb6e:	a1 79       	lsl	r9,0x1
8000cb70:	5e 2b       	reths	r11
8000cb72:	5c 3b       	neg	r11
8000cb74:	5e fb       	retal	r11

8000cb76 <__avr32_u32_to_f64>:
8000cb76:	f8 cb 00 00 	sub	r11,r12,0
8000cb7a:	30 0c       	mov	r12,0
8000cb7c:	c0 38       	rjmp	8000cb82 <__avr32_s32_to_f64+0x4>

8000cb7e <__avr32_s32_to_f64>:
8000cb7e:	18 9b       	mov	r11,r12
8000cb80:	5c 4b       	abs	r11
8000cb82:	30 0a       	mov	r10,0
8000cb84:	5e 0b       	reteq	r11
8000cb86:	d4 01       	pushm	lr
8000cb88:	e0 69 04 1e 	mov	r9,1054
8000cb8c:	f6 08 12 00 	clz	r8,r11
8000cb90:	c1 70       	breq	8000cbbe <__avr32_s32_to_f64+0x40>
8000cb92:	c0 c3       	brcs	8000cbaa <__avr32_s32_to_f64+0x2c>
8000cb94:	f0 0e 11 20 	rsub	lr,r8,32
8000cb98:	f6 08 09 4b 	lsl	r11,r11,r8
8000cb9c:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000cba0:	1c 4b       	or	r11,lr
8000cba2:	f4 08 09 4a 	lsl	r10,r10,r8
8000cba6:	10 19       	sub	r9,r8
8000cba8:	c0 b8       	rjmp	8000cbbe <__avr32_s32_to_f64+0x40>
8000cbaa:	f4 08 12 00 	clz	r8,r10
8000cbae:	f9 b8 03 00 	movlo	r8,0
8000cbb2:	f7 b8 02 e0 	subhs	r8,-32
8000cbb6:	f4 08 09 4b 	lsl	r11,r10,r8
8000cbba:	30 0a       	mov	r10,0
8000cbbc:	10 19       	sub	r9,r8
8000cbbe:	58 09       	cp.w	r9,0
8000cbc0:	e0 89 00 30 	brgt	8000cc20 <__avr32_s32_to_f64+0xa2>
8000cbc4:	5c 39       	neg	r9
8000cbc6:	2f f9       	sub	r9,-1
8000cbc8:	e0 49 00 36 	cp.w	r9,54
8000cbcc:	c0 43       	brcs	8000cbd4 <__avr32_s32_to_f64+0x56>
8000cbce:	30 0b       	mov	r11,0
8000cbd0:	30 0a       	mov	r10,0
8000cbd2:	c2 68       	rjmp	8000cc1e <__avr32_s32_to_f64+0xa0>
8000cbd4:	2f 69       	sub	r9,-10
8000cbd6:	f2 08 11 20 	rsub	r8,r9,32
8000cbda:	e0 49 00 20 	cp.w	r9,32
8000cbde:	c0 b2       	brcc	8000cbf4 <__avr32_s32_to_f64+0x76>
8000cbe0:	f4 08 09 4e 	lsl	lr,r10,r8
8000cbe4:	f6 08 09 48 	lsl	r8,r11,r8
8000cbe8:	f4 09 0a 4a 	lsr	r10,r10,r9
8000cbec:	f6 09 0a 4b 	lsr	r11,r11,r9
8000cbf0:	10 4b       	or	r11,r8
8000cbf2:	c0 88       	rjmp	8000cc02 <__avr32_s32_to_f64+0x84>
8000cbf4:	f6 08 09 4e 	lsl	lr,r11,r8
8000cbf8:	14 4e       	or	lr,r10
8000cbfa:	16 9a       	mov	r10,r11
8000cbfc:	30 0b       	mov	r11,0
8000cbfe:	f4 09 0a 4a 	lsr	r10,r10,r9
8000cc02:	ed ba 00 00 	bld	r10,0x0
8000cc06:	c0 92       	brcc	8000cc18 <__avr32_s32_to_f64+0x9a>
8000cc08:	1c 7e       	tst	lr,lr
8000cc0a:	c0 41       	brne	8000cc12 <__avr32_s32_to_f64+0x94>
8000cc0c:	ed ba 00 01 	bld	r10,0x1
8000cc10:	c0 42       	brcc	8000cc18 <__avr32_s32_to_f64+0x9a>
8000cc12:	2f fa       	sub	r10,-1
8000cc14:	f7 bb 02 ff 	subhs	r11,-1
8000cc18:	5c fc       	rol	r12
8000cc1a:	5d 0b       	ror	r11
8000cc1c:	5d 0a       	ror	r10
8000cc1e:	d8 02       	popm	pc
8000cc20:	e0 68 03 ff 	mov	r8,1023
8000cc24:	ed ba 00 0b 	bld	r10,0xb
8000cc28:	f7 b8 00 ff 	subeq	r8,-1
8000cc2c:	10 0a       	add	r10,r8
8000cc2e:	5c 0b       	acr	r11
8000cc30:	f7 b9 03 fe 	sublo	r9,-2
8000cc34:	e0 49 07 ff 	cp.w	r9,2047
8000cc38:	c0 55       	brlt	8000cc42 <__avr32_s32_to_f64+0xc4>
8000cc3a:	30 0a       	mov	r10,0
8000cc3c:	fc 1b ff e0 	movh	r11,0xffe0
8000cc40:	c0 c8       	rjmp	8000cc58 <__floatsidf_return_op1>
8000cc42:	ed bb 00 1f 	bld	r11,0x1f
8000cc46:	f7 b9 01 01 	subne	r9,1
8000cc4a:	ab 9a       	lsr	r10,0xb
8000cc4c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000cc50:	a1 7b       	lsl	r11,0x1
8000cc52:	ab 9b       	lsr	r11,0xb
8000cc54:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000cc58 <__floatsidf_return_op1>:
8000cc58:	a1 7c       	lsl	r12,0x1
8000cc5a:	5d 0b       	ror	r11
8000cc5c:	d8 02       	popm	pc

8000cc5e <__avr32_f64_cmp_eq>:
8000cc5e:	10 3a       	cp.w	r10,r8
8000cc60:	f2 0b 13 00 	cpc	r11,r9
8000cc64:	c0 80       	breq	8000cc74 <__avr32_f64_cmp_eq+0x16>
8000cc66:	a1 7b       	lsl	r11,0x1
8000cc68:	a1 79       	lsl	r9,0x1
8000cc6a:	14 4b       	or	r11,r10
8000cc6c:	12 4b       	or	r11,r9
8000cc6e:	10 4b       	or	r11,r8
8000cc70:	5e 0f       	reteq	1
8000cc72:	5e fd       	retal	0
8000cc74:	a1 7b       	lsl	r11,0x1
8000cc76:	fc 1c ff e0 	movh	r12,0xffe0
8000cc7a:	58 0a       	cp.w	r10,0
8000cc7c:	f8 0b 13 00 	cpc	r11,r12
8000cc80:	5e 8f       	retls	1
8000cc82:	5e fd       	retal	0

8000cc84 <__avr32_f64_cmp_ge>:
8000cc84:	1a de       	st.w	--sp,lr
8000cc86:	1a d7       	st.w	--sp,r7
8000cc88:	a1 7b       	lsl	r11,0x1
8000cc8a:	5f 3c       	srlo	r12
8000cc8c:	a1 79       	lsl	r9,0x1
8000cc8e:	5f 37       	srlo	r7
8000cc90:	5c fc       	rol	r12
8000cc92:	fc 1e ff e0 	movh	lr,0xffe0
8000cc96:	58 0a       	cp.w	r10,0
8000cc98:	fc 0b 13 00 	cpc	r11,lr
8000cc9c:	e0 8b 00 1d 	brhi	8000ccd6 <__avr32_f64_cmp_ge+0x52>
8000cca0:	58 08       	cp.w	r8,0
8000cca2:	fc 09 13 00 	cpc	r9,lr
8000cca6:	e0 8b 00 18 	brhi	8000ccd6 <__avr32_f64_cmp_ge+0x52>
8000ccaa:	58 0b       	cp.w	r11,0
8000ccac:	f5 ba 00 00 	subfeq	r10,0
8000ccb0:	c1 50       	breq	8000ccda <__avr32_f64_cmp_ge+0x56>
8000ccb2:	1b 07       	ld.w	r7,sp++
8000ccb4:	1b 0e       	ld.w	lr,sp++
8000ccb6:	58 3c       	cp.w	r12,3
8000ccb8:	c0 a0       	breq	8000cccc <__avr32_f64_cmp_ge+0x48>
8000ccba:	58 1c       	cp.w	r12,1
8000ccbc:	c0 33       	brcs	8000ccc2 <__avr32_f64_cmp_ge+0x3e>
8000ccbe:	5e 0f       	reteq	1
8000ccc0:	5e 1d       	retne	0
8000ccc2:	10 3a       	cp.w	r10,r8
8000ccc4:	f2 0b 13 00 	cpc	r11,r9
8000ccc8:	5e 2f       	reths	1
8000ccca:	5e 3d       	retlo	0
8000cccc:	14 38       	cp.w	r8,r10
8000ccce:	f6 09 13 00 	cpc	r9,r11
8000ccd2:	5e 2f       	reths	1
8000ccd4:	5e 3d       	retlo	0
8000ccd6:	1b 07       	ld.w	r7,sp++
8000ccd8:	d8 0a       	popm	pc,r12=0
8000ccda:	58 17       	cp.w	r7,1
8000ccdc:	5f 0c       	sreq	r12
8000ccde:	58 09       	cp.w	r9,0
8000cce0:	f5 b8 00 00 	subfeq	r8,0
8000cce4:	1b 07       	ld.w	r7,sp++
8000cce6:	1b 0e       	ld.w	lr,sp++
8000cce8:	5e 0f       	reteq	1
8000ccea:	5e fc       	retal	r12

8000ccec <__avr32_f64_cmp_lt>:
8000ccec:	1a de       	st.w	--sp,lr
8000ccee:	1a d7       	st.w	--sp,r7
8000ccf0:	a1 7b       	lsl	r11,0x1
8000ccf2:	5f 3c       	srlo	r12
8000ccf4:	a1 79       	lsl	r9,0x1
8000ccf6:	5f 37       	srlo	r7
8000ccf8:	5c fc       	rol	r12
8000ccfa:	fc 1e ff e0 	movh	lr,0xffe0
8000ccfe:	58 0a       	cp.w	r10,0
8000cd00:	fc 0b 13 00 	cpc	r11,lr
8000cd04:	e0 8b 00 1d 	brhi	8000cd3e <__avr32_f64_cmp_lt+0x52>
8000cd08:	58 08       	cp.w	r8,0
8000cd0a:	fc 09 13 00 	cpc	r9,lr
8000cd0e:	e0 8b 00 18 	brhi	8000cd3e <__avr32_f64_cmp_lt+0x52>
8000cd12:	58 0b       	cp.w	r11,0
8000cd14:	f5 ba 00 00 	subfeq	r10,0
8000cd18:	c1 50       	breq	8000cd42 <__avr32_f64_cmp_lt+0x56>
8000cd1a:	1b 07       	ld.w	r7,sp++
8000cd1c:	1b 0e       	ld.w	lr,sp++
8000cd1e:	58 3c       	cp.w	r12,3
8000cd20:	c0 a0       	breq	8000cd34 <__avr32_f64_cmp_lt+0x48>
8000cd22:	58 1c       	cp.w	r12,1
8000cd24:	c0 33       	brcs	8000cd2a <__avr32_f64_cmp_lt+0x3e>
8000cd26:	5e 0d       	reteq	0
8000cd28:	5e 1f       	retne	1
8000cd2a:	10 3a       	cp.w	r10,r8
8000cd2c:	f2 0b 13 00 	cpc	r11,r9
8000cd30:	5e 2d       	reths	0
8000cd32:	5e 3f       	retlo	1
8000cd34:	14 38       	cp.w	r8,r10
8000cd36:	f6 09 13 00 	cpc	r9,r11
8000cd3a:	5e 2d       	reths	0
8000cd3c:	5e 3f       	retlo	1
8000cd3e:	1b 07       	ld.w	r7,sp++
8000cd40:	d8 0a       	popm	pc,r12=0
8000cd42:	58 17       	cp.w	r7,1
8000cd44:	5f 1c       	srne	r12
8000cd46:	58 09       	cp.w	r9,0
8000cd48:	f5 b8 00 00 	subfeq	r8,0
8000cd4c:	1b 07       	ld.w	r7,sp++
8000cd4e:	1b 0e       	ld.w	lr,sp++
8000cd50:	5e 0d       	reteq	0
8000cd52:	5e fc       	retal	r12

8000cd54 <__avr32_f64_div>:
8000cd54:	eb cd 40 ff 	pushm	r0-r7,lr
8000cd58:	f7 e9 20 0e 	eor	lr,r11,r9
8000cd5c:	f6 07 16 14 	lsr	r7,r11,0x14
8000cd60:	a9 7b       	lsl	r11,0x9
8000cd62:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000cd66:	a9 7a       	lsl	r10,0x9
8000cd68:	bd bb       	sbr	r11,0x1d
8000cd6a:	e4 1b 3f ff 	andh	r11,0x3fff
8000cd6e:	ab d7       	cbr	r7,0xb
8000cd70:	e0 80 00 cc 	breq	8000cf08 <__avr32_f64_div_round_subnormal+0x54>
8000cd74:	e0 47 07 ff 	cp.w	r7,2047
8000cd78:	e0 84 00 b5 	brge	8000cee2 <__avr32_f64_div_round_subnormal+0x2e>
8000cd7c:	f2 06 16 14 	lsr	r6,r9,0x14
8000cd80:	a9 79       	lsl	r9,0x9
8000cd82:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000cd86:	a9 78       	lsl	r8,0x9
8000cd88:	bd b9       	sbr	r9,0x1d
8000cd8a:	e4 19 3f ff 	andh	r9,0x3fff
8000cd8e:	ab d6       	cbr	r6,0xb
8000cd90:	e0 80 00 e2 	breq	8000cf54 <__avr32_f64_div_round_subnormal+0xa0>
8000cd94:	e0 46 07 ff 	cp.w	r6,2047
8000cd98:	e0 84 00 b2 	brge	8000cefc <__avr32_f64_div_round_subnormal+0x48>
8000cd9c:	0c 17       	sub	r7,r6
8000cd9e:	fe 37 fc 01 	sub	r7,-1023
8000cda2:	fc 1c 80 00 	movh	r12,0x8000
8000cda6:	f8 03 16 01 	lsr	r3,r12,0x1
8000cdaa:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000cdae:	5c d4       	com	r4
8000cdb0:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000cdb4:	e6 09 06 44 	mulu.d	r4,r3,r9
8000cdb8:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000cdbc:	e6 05 06 44 	mulu.d	r4,r3,r5
8000cdc0:	ea 03 15 02 	lsl	r3,r5,0x2
8000cdc4:	e6 09 06 44 	mulu.d	r4,r3,r9
8000cdc8:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000cdcc:	e6 05 06 44 	mulu.d	r4,r3,r5
8000cdd0:	ea 03 15 02 	lsl	r3,r5,0x2
8000cdd4:	e6 09 06 44 	mulu.d	r4,r3,r9
8000cdd8:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000cddc:	e6 05 06 44 	mulu.d	r4,r3,r5
8000cde0:	ea 03 15 02 	lsl	r3,r5,0x2
8000cde4:	e6 08 06 40 	mulu.d	r0,r3,r8
8000cde8:	e4 09 07 40 	macu.d	r0,r2,r9
8000cdec:	e6 09 06 44 	mulu.d	r4,r3,r9
8000cdf0:	02 04       	add	r4,r1
8000cdf2:	5c 05       	acr	r5
8000cdf4:	a3 65       	lsl	r5,0x2
8000cdf6:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000cdfa:	a3 64       	lsl	r4,0x2
8000cdfc:	5c 34       	neg	r4
8000cdfe:	f8 05 01 45 	sbc	r5,r12,r5
8000ce02:	e6 04 06 40 	mulu.d	r0,r3,r4
8000ce06:	e4 05 07 40 	macu.d	r0,r2,r5
8000ce0a:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ce0e:	02 04       	add	r4,r1
8000ce10:	5c 05       	acr	r5
8000ce12:	ea 03 15 02 	lsl	r3,r5,0x2
8000ce16:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ce1a:	e8 02 15 02 	lsl	r2,r4,0x2
8000ce1e:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ce22:	e4 09 07 40 	macu.d	r0,r2,r9
8000ce26:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ce2a:	02 04       	add	r4,r1
8000ce2c:	5c 05       	acr	r5
8000ce2e:	a3 65       	lsl	r5,0x2
8000ce30:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ce34:	a3 64       	lsl	r4,0x2
8000ce36:	5c 34       	neg	r4
8000ce38:	f8 05 01 45 	sbc	r5,r12,r5
8000ce3c:	e6 04 06 40 	mulu.d	r0,r3,r4
8000ce40:	e4 05 07 40 	macu.d	r0,r2,r5
8000ce44:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ce48:	02 04       	add	r4,r1
8000ce4a:	5c 05       	acr	r5
8000ce4c:	ea 03 15 02 	lsl	r3,r5,0x2
8000ce50:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ce54:	e8 02 15 02 	lsl	r2,r4,0x2
8000ce58:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000ce5c:	e4 0b 07 40 	macu.d	r0,r2,r11
8000ce60:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000ce64:	02 02       	add	r2,r1
8000ce66:	5c 03       	acr	r3
8000ce68:	ed b3 00 1c 	bld	r3,0x1c
8000ce6c:	c0 90       	breq	8000ce7e <__avr32_f64_div+0x12a>
8000ce6e:	a1 72       	lsl	r2,0x1
8000ce70:	5c f3       	rol	r3
8000ce72:	20 17       	sub	r7,1
8000ce74:	a3 9a       	lsr	r10,0x3
8000ce76:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000ce7a:	a3 9b       	lsr	r11,0x3
8000ce7c:	c0 58       	rjmp	8000ce86 <__avr32_f64_div+0x132>
8000ce7e:	a5 8a       	lsr	r10,0x4
8000ce80:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000ce84:	a5 8b       	lsr	r11,0x4
8000ce86:	58 07       	cp.w	r7,0
8000ce88:	e0 8a 00 8b 	brle	8000cf9e <__avr32_f64_div_res_subnormal>
8000ce8c:	e0 12 ff 00 	andl	r2,0xff00
8000ce90:	e8 12 00 80 	orl	r2,0x80
8000ce94:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ce98:	e4 09 07 40 	macu.d	r0,r2,r9
8000ce9c:	e4 08 06 44 	mulu.d	r4,r2,r8
8000cea0:	e6 09 06 48 	mulu.d	r8,r3,r9
8000cea4:	00 05       	add	r5,r0
8000cea6:	f0 01 00 48 	adc	r8,r8,r1
8000ceaa:	5c 09       	acr	r9
8000ceac:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000ceb0:	58 04       	cp.w	r4,0
8000ceb2:	5c 25       	cpc	r5

8000ceb4 <__avr32_f64_div_round_subnormal>:
8000ceb4:	f4 08 13 00 	cpc	r8,r10
8000ceb8:	f6 09 13 00 	cpc	r9,r11
8000cebc:	5f 36       	srlo	r6
8000cebe:	f8 06 17 00 	moveq	r6,r12
8000cec2:	e4 0a 16 08 	lsr	r10,r2,0x8
8000cec6:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000ceca:	e6 0b 16 08 	lsr	r11,r3,0x8
8000cece:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000ced2:	ed be 00 1f 	bld	lr,0x1f
8000ced6:	ef bb 00 1f 	bst	r11,0x1f
8000ceda:	0c 0a       	add	r10,r6
8000cedc:	5c 0b       	acr	r11
8000cede:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000cee2:	e4 1b 00 0f 	andh	r11,0xf
8000cee6:	14 4b       	or	r11,r10
8000cee8:	e0 81 00 a7 	brne	8000d036 <__avr32_f64_div_res_subnormal+0x98>
8000ceec:	f2 06 16 14 	lsr	r6,r9,0x14
8000cef0:	ab d6       	cbr	r6,0xb
8000cef2:	e0 46 07 ff 	cp.w	r6,2047
8000cef6:	e0 81 00 a4 	brne	8000d03e <__avr32_f64_div_res_subnormal+0xa0>
8000cefa:	c9 e8       	rjmp	8000d036 <__avr32_f64_div_res_subnormal+0x98>
8000cefc:	e4 19 00 0f 	andh	r9,0xf
8000cf00:	10 49       	or	r9,r8
8000cf02:	e0 81 00 9a 	brne	8000d036 <__avr32_f64_div_res_subnormal+0x98>
8000cf06:	c9 28       	rjmp	8000d02a <__avr32_f64_div_res_subnormal+0x8c>
8000cf08:	a3 7b       	lsl	r11,0x3
8000cf0a:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000cf0e:	a3 7a       	lsl	r10,0x3
8000cf10:	f5 eb 10 04 	or	r4,r10,r11
8000cf14:	e0 80 00 a0 	breq	8000d054 <__avr32_f64_div_op1_zero>
8000cf18:	f6 04 12 00 	clz	r4,r11
8000cf1c:	c1 70       	breq	8000cf4a <__avr32_f64_div_round_subnormal+0x96>
8000cf1e:	c0 c3       	brcs	8000cf36 <__avr32_f64_div_round_subnormal+0x82>
8000cf20:	e8 05 11 20 	rsub	r5,r4,32
8000cf24:	f6 04 09 4b 	lsl	r11,r11,r4
8000cf28:	f4 05 0a 45 	lsr	r5,r10,r5
8000cf2c:	0a 4b       	or	r11,r5
8000cf2e:	f4 04 09 4a 	lsl	r10,r10,r4
8000cf32:	08 17       	sub	r7,r4
8000cf34:	c0 b8       	rjmp	8000cf4a <__avr32_f64_div_round_subnormal+0x96>
8000cf36:	f4 04 12 00 	clz	r4,r10
8000cf3a:	f9 b4 03 00 	movlo	r4,0
8000cf3e:	f7 b4 02 e0 	subhs	r4,-32
8000cf42:	f4 04 09 4b 	lsl	r11,r10,r4
8000cf46:	30 0a       	mov	r10,0
8000cf48:	08 17       	sub	r7,r4
8000cf4a:	a3 8a       	lsr	r10,0x2
8000cf4c:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000cf50:	a3 8b       	lsr	r11,0x2
8000cf52:	c1 1b       	rjmp	8000cd74 <__avr32_f64_div+0x20>
8000cf54:	a3 79       	lsl	r9,0x3
8000cf56:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000cf5a:	a3 78       	lsl	r8,0x3
8000cf5c:	f3 e8 10 04 	or	r4,r9,r8
8000cf60:	c6 f0       	breq	8000d03e <__avr32_f64_div_res_subnormal+0xa0>
8000cf62:	f2 04 12 00 	clz	r4,r9
8000cf66:	c1 70       	breq	8000cf94 <__avr32_f64_div_round_subnormal+0xe0>
8000cf68:	c0 c3       	brcs	8000cf80 <__avr32_f64_div_round_subnormal+0xcc>
8000cf6a:	e8 05 11 20 	rsub	r5,r4,32
8000cf6e:	f2 04 09 49 	lsl	r9,r9,r4
8000cf72:	f0 05 0a 45 	lsr	r5,r8,r5
8000cf76:	0a 49       	or	r9,r5
8000cf78:	f0 04 09 48 	lsl	r8,r8,r4
8000cf7c:	08 16       	sub	r6,r4
8000cf7e:	c0 b8       	rjmp	8000cf94 <__avr32_f64_div_round_subnormal+0xe0>
8000cf80:	f0 04 12 00 	clz	r4,r8
8000cf84:	f9 b4 03 00 	movlo	r4,0
8000cf88:	f7 b4 02 e0 	subhs	r4,-32
8000cf8c:	f0 04 09 49 	lsl	r9,r8,r4
8000cf90:	30 08       	mov	r8,0
8000cf92:	08 16       	sub	r6,r4
8000cf94:	a3 88       	lsr	r8,0x2
8000cf96:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000cf9a:	a3 89       	lsr	r9,0x2
8000cf9c:	cf ca       	rjmp	8000cd94 <__avr32_f64_div+0x40>

8000cf9e <__avr32_f64_div_res_subnormal>:
8000cf9e:	5c 37       	neg	r7
8000cfa0:	2f f7       	sub	r7,-1
8000cfa2:	f1 b7 04 c0 	satu	r7,0x6
8000cfa6:	e0 47 00 20 	cp.w	r7,32
8000cfaa:	c1 54       	brge	8000cfd4 <__avr32_f64_div_res_subnormal+0x36>
8000cfac:	ee 06 11 20 	rsub	r6,r7,32
8000cfb0:	e4 07 0a 42 	lsr	r2,r2,r7
8000cfb4:	e6 06 09 4c 	lsl	r12,r3,r6
8000cfb8:	18 42       	or	r2,r12
8000cfba:	e6 07 0a 43 	lsr	r3,r3,r7
8000cfbe:	f4 06 09 41 	lsl	r1,r10,r6
8000cfc2:	f4 07 0a 4a 	lsr	r10,r10,r7
8000cfc6:	f6 06 09 4c 	lsl	r12,r11,r6
8000cfca:	18 4a       	or	r10,r12
8000cfcc:	f6 07 0a 4b 	lsr	r11,r11,r7
8000cfd0:	30 00       	mov	r0,0
8000cfd2:	c1 58       	rjmp	8000cffc <__avr32_f64_div_res_subnormal+0x5e>
8000cfd4:	ee 06 11 20 	rsub	r6,r7,32
8000cfd8:	f9 b0 00 00 	moveq	r0,0
8000cfdc:	f9 bc 00 00 	moveq	r12,0
8000cfe0:	c0 50       	breq	8000cfea <__avr32_f64_div_res_subnormal+0x4c>
8000cfe2:	f4 06 09 40 	lsl	r0,r10,r6
8000cfe6:	f6 06 09 4c 	lsl	r12,r11,r6
8000cfea:	e6 07 0a 42 	lsr	r2,r3,r7
8000cfee:	30 03       	mov	r3,0
8000cff0:	f4 07 0a 41 	lsr	r1,r10,r7
8000cff4:	18 41       	or	r1,r12
8000cff6:	f6 07 0a 4a 	lsr	r10,r11,r7
8000cffa:	30 0b       	mov	r11,0
8000cffc:	e0 12 ff 00 	andl	r2,0xff00
8000d000:	e8 12 00 80 	orl	r2,0x80
8000d004:	e6 08 06 46 	mulu.d	r6,r3,r8
8000d008:	e4 09 07 46 	macu.d	r6,r2,r9
8000d00c:	e4 08 06 44 	mulu.d	r4,r2,r8
8000d010:	e6 09 06 48 	mulu.d	r8,r3,r9
8000d014:	0c 05       	add	r5,r6
8000d016:	f0 07 00 48 	adc	r8,r8,r7
8000d01a:	5c 09       	acr	r9
8000d01c:	30 07       	mov	r7,0
8000d01e:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000d022:	00 34       	cp.w	r4,r0
8000d024:	e2 05 13 00 	cpc	r5,r1
8000d028:	c4 6b       	rjmp	8000ceb4 <__avr32_f64_div_round_subnormal>
8000d02a:	1c 9b       	mov	r11,lr
8000d02c:	e6 1b 80 00 	andh	r11,0x8000,COH
8000d030:	30 0a       	mov	r10,0
8000d032:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000d036:	3f fb       	mov	r11,-1
8000d038:	30 0a       	mov	r10,0
8000d03a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000d03e:	f5 eb 10 04 	or	r4,r10,r11
8000d042:	c0 90       	breq	8000d054 <__avr32_f64_div_op1_zero>
8000d044:	1c 9b       	mov	r11,lr
8000d046:	e6 1b 80 00 	andh	r11,0x8000,COH
8000d04a:	ea 1b 7f f0 	orh	r11,0x7ff0
8000d04e:	30 0a       	mov	r10,0
8000d050:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000d054 <__avr32_f64_div_op1_zero>:
8000d054:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000d058:	ce f0       	breq	8000d036 <__avr32_f64_div_res_subnormal+0x98>
8000d05a:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000d05e:	e0 44 07 ff 	cp.w	r4,2047
8000d062:	ce 41       	brne	8000d02a <__avr32_f64_div_res_subnormal+0x8c>
8000d064:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000d068:	ce 10       	breq	8000d02a <__avr32_f64_div_res_subnormal+0x8c>
8000d06a:	ce 6b       	rjmp	8000d036 <__avr32_f64_div_res_subnormal+0x98>

8000d06c <__avr32_udiv64>:
8000d06c:	d4 31       	pushm	r0-r7,lr
8000d06e:	1a 97       	mov	r7,sp
8000d070:	20 3d       	sub	sp,12
8000d072:	10 9c       	mov	r12,r8
8000d074:	12 9e       	mov	lr,r9
8000d076:	14 93       	mov	r3,r10
8000d078:	58 09       	cp.w	r9,0
8000d07a:	e0 81 00 bd 	brne	8000d1f4 <__avr32_udiv64+0x188>
8000d07e:	16 38       	cp.w	r8,r11
8000d080:	e0 88 00 40 	brls	8000d100 <__avr32_udiv64+0x94>
8000d084:	f0 08 12 00 	clz	r8,r8
8000d088:	c0 d0       	breq	8000d0a2 <__avr32_udiv64+0x36>
8000d08a:	f6 08 09 4b 	lsl	r11,r11,r8
8000d08e:	f0 09 11 20 	rsub	r9,r8,32
8000d092:	f8 08 09 4c 	lsl	r12,r12,r8
8000d096:	f4 09 0a 49 	lsr	r9,r10,r9
8000d09a:	f4 08 09 43 	lsl	r3,r10,r8
8000d09e:	f3 eb 10 0b 	or	r11,r9,r11
8000d0a2:	f8 0e 16 10 	lsr	lr,r12,0x10
8000d0a6:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000d0aa:	f6 0e 0d 00 	divu	r0,r11,lr
8000d0ae:	e6 0b 16 10 	lsr	r11,r3,0x10
8000d0b2:	00 99       	mov	r9,r0
8000d0b4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000d0b8:	e0 0a 02 48 	mul	r8,r0,r10
8000d0bc:	10 3b       	cp.w	r11,r8
8000d0be:	c0 a2       	brcc	8000d0d2 <__avr32_udiv64+0x66>
8000d0c0:	20 19       	sub	r9,1
8000d0c2:	18 0b       	add	r11,r12
8000d0c4:	18 3b       	cp.w	r11,r12
8000d0c6:	c0 63       	brcs	8000d0d2 <__avr32_udiv64+0x66>
8000d0c8:	10 3b       	cp.w	r11,r8
8000d0ca:	f7 b9 03 01 	sublo	r9,1
8000d0ce:	f7 dc e3 0b 	addcs	r11,r11,r12
8000d0d2:	f6 08 01 01 	sub	r1,r11,r8
8000d0d6:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000d0da:	e2 0e 0d 00 	divu	r0,r1,lr
8000d0de:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000d0e2:	00 98       	mov	r8,r0
8000d0e4:	e0 0a 02 4a 	mul	r10,r0,r10
8000d0e8:	14 33       	cp.w	r3,r10
8000d0ea:	c0 82       	brcc	8000d0fa <__avr32_udiv64+0x8e>
8000d0ec:	20 18       	sub	r8,1
8000d0ee:	18 03       	add	r3,r12
8000d0f0:	18 33       	cp.w	r3,r12
8000d0f2:	c0 43       	brcs	8000d0fa <__avr32_udiv64+0x8e>
8000d0f4:	14 33       	cp.w	r3,r10
8000d0f6:	f7 b8 03 01 	sublo	r8,1
8000d0fa:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000d0fe:	cd f8       	rjmp	8000d2bc <__avr32_udiv64+0x250>
8000d100:	58 08       	cp.w	r8,0
8000d102:	c0 51       	brne	8000d10c <__avr32_udiv64+0xa0>
8000d104:	30 19       	mov	r9,1
8000d106:	f2 08 0d 08 	divu	r8,r9,r8
8000d10a:	10 9c       	mov	r12,r8
8000d10c:	f8 06 12 00 	clz	r6,r12
8000d110:	c0 41       	brne	8000d118 <__avr32_udiv64+0xac>
8000d112:	18 1b       	sub	r11,r12
8000d114:	30 19       	mov	r9,1
8000d116:	c4 08       	rjmp	8000d196 <__avr32_udiv64+0x12a>
8000d118:	ec 01 11 20 	rsub	r1,r6,32
8000d11c:	f4 01 0a 49 	lsr	r9,r10,r1
8000d120:	f8 06 09 4c 	lsl	r12,r12,r6
8000d124:	f6 06 09 48 	lsl	r8,r11,r6
8000d128:	f6 01 0a 41 	lsr	r1,r11,r1
8000d12c:	f3 e8 10 08 	or	r8,r9,r8
8000d130:	f8 03 16 10 	lsr	r3,r12,0x10
8000d134:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000d138:	e2 03 0d 00 	divu	r0,r1,r3
8000d13c:	f0 0b 16 10 	lsr	r11,r8,0x10
8000d140:	00 9e       	mov	lr,r0
8000d142:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000d146:	e0 05 02 49 	mul	r9,r0,r5
8000d14a:	12 3b       	cp.w	r11,r9
8000d14c:	c0 a2       	brcc	8000d160 <__avr32_udiv64+0xf4>
8000d14e:	20 1e       	sub	lr,1
8000d150:	18 0b       	add	r11,r12
8000d152:	18 3b       	cp.w	r11,r12
8000d154:	c0 63       	brcs	8000d160 <__avr32_udiv64+0xf4>
8000d156:	12 3b       	cp.w	r11,r9
8000d158:	f7 be 03 01 	sublo	lr,1
8000d15c:	f7 dc e3 0b 	addcs	r11,r11,r12
8000d160:	12 1b       	sub	r11,r9
8000d162:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000d166:	f6 03 0d 02 	divu	r2,r11,r3
8000d16a:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000d16e:	04 99       	mov	r9,r2
8000d170:	e4 05 02 4b 	mul	r11,r2,r5
8000d174:	16 38       	cp.w	r8,r11
8000d176:	c0 a2       	brcc	8000d18a <__avr32_udiv64+0x11e>
8000d178:	20 19       	sub	r9,1
8000d17a:	18 08       	add	r8,r12
8000d17c:	18 38       	cp.w	r8,r12
8000d17e:	c0 63       	brcs	8000d18a <__avr32_udiv64+0x11e>
8000d180:	16 38       	cp.w	r8,r11
8000d182:	f7 b9 03 01 	sublo	r9,1
8000d186:	f1 dc e3 08 	addcs	r8,r8,r12
8000d18a:	f4 06 09 43 	lsl	r3,r10,r6
8000d18e:	f0 0b 01 0b 	sub	r11,r8,r11
8000d192:	f3 ee 11 09 	or	r9,r9,lr<<0x10
8000d196:	f8 06 16 10 	lsr	r6,r12,0x10
8000d19a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000d19e:	f6 06 0d 00 	divu	r0,r11,r6
8000d1a2:	e6 0b 16 10 	lsr	r11,r3,0x10
8000d1a6:	00 9a       	mov	r10,r0
8000d1a8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000d1ac:	e0 0e 02 48 	mul	r8,r0,lr
8000d1b0:	10 3b       	cp.w	r11,r8
8000d1b2:	c0 a2       	brcc	8000d1c6 <__avr32_udiv64+0x15a>
8000d1b4:	20 1a       	sub	r10,1
8000d1b6:	18 0b       	add	r11,r12
8000d1b8:	18 3b       	cp.w	r11,r12
8000d1ba:	c0 63       	brcs	8000d1c6 <__avr32_udiv64+0x15a>
8000d1bc:	10 3b       	cp.w	r11,r8
8000d1be:	f7 ba 03 01 	sublo	r10,1
8000d1c2:	f7 dc e3 0b 	addcs	r11,r11,r12
8000d1c6:	f6 08 01 01 	sub	r1,r11,r8
8000d1ca:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000d1ce:	e2 06 0d 00 	divu	r0,r1,r6
8000d1d2:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000d1d6:	00 98       	mov	r8,r0
8000d1d8:	e0 0e 02 4b 	mul	r11,r0,lr
8000d1dc:	16 33       	cp.w	r3,r11
8000d1de:	c0 82       	brcc	8000d1ee <__avr32_udiv64+0x182>
8000d1e0:	20 18       	sub	r8,1
8000d1e2:	18 03       	add	r3,r12
8000d1e4:	18 33       	cp.w	r3,r12
8000d1e6:	c0 43       	brcs	8000d1ee <__avr32_udiv64+0x182>
8000d1e8:	16 33       	cp.w	r3,r11
8000d1ea:	f7 b8 03 01 	sublo	r8,1
8000d1ee:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000d1f2:	c6 98       	rjmp	8000d2c4 <__avr32_udiv64+0x258>
8000d1f4:	16 39       	cp.w	r9,r11
8000d1f6:	e0 8b 00 65 	brhi	8000d2c0 <__avr32_udiv64+0x254>
8000d1fa:	f2 09 12 00 	clz	r9,r9
8000d1fe:	c0 b1       	brne	8000d214 <__avr32_udiv64+0x1a8>
8000d200:	10 3a       	cp.w	r10,r8
8000d202:	5f 2a       	srhs	r10
8000d204:	1c 3b       	cp.w	r11,lr
8000d206:	5f b8       	srhi	r8
8000d208:	10 4a       	or	r10,r8
8000d20a:	f2 0a 18 00 	cp.b	r10,r9
8000d20e:	c5 90       	breq	8000d2c0 <__avr32_udiv64+0x254>
8000d210:	30 18       	mov	r8,1
8000d212:	c5 98       	rjmp	8000d2c4 <__avr32_udiv64+0x258>
8000d214:	f0 09 09 46 	lsl	r6,r8,r9
8000d218:	f2 03 11 20 	rsub	r3,r9,32
8000d21c:	fc 09 09 4e 	lsl	lr,lr,r9
8000d220:	f0 03 0a 48 	lsr	r8,r8,r3
8000d224:	f6 09 09 4c 	lsl	r12,r11,r9
8000d228:	f4 03 0a 42 	lsr	r2,r10,r3
8000d22c:	ef 46 ff f4 	st.w	r7[-12],r6
8000d230:	f6 03 0a 43 	lsr	r3,r11,r3
8000d234:	18 42       	or	r2,r12
8000d236:	f1 ee 10 0c 	or	r12,r8,lr
8000d23a:	f8 01 16 10 	lsr	r1,r12,0x10
8000d23e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000d242:	e6 01 0d 04 	divu	r4,r3,r1
8000d246:	e4 03 16 10 	lsr	r3,r2,0x10
8000d24a:	08 9e       	mov	lr,r4
8000d24c:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000d250:	e8 06 02 48 	mul	r8,r4,r6
8000d254:	10 33       	cp.w	r3,r8
8000d256:	c0 a2       	brcc	8000d26a <__avr32_udiv64+0x1fe>
8000d258:	20 1e       	sub	lr,1
8000d25a:	18 03       	add	r3,r12
8000d25c:	18 33       	cp.w	r3,r12
8000d25e:	c0 63       	brcs	8000d26a <__avr32_udiv64+0x1fe>
8000d260:	10 33       	cp.w	r3,r8
8000d262:	f7 be 03 01 	sublo	lr,1
8000d266:	e7 dc e3 03 	addcs	r3,r3,r12
8000d26a:	10 13       	sub	r3,r8
8000d26c:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000d270:	e6 01 0d 00 	divu	r0,r3,r1
8000d274:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000d278:	00 98       	mov	r8,r0
8000d27a:	e0 06 02 46 	mul	r6,r0,r6
8000d27e:	0c 3b       	cp.w	r11,r6
8000d280:	c0 a2       	brcc	8000d294 <__avr32_udiv64+0x228>
8000d282:	20 18       	sub	r8,1
8000d284:	18 0b       	add	r11,r12
8000d286:	18 3b       	cp.w	r11,r12
8000d288:	c0 63       	brcs	8000d294 <__avr32_udiv64+0x228>
8000d28a:	0c 3b       	cp.w	r11,r6
8000d28c:	f7 dc e3 0b 	addcs	r11,r11,r12
8000d290:	f7 b8 03 01 	sublo	r8,1
8000d294:	f1 ee 11 08 	or	r8,r8,lr<<0x10
8000d298:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000d29c:	0c 1b       	sub	r11,r6
8000d29e:	f0 04 06 42 	mulu.d	r2,r8,r4
8000d2a2:	06 95       	mov	r5,r3
8000d2a4:	16 35       	cp.w	r5,r11
8000d2a6:	e0 8b 00 0a 	brhi	8000d2ba <__avr32_udiv64+0x24e>
8000d2aa:	5f 0b       	sreq	r11
8000d2ac:	f4 09 09 49 	lsl	r9,r10,r9
8000d2b0:	12 32       	cp.w	r2,r9
8000d2b2:	5f b9       	srhi	r9
8000d2b4:	f7 e9 00 09 	and	r9,r11,r9
8000d2b8:	c0 60       	breq	8000d2c4 <__avr32_udiv64+0x258>
8000d2ba:	20 18       	sub	r8,1
8000d2bc:	30 09       	mov	r9,0
8000d2be:	c0 38       	rjmp	8000d2c4 <__avr32_udiv64+0x258>
8000d2c0:	30 09       	mov	r9,0
8000d2c2:	12 98       	mov	r8,r9
8000d2c4:	10 9a       	mov	r10,r8
8000d2c6:	12 93       	mov	r3,r9
8000d2c8:	10 92       	mov	r2,r8
8000d2ca:	12 9b       	mov	r11,r9
8000d2cc:	2f dd       	sub	sp,-12
8000d2ce:	d8 32       	popm	r0-r7,pc

8000d2d0 <__avr32_umod64>:
8000d2d0:	d4 31       	pushm	r0-r7,lr
8000d2d2:	1a 97       	mov	r7,sp
8000d2d4:	20 3d       	sub	sp,12
8000d2d6:	10 9c       	mov	r12,r8
8000d2d8:	12 95       	mov	r5,r9
8000d2da:	14 9e       	mov	lr,r10
8000d2dc:	16 91       	mov	r1,r11
8000d2de:	16 96       	mov	r6,r11
8000d2e0:	58 09       	cp.w	r9,0
8000d2e2:	e0 81 00 81 	brne	8000d3e4 <__avr32_umod64+0x114>
8000d2e6:	16 38       	cp.w	r8,r11
8000d2e8:	e0 88 00 12 	brls	8000d30c <__avr32_umod64+0x3c>
8000d2ec:	f0 08 12 00 	clz	r8,r8
8000d2f0:	c4 e0       	breq	8000d38c <__avr32_umod64+0xbc>
8000d2f2:	f6 08 09 46 	lsl	r6,r11,r8
8000d2f6:	f8 08 09 4c 	lsl	r12,r12,r8
8000d2fa:	f0 0b 11 20 	rsub	r11,r8,32
8000d2fe:	f4 08 09 4e 	lsl	lr,r10,r8
8000d302:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000d306:	f7 e6 10 06 	or	r6,r11,r6
8000d30a:	c4 18       	rjmp	8000d38c <__avr32_umod64+0xbc>
8000d30c:	58 08       	cp.w	r8,0
8000d30e:	c0 51       	brne	8000d318 <__avr32_umod64+0x48>
8000d310:	30 19       	mov	r9,1
8000d312:	f2 08 0d 08 	divu	r8,r9,r8
8000d316:	10 9c       	mov	r12,r8
8000d318:	f8 08 12 00 	clz	r8,r12
8000d31c:	c0 31       	brne	8000d322 <__avr32_umod64+0x52>
8000d31e:	18 16       	sub	r6,r12
8000d320:	c3 68       	rjmp	8000d38c <__avr32_umod64+0xbc>
8000d322:	f0 03 11 20 	rsub	r3,r8,32
8000d326:	f4 03 0a 4b 	lsr	r11,r10,r3
8000d32a:	f8 08 09 4c 	lsl	r12,r12,r8
8000d32e:	ec 08 09 49 	lsl	r9,r6,r8
8000d332:	ec 03 0a 43 	lsr	r3,r6,r3
8000d336:	f7 e9 10 09 	or	r9,r11,r9
8000d33a:	f8 05 16 10 	lsr	r5,r12,0x10
8000d33e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000d342:	e6 05 0d 02 	divu	r2,r3,r5
8000d346:	f2 0e 16 10 	lsr	lr,r9,0x10
8000d34a:	ec 02 02 4b 	mul	r11,r6,r2
8000d34e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000d352:	16 3e       	cp.w	lr,r11
8000d354:	c0 72       	brcc	8000d362 <__avr32_umod64+0x92>
8000d356:	18 0e       	add	lr,r12
8000d358:	18 3e       	cp.w	lr,r12
8000d35a:	c0 43       	brcs	8000d362 <__avr32_umod64+0x92>
8000d35c:	16 3e       	cp.w	lr,r11
8000d35e:	fd dc e3 0e 	addcs	lr,lr,r12
8000d362:	fc 0b 01 03 	sub	r3,lr,r11
8000d366:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000d36a:	e6 05 0d 02 	divu	r2,r3,r5
8000d36e:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000d372:	a5 36       	mul	r6,r2
8000d374:	0c 39       	cp.w	r9,r6
8000d376:	c0 72       	brcc	8000d384 <__avr32_umod64+0xb4>
8000d378:	18 09       	add	r9,r12
8000d37a:	18 39       	cp.w	r9,r12
8000d37c:	c0 43       	brcs	8000d384 <__avr32_umod64+0xb4>
8000d37e:	0c 39       	cp.w	r9,r6
8000d380:	f3 dc e3 09 	addcs	r9,r9,r12
8000d384:	f2 06 01 06 	sub	r6,r9,r6
8000d388:	f4 08 09 4e 	lsl	lr,r10,r8
8000d38c:	f8 0a 16 10 	lsr	r10,r12,0x10
8000d390:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000d394:	ec 0a 0d 02 	divu	r2,r6,r10
8000d398:	fc 09 16 10 	lsr	r9,lr,0x10
8000d39c:	ea 02 02 4b 	mul	r11,r5,r2
8000d3a0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000d3a4:	16 39       	cp.w	r9,r11
8000d3a6:	c0 72       	brcc	8000d3b4 <__avr32_umod64+0xe4>
8000d3a8:	18 09       	add	r9,r12
8000d3aa:	18 39       	cp.w	r9,r12
8000d3ac:	c0 43       	brcs	8000d3b4 <__avr32_umod64+0xe4>
8000d3ae:	16 39       	cp.w	r9,r11
8000d3b0:	f3 dc e3 09 	addcs	r9,r9,r12
8000d3b4:	f2 0b 01 0b 	sub	r11,r9,r11
8000d3b8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000d3bc:	f6 0a 0d 0a 	divu	r10,r11,r10
8000d3c0:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000d3c4:	ea 0a 02 4a 	mul	r10,r5,r10
8000d3c8:	14 3e       	cp.w	lr,r10
8000d3ca:	c0 72       	brcc	8000d3d8 <__avr32_umod64+0x108>
8000d3cc:	18 0e       	add	lr,r12
8000d3ce:	18 3e       	cp.w	lr,r12
8000d3d0:	c0 43       	brcs	8000d3d8 <__avr32_umod64+0x108>
8000d3d2:	14 3e       	cp.w	lr,r10
8000d3d4:	fd dc e3 0e 	addcs	lr,lr,r12
8000d3d8:	fc 0a 01 0a 	sub	r10,lr,r10
8000d3dc:	30 0b       	mov	r11,0
8000d3de:	f4 08 0a 4a 	lsr	r10,r10,r8
8000d3e2:	c7 b8       	rjmp	8000d4d8 <__avr32_umod64+0x208>
8000d3e4:	16 39       	cp.w	r9,r11
8000d3e6:	e0 8b 00 79 	brhi	8000d4d8 <__avr32_umod64+0x208>
8000d3ea:	f2 09 12 00 	clz	r9,r9
8000d3ee:	c1 21       	brne	8000d412 <__avr32_umod64+0x142>
8000d3f0:	10 3a       	cp.w	r10,r8
8000d3f2:	5f 2b       	srhs	r11
8000d3f4:	0a 31       	cp.w	r1,r5
8000d3f6:	5f ba       	srhi	r10
8000d3f8:	f7 ea 10 0a 	or	r10,r11,r10
8000d3fc:	f2 0a 18 00 	cp.b	r10,r9
8000d400:	c0 60       	breq	8000d40c <__avr32_umod64+0x13c>
8000d402:	fc 08 01 0c 	sub	r12,lr,r8
8000d406:	e2 05 01 46 	sbc	r6,r1,r5
8000d40a:	18 9e       	mov	lr,r12
8000d40c:	0c 9b       	mov	r11,r6
8000d40e:	1c 9a       	mov	r10,lr
8000d410:	c6 48       	rjmp	8000d4d8 <__avr32_umod64+0x208>
8000d412:	ea 09 09 4c 	lsl	r12,r5,r9
8000d416:	f2 06 11 20 	rsub	r6,r9,32
8000d41a:	f6 09 09 4b 	lsl	r11,r11,r9
8000d41e:	f0 09 09 42 	lsl	r2,r8,r9
8000d422:	ef 46 ff f4 	st.w	r7[-12],r6
8000d426:	f0 06 0a 48 	lsr	r8,r8,r6
8000d42a:	18 48       	or	r8,r12
8000d42c:	e2 06 0a 4c 	lsr	r12,r1,r6
8000d430:	f4 09 09 43 	lsl	r3,r10,r9
8000d434:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000d438:	f4 06 0a 4a 	lsr	r10,r10,r6
8000d43c:	16 4a       	or	r10,r11
8000d43e:	f0 0b 16 10 	lsr	r11,r8,0x10
8000d442:	f8 0b 0d 04 	divu	r4,r12,r11
8000d446:	f4 0c 16 10 	lsr	r12,r10,0x10
8000d44a:	08 91       	mov	r1,r4
8000d44c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000d450:	e8 0e 02 46 	mul	r6,r4,lr
8000d454:	0c 3c       	cp.w	r12,r6
8000d456:	c0 a2       	brcc	8000d46a <__avr32_umod64+0x19a>
8000d458:	20 11       	sub	r1,1
8000d45a:	10 0c       	add	r12,r8
8000d45c:	10 3c       	cp.w	r12,r8
8000d45e:	c0 63       	brcs	8000d46a <__avr32_umod64+0x19a>
8000d460:	0c 3c       	cp.w	r12,r6
8000d462:	f7 b1 03 01 	sublo	r1,1
8000d466:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000d46a:	0c 1c       	sub	r12,r6
8000d46c:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000d470:	f8 0b 0d 04 	divu	r4,r12,r11
8000d474:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000d478:	08 96       	mov	r6,r4
8000d47a:	e8 0e 02 4e 	mul	lr,r4,lr
8000d47e:	1c 3b       	cp.w	r11,lr
8000d480:	c0 a2       	brcc	8000d494 <__avr32_umod64+0x1c4>
8000d482:	20 16       	sub	r6,1
8000d484:	10 0b       	add	r11,r8
8000d486:	10 3b       	cp.w	r11,r8
8000d488:	c0 63       	brcs	8000d494 <__avr32_umod64+0x1c4>
8000d48a:	1c 3b       	cp.w	r11,lr
8000d48c:	f7 b6 03 01 	sublo	r6,1
8000d490:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000d494:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000d498:	1c 1b       	sub	r11,lr
8000d49a:	e2 02 06 40 	mulu.d	r0,r1,r2
8000d49e:	00 9e       	mov	lr,r0
8000d4a0:	02 9c       	mov	r12,r1
8000d4a2:	16 3c       	cp.w	r12,r11
8000d4a4:	e0 8b 00 08 	brhi	8000d4b4 <__avr32_umod64+0x1e4>
8000d4a8:	5f 06       	sreq	r6
8000d4aa:	06 30       	cp.w	r0,r3
8000d4ac:	5f ba       	srhi	r10
8000d4ae:	ed ea 00 0a 	and	r10,r6,r10
8000d4b2:	c0 60       	breq	8000d4be <__avr32_umod64+0x1ee>
8000d4b4:	fc 02 01 04 	sub	r4,lr,r2
8000d4b8:	f8 08 01 4c 	sbc	r12,r12,r8
8000d4bc:	08 9e       	mov	lr,r4
8000d4be:	e6 0e 01 0a 	sub	r10,r3,lr
8000d4c2:	f6 0c 01 4c 	sbc	r12,r11,r12
8000d4c6:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000d4ca:	f8 09 0a 4b 	lsr	r11,r12,r9
8000d4ce:	f4 09 0a 4a 	lsr	r10,r10,r9
8000d4d2:	f8 01 09 4c 	lsl	r12,r12,r1
8000d4d6:	18 4a       	or	r10,r12
8000d4d8:	2f dd       	sub	sp,-12
8000d4da:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000d600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000d600:	c0 08       	rjmp	8000d600 <_evba>
	...

8000d604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000d604:	c0 08       	rjmp	8000d604 <_handle_TLB_Multiple_Hit>
	...

8000d608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000d608:	c0 08       	rjmp	8000d608 <_handle_Bus_Error_Data_Fetch>
	...

8000d60c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000d60c:	c0 08       	rjmp	8000d60c <_handle_Bus_Error_Instruction_Fetch>
	...

8000d610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000d610:	c0 08       	rjmp	8000d610 <_handle_NMI>
	...

8000d614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000d614:	c0 08       	rjmp	8000d614 <_handle_Instruction_Address>
	...

8000d618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000d618:	c0 08       	rjmp	8000d618 <_handle_ITLB_Protection>
	...

8000d61c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000d61c:	c0 08       	rjmp	8000d61c <_handle_Breakpoint>
	...

8000d620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000d620:	c0 08       	rjmp	8000d620 <_handle_Illegal_Opcode>
	...

8000d624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000d624:	c0 08       	rjmp	8000d624 <_handle_Unimplemented_Instruction>
	...

8000d628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000d628:	c0 08       	rjmp	8000d628 <_handle_Privilege_Violation>
	...

8000d62c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000d62c:	c0 08       	rjmp	8000d62c <_handle_Floating_Point>
	...

8000d630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000d630:	c0 08       	rjmp	8000d630 <_handle_Coprocessor_Absent>
	...

8000d634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000d634:	c0 08       	rjmp	8000d634 <_handle_Data_Address_Read>
	...

8000d638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000d638:	c0 08       	rjmp	8000d638 <_handle_Data_Address_Write>
	...

8000d63c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000d63c:	c0 08       	rjmp	8000d63c <_handle_DTLB_Protection_Read>
	...

8000d640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000d640:	c0 08       	rjmp	8000d640 <_handle_DTLB_Protection_Write>
	...

8000d644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000d644:	c0 08       	rjmp	8000d644 <_handle_DTLB_Modified>
	...

8000d650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000d650:	c0 08       	rjmp	8000d650 <_handle_ITLB_Miss>
	...

8000d660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000d660:	c0 08       	rjmp	8000d660 <_handle_DTLB_Miss_Read>
	...

8000d670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000d670:	c0 08       	rjmp	8000d670 <_handle_DTLB_Miss_Write>
	...

8000d700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000d700:	c0 08       	rjmp	8000d700 <_handle_Supervisor_Call>
8000d702:	d7 03       	nop

8000d704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000d704:	30 0c       	mov	r12,0
8000d706:	fe b0 af d3 	rcall	800036ac <_get_interrupt_handler>
8000d70a:	58 0c       	cp.w	r12,0
8000d70c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000d710:	d6 03       	rete

8000d712 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000d712:	30 1c       	mov	r12,1
8000d714:	fe b0 af cc 	rcall	800036ac <_get_interrupt_handler>
8000d718:	58 0c       	cp.w	r12,0
8000d71a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000d71e:	d6 03       	rete

8000d720 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000d720:	30 2c       	mov	r12,2
8000d722:	fe b0 af c5 	rcall	800036ac <_get_interrupt_handler>
8000d726:	58 0c       	cp.w	r12,0
8000d728:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000d72c:	d6 03       	rete

8000d72e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000d72e:	30 3c       	mov	r12,3
8000d730:	fe b0 af be 	rcall	800036ac <_get_interrupt_handler>
8000d734:	58 0c       	cp.w	r12,0
8000d736:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000d73a:	d6 03       	rete
8000d73c:	d7 03       	nop
8000d73e:	d7 03       	nop
8000d740:	d7 03       	nop
8000d742:	d7 03       	nop
8000d744:	d7 03       	nop
8000d746:	d7 03       	nop
8000d748:	d7 03       	nop
8000d74a:	d7 03       	nop
8000d74c:	d7 03       	nop
8000d74e:	d7 03       	nop
8000d750:	d7 03       	nop
8000d752:	d7 03       	nop
8000d754:	d7 03       	nop
8000d756:	d7 03       	nop
8000d758:	d7 03       	nop
8000d75a:	d7 03       	nop
8000d75c:	d7 03       	nop
8000d75e:	d7 03       	nop
8000d760:	d7 03       	nop
8000d762:	d7 03       	nop
8000d764:	d7 03       	nop
8000d766:	d7 03       	nop
8000d768:	d7 03       	nop
8000d76a:	d7 03       	nop
8000d76c:	d7 03       	nop
8000d76e:	d7 03       	nop
8000d770:	d7 03       	nop
8000d772:	d7 03       	nop
8000d774:	d7 03       	nop
8000d776:	d7 03       	nop
8000d778:	d7 03       	nop
8000d77a:	d7 03       	nop
8000d77c:	d7 03       	nop
8000d77e:	d7 03       	nop
8000d780:	d7 03       	nop
8000d782:	d7 03       	nop
8000d784:	d7 03       	nop
8000d786:	d7 03       	nop
8000d788:	d7 03       	nop
8000d78a:	d7 03       	nop
8000d78c:	d7 03       	nop
8000d78e:	d7 03       	nop
8000d790:	d7 03       	nop
8000d792:	d7 03       	nop
8000d794:	d7 03       	nop
8000d796:	d7 03       	nop
8000d798:	d7 03       	nop
8000d79a:	d7 03       	nop
8000d79c:	d7 03       	nop
8000d79e:	d7 03       	nop
8000d7a0:	d7 03       	nop
8000d7a2:	d7 03       	nop
8000d7a4:	d7 03       	nop
8000d7a6:	d7 03       	nop
8000d7a8:	d7 03       	nop
8000d7aa:	d7 03       	nop
8000d7ac:	d7 03       	nop
8000d7ae:	d7 03       	nop
8000d7b0:	d7 03       	nop
8000d7b2:	d7 03       	nop
8000d7b4:	d7 03       	nop
8000d7b6:	d7 03       	nop
8000d7b8:	d7 03       	nop
8000d7ba:	d7 03       	nop
8000d7bc:	d7 03       	nop
8000d7be:	d7 03       	nop
8000d7c0:	d7 03       	nop
8000d7c2:	d7 03       	nop
8000d7c4:	d7 03       	nop
8000d7c6:	d7 03       	nop
8000d7c8:	d7 03       	nop
8000d7ca:	d7 03       	nop
8000d7cc:	d7 03       	nop
8000d7ce:	d7 03       	nop
8000d7d0:	d7 03       	nop
8000d7d2:	d7 03       	nop
8000d7d4:	d7 03       	nop
8000d7d6:	d7 03       	nop
8000d7d8:	d7 03       	nop
8000d7da:	d7 03       	nop
8000d7dc:	d7 03       	nop
8000d7de:	d7 03       	nop
8000d7e0:	d7 03       	nop
8000d7e2:	d7 03       	nop
8000d7e4:	d7 03       	nop
8000d7e6:	d7 03       	nop
8000d7e8:	d7 03       	nop
8000d7ea:	d7 03       	nop
8000d7ec:	d7 03       	nop
8000d7ee:	d7 03       	nop
8000d7f0:	d7 03       	nop
8000d7f2:	d7 03       	nop
8000d7f4:	d7 03       	nop
8000d7f6:	d7 03       	nop
8000d7f8:	d7 03       	nop
8000d7fa:	d7 03       	nop
8000d7fc:	d7 03       	nop
8000d7fe:	d7 03       	nop
