// Seed: 2186364051
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2
);
  supply1 id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri  id_3
);
  wor id_5;
  always @(negedge 1'b0) for (id_5 = 1; id_0; id_3 = id_0) if (id_5) $display(1, 1'h0);
  reg id_6;
  always @(posedge id_0) id_6 <= #id_0 1;
  module_0(
      id_2, id_0, id_3
  );
endmodule
