
---------- Begin Simulation Statistics ----------
final_tick                                66413026000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81423                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806620                       # Number of bytes of host memory used
host_op_rate                                   149282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   111.49                       # Real time elapsed on the host
host_tick_rate                              595667872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9078150                       # Number of instructions simulated
sim_ops                                      16643973                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066413                       # Number of seconds simulated
sim_ticks                                 66413026000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               532256                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                385                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2944                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            536191                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             512946                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          532256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            19310                       # Number of indirect misses.
system.cpu.branchPred.lookups                  536191                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1509                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1789                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5107778                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11072436                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2964                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     516932                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5733                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          104149                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9078150                       # Number of instructions committed
system.cpu.commit.committedOps               16643973                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     66374838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.250757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.747084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     56831498     85.62%     85.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5513402      8.31%     93.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2505588      3.77%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       510009      0.77%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       502722      0.76%     99.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       503312      0.76%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1962      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          612      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5733      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66374838                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  634                       # Number of function calls committed.
system.cpu.commit.int_insts                  16640875                       # Number of committed integer instructions.
system.cpu.commit.loads                       4021111                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3068      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10606816     63.73%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1260      0.01%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             16      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               2      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               8      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4021075     24.16%     87.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2011619     12.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           36      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16643973                       # Class of committed instruction
system.cpu.commit.refs                        6032762                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9078150                       # Number of Instructions Simulated
system.cpu.committedOps                      16643973                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.315701                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.315701                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2527342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 108828.550581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108828.550581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 107082.794093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107082.794093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2031219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  53992347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53992347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.196302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.196302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       496123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        496123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  52839041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52839041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.195241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.195241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493441                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2011652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2011652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73952.664414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73952.664414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72047.688636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72047.688636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2011208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2011208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32834983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32834983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31700983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31700983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          440                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.429066                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               289                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         5326                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4538994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4538994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108797.366686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108797.366686                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107051.581217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107051.581217                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4042427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4042427                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  54025181983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54025181983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109400                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       496567                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         496567                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         2686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52870741983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52870741983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.108808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.108808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4538994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4538994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108797.366686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108797.366686                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107051.581217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107051.581217                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4042427                       # number of overall hits
system.cpu.dcache.overall_hits::total         4042427                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  54025181983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54025181983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109400                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       496567                       # number of overall misses
system.cpu.dcache.overall_misses::total        496567                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         2686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  52870741983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52870741983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.108808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.108808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493881                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 492857                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              9.185022                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9571869                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.045473                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            493881                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9571869                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.045473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4536308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks          547                       # number of writebacks
system.cpu.dcache.writebacks::total               547                       # number of writebacks
system.cpu.decode.BlockedCycles              63564894                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16781808                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   719308                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     34114                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3109                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2069412                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4030231                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        440257                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2015671                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                      536191                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1019139                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      65349855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1199                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9170617                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           295                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6218                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008074                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1037547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             514455                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.138085                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           66390837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.253186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.288309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 63465507     95.59%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   253259      0.38%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   189765      0.29%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   192427      0.29%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   254654      0.38%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   439781      0.66%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   127313      0.19%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   127290      0.19%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1340841      2.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             66390837                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       127                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       77                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1019139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1019139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64919.529837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64919.529837                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65977.426637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65977.426637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1018033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018033                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71801000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71801000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1106                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1106                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          220                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          886                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          886                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1019139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1019139                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64919.529837                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64919.529837                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65977.426637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65977.426637                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1018033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018033                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     71801000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71801000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001085                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1106                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1106                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          220                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          886                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          886                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1019139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1019139                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64919.529837                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64919.529837                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65977.426637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65977.426637                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1018033                       # number of overall hits
system.cpu.icache.overall_hits::total         1018033                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     71801000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71801000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001085                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1106                       # number of overall misses
system.cpu.icache.overall_misses::total          1106                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          220                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          886                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          886                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    630                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1150.021445                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2039164                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.945680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               886                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2039164                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.945680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1018919                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          630                       # number of writebacks
system.cpu.icache.writebacks::total               630                       # number of writebacks
system.cpu.idleCycles                           22190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3696                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   520645                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.251520                       # Inst execution rate
system.cpu.iew.exec_refs                      6046865                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2015668                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                52279221                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4037140                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               181                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2018737                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16748119                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4031197                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6177                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              16704220                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    220                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2346                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3109                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2718                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           268                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1502428                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        16029                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7086                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            177                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2801                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            895                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17175002                       # num instructions consuming a value
system.cpu.iew.wb_count                      16699941                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.703330                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12079686                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.251456                       # insts written-back per cycle
system.cpu.iew.wb_sent                       16701400                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27801254                       # number of integer regfile reads
system.cpu.int_regfile_writes                14165830                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.136692                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.136692                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4218      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10655947     63.77%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   40      0.00%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1357      0.01%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    2      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4032441     24.13%     87.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2016264     12.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              40      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             32      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               16710397                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     145                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 282                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                151                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2404                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000144                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1405     58.44%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    536     22.30%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   455     18.93%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.21%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16708438                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           99814229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     16699804                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16852263                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16748051                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  16710397                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  68                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          104145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               476                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             34                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       165715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      66390837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.251697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.643470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            55763349     83.99%     83.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5829030      8.78%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3575929      5.39%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1196417      1.80%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8433      0.01%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6764      0.01%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5734      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3146      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2035      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66390837                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.251613                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1019187                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           3501227                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2000622                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4037140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2018737                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7091121                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      9                       # number of misc regfile writes
system.cpu.numCycles                         66413027                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     66413026000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                56783391                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              25178036                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                6756041                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1285350                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1221                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1488                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              40209885                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               16769199                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            25328358                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1475182                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  21904                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3109                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6841751                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   150322                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               127                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27923943                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2054                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12464207                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             57                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     83117227                       # The number of ROB reads
system.cpu.rob.rob_writes                    33512458                       # The number of ROB writes
system.cpu.timesIdled                             415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        51233                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         51233                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82123.600770                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82123.600770                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  33456497965                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  33456497965                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       407392                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         407392                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst          886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100965.442765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100965.442765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81995.584989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81995.584989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.522573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.522573                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.511287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.511287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data           440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102305.019305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102305.019305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82426.356589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82426.356589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   181                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     26497000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26497000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.588636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.588636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 259                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     21266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.586364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            258                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       493441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110940.304991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110940.304991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90958.298588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90958.298588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  50568477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50568477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.923752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       455817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          125                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          125                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  41448969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41448969000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.923498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       455692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455692                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              623                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks          547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks          547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              547                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494767                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100965.442765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110935.401117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110925.290063                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81995.584989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90953.470775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90944.579681                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37805                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38228                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     46747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  50594974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50641721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.522573                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.923453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922735                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             456076                       # number of demand (read+write) misses
system.l2.demand_misses::total                 456539                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     37144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  41470235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41507379000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.511287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.923198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        455950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            456403                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494767                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 100965.442765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110935.401117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110925.290063                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81995.584989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90953.470775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82123.600770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86784.337679                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 423                       # number of overall hits
system.l2.overall_hits::.cpu.data               37805                       # number of overall hits
system.l2.overall_hits::total                   38228                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     46747000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  50594974000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50641721000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.522573                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.923453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922735                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               463                       # number of overall misses
system.l2.overall_misses::.cpu.data            456076                       # number of overall misses
system.l2.overall_misses::total                456539                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                136                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     37144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  41470235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  33456497965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74963876965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.511287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.923198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.745862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       455950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       407392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           863795                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           442322                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              442325                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 14241                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         859272                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          539                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1706                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.556399                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  8769312                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.178123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.856574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2453.202410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1632.342356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.598926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.398521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997944                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390137                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609863                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    863368                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   8769312                       # Number of tag accesses
system.l2.tags.tagsinuse                  4087.579463                       # Cycle average of tags in use
system.l2.tags.total_refs                     1343745                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    380219                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 480                       # number of writebacks
system.l2.writebacks::total                       480                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      76888.54                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45081.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    455943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    406869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26331.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       831.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      31.83                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         6.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       436541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           436541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            436541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         439383684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    392087902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831908126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         462560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           436541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        439383684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    392087902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            832370686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         462560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               462560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       439302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.823893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.644001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    36.653671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47927     10.91%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       378468     86.15%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11952      2.72%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          562      0.13%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          158      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           97      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       439302                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               55248960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                55249536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                30720                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29180800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     26039744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55249536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30720                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       455950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       406871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30646.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39300.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51574.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29180352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     26039616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 436540.867750853591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 439376937.891672015190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 392085974.218370974064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13883000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17919277250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  20984139249                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  25375950.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 431722.535877223825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks  12180456000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1743782                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                422                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          455950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       406871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              863274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                480                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    49.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             53967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             53983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             54278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             54069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             54275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             54402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000370120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     371.964286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    230.224124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    689.994980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2      7.14%      7.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18     64.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      3.57%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  455970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  406536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    863274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                863274                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      863274                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 49.12                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   424043                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4316325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   66412785000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             38917299499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  22731080749                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  480                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        480                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.58                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     358                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           6372431280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1571685360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23572015410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            616.849587                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     42663000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2217540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    446949250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   12008772000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51697101750                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            114426720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                835340220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       171799200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3084765600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5242264560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            40966847670                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          52143827250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2119320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6357475620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1565002320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23579588430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            616.564983                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     44977000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2217540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      2474750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    459118250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11976115750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  51712800250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            115360800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                831810870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       176131680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3078946500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5242264560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1146240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            40947946260                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          52174182000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 219240                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2585481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2585481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2585481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     55280256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     55280256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55280256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1724127999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4618886251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            863274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  863274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              863274                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       858933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1722207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             863016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          480                       # Transaction distribution
system.membus.trans_dist::CleanEvict           858453                       # Transaction distribution
system.membus.trans_dist::ReadExReq               258                       # Transaction distribution
system.membus.trans_dist::ReadExResp              258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        863016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1483020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31643392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31740352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66413026000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          990605000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2658999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481643999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     30720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1761504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029579                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.169427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1709401     97.04%     97.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52102      2.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1761504                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       493486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        52092                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       988253                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          52093                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1266737                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            494327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1027                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          629                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1351102                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           407465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             440                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493441                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
