Classic Timing Analyzer report for Lab3
Tue Nov 12 14:07:05 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                            ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 9.723 ns                         ; fetch_unit:inst6|pc_out[5]                      ; pc_out[5]                                       ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 53.06 MHz ( period = 18.846 ns ) ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[3]                                ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; fetch_unit:inst6|pc_out[3]                      ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; 27           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                 ;                                                 ;            ;          ; 27           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                            ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 53.06 MHz ( period = 18.846 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 53.11 MHz ( period = 18.830 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.589 ns                ;
; N/A                                     ; 53.41 MHz ( period = 18.722 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 53.61 MHz ( period = 18.654 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.496 ns                ;
; N/A                                     ; 53.64 MHz ( period = 18.642 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.490 ns                ;
; N/A                                     ; 53.73 MHz ( period = 18.610 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 53.95 MHz ( period = 18.536 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 53.95 MHz ( period = 18.536 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 53.97 MHz ( period = 18.530 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.439 ns                ;
; N/A                                     ; 54.09 MHz ( period = 18.488 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 54.15 MHz ( period = 18.468 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 54.17 MHz ( period = 18.460 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; 54.55 MHz ( period = 18.332 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.342 ns                ;
; N/A                                     ; 54.55 MHz ( period = 18.332 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.342 ns                ;
; N/A                                     ; 54.57 MHz ( period = 18.326 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 54.62 MHz ( period = 18.308 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; 54.79 MHz ( period = 18.252 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.270 ns                ;
; N/A                                     ; 54.95 MHz ( period = 18.200 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.270 ns                ;
; N/A                                     ; 54.99 MHz ( period = 18.186 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 55.31 MHz ( period = 18.080 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.210 ns                ;
; N/A                                     ; 55.62 MHz ( period = 17.978 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 55.87 MHz ( period = 17.900 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; 56.09 MHz ( period = 17.830 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.060 ns                ;
; N/A                                     ; 56.23 MHz ( period = 17.784 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; 56.31 MHz ( period = 17.758 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 56.51 MHz ( period = 17.696 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.022 ns                ;
; N/A                                     ; 56.87 MHz ( period = 17.584 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; 56.87 MHz ( period = 17.584 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; 56.89 MHz ( period = 17.578 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 56.97 MHz ( period = 17.554 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 58.13 MHz ( period = 17.204 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 3.776 ns                ;
; N/A                                     ; 58.23 MHz ( period = 17.174 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 58.61 MHz ( period = 17.062 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 58.61 MHz ( period = 17.062 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.038 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 58.87 MHz ( period = 16.986 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 59.02 MHz ( period = 16.942 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 59.31 MHz ( period = 16.860 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 59.55 MHz ( period = 16.794 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.744 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[3]                ; clock      ; clock    ; None                        ; None                      ; 3.546 ns                ;
; N/A                                     ; 59.82 MHz ( period = 16.718 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 60.23 MHz ( period = 16.602 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[2]                ; clock      ; clock    ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 60.33 MHz ( period = 16.576 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 3.437 ns                ;
; N/A                                     ; 60.85 MHz ( period = 16.434 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 61.00 MHz ( period = 16.394 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 61.53 MHz ( period = 16.252 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 61.89 MHz ( period = 16.158 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[3]                ; clock      ; clock    ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 62.07 MHz ( period = 16.110 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 62.44 MHz ( period = 16.016 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[2]                ; clock      ; clock    ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 62.51 MHz ( period = 15.998 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 63.17 MHz ( period = 15.830 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[1]                ; clock      ; clock    ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 64.34 MHz ( period = 15.542 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[1]                ; clock      ; clock    ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 64.59 MHz ( period = 15.482 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[3]                ; clock      ; clock    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 64.75 MHz ( period = 15.444 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 2.872 ns                ;
; N/A                                     ; 65.97 MHz ( period = 15.158 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[2]                ; clock      ; clock    ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.014 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[3]                ; clock      ; clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; 66.84 MHz ( period = 14.962 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[1]                ; clock      ; clock    ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; Instruction_rom_sample:inst7|instruction_out[1] ; alu:inst3|result[0]                ; clock      ; clock    ; None                        ; None                      ; 2.556 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.246 ns )                    ; Instruction_rom_sample:inst7|instruction_out[0] ; alu:inst3|result[0]                ; clock      ; clock    ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 70.21 MHz ( period = 14.242 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[2]                ; clock      ; clock    ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 70.44 MHz ( period = 14.196 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; alu:inst3|result[0]                ; clock      ; clock    ; None                        ; None                      ; 2.247 ns                ;
; N/A                                     ; 70.92 MHz ( period = 14.100 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[1]                ; clock      ; clock    ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 75.00 MHz ( period = 13.334 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; alu:inst3|result[0]                ; clock      ; clock    ; None                        ; None                      ; 1.815 ns                ;
; N/A                                     ; 78.75 MHz ( period = 12.698 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; control_unit:inst|reg_write_val[2] ; clock      ; clock    ; None                        ; None                      ; 1.496 ns                ;
; N/A                                     ; 80.18 MHz ( period = 12.472 ns )                    ; Instruction_rom_sample:inst7|instruction_out[3] ; control_unit:inst|reg_write_val[0] ; clock      ; clock    ; None                        ; None                      ; 1.381 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; Instruction_rom_sample:inst7|instruction_out[8] ; control_unit:inst|reg_write_val[2] ; clock      ; clock    ; None                        ; None                      ; 1.112 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.808 ns                ;
; N/A                                     ; 83.78 MHz ( period = 11.936 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 5.748 ns                ;
; N/A                                     ; 87.57 MHz ( period = 11.420 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.491 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.288 ns                ;
; N/A                                     ; 91.24 MHz ( period = 10.960 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.266 ns                ;
; N/A                                     ; 91.31 MHz ( period = 10.952 ns )                    ; Instruction_rom_sample:inst7|instruction_out[8] ; control_unit:inst|mem_read         ; clock      ; clock    ; None                        ; None                      ; 0.507 ns                ;
; N/A                                     ; 91.34 MHz ( period = 10.948 ns )                    ; Instruction_rom_sample:inst7|instruction_out[8] ; control_unit:inst|reg_write_val[0] ; clock      ; clock    ; None                        ; None                      ; 0.505 ns                ;
; N/A                                     ; 91.34 MHz ( period = 10.948 ns )                    ; Instruction_rom_sample:inst7|instruction_out[8] ; control_unit:inst|alu_func[1]      ; clock      ; clock    ; None                        ; None                      ; 0.505 ns                ;
; N/A                                     ; 91.46 MHz ( period = 10.934 ns )                    ; Instruction_rom_sample:inst7|instruction_out[5] ; control_unit:inst|mem_read         ; clock      ; clock    ; None                        ; None                      ; 0.629 ns                ;
; N/A                                     ; 92.11 MHz ( period = 10.856 ns )                    ; Instruction_rom_sample:inst7|instruction_out[5] ; control_unit:inst|alu_func[1]      ; clock      ; clock    ; None                        ; None                      ; 0.590 ns                ;
; N/A                                     ; 93.16 MHz ( period = 10.734 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 93.55 MHz ( period = 10.690 ns )                    ; register_file:inst1|imm[2]                      ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 93.97 MHz ( period = 10.642 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; 95.27 MHz ( period = 10.496 ns )                    ; register_file:inst1|t1[2]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.039 ns                ;
; N/A                                     ; 95.27 MHz ( period = 10.496 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 5.034 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 95.88 MHz ( period = 10.430 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.996 ns                ;
; N/A                                     ; 96.04 MHz ( period = 10.412 ns )                    ; register_file:inst1|t1[0]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 96.38 MHz ( period = 10.376 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.973 ns                ;
; N/A                                     ; 96.79 MHz ( period = 10.332 ns )                    ; register_file:inst1|imm[2]                      ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 96.86 MHz ( period = 10.324 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 96.86 MHz ( period = 10.324 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 96.92 MHz ( period = 10.318 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.945 ns                ;
; N/A                                     ; 97.05 MHz ( period = 10.304 ns )                    ; register_file:inst1|t1[0]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.932 ns                ;
; N/A                                     ; 97.14 MHz ( period = 10.294 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 98.29 MHz ( period = 10.174 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 98.64 MHz ( period = 10.138 ns )                    ; register_file:inst1|t1[2]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.854 ns                ;
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; register_file:inst1|t1[6]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.852 ns                ;
; N/A                                     ; 98.76 MHz ( period = 10.126 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.849 ns                ;
; N/A                                     ; 98.95 MHz ( period = 10.106 ns )                    ; Instruction_rom_sample:inst7|instruction_out[8] ; control_unit:inst|alu_func[3]      ; clock      ; clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 99.21 MHz ( period = 10.080 ns )                    ; register_file:inst1|imm[7]                      ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.825 ns                ;
; N/A                                     ; 99.34 MHz ( period = 10.066 ns )                    ; register_file:inst1|imm[1]                      ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 99.44 MHz ( period = 10.056 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.814 ns                ;
; N/A                                     ; 99.52 MHz ( period = 10.048 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.805 ns                ;
; N/A                                     ; 100.50 MHz ( period = 9.950 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.757 ns                ;
; N/A                                     ; 100.99 MHz ( period = 9.902 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 101.07 MHz ( period = 9.894 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.730 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 101.34 MHz ( period = 9.868 ns )                    ; Instruction_rom_sample:inst7|instruction_out[4] ; control_unit:inst|reg_write_val[1] ; clock      ; clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 101.58 MHz ( period = 9.844 ns )                    ; Instruction_rom_sample:inst7|instruction_out[5] ; control_unit:inst|alu_func[0]      ; clock      ; clock    ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 101.75 MHz ( period = 9.828 ns )                    ; register_file:inst1|imm[1]                      ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 102.17 MHz ( period = 9.788 ns )                    ; register_file:inst1|t1[0]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.675 ns                ;
; N/A                                     ; 102.21 MHz ( period = 9.784 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 102.29 MHz ( period = 9.776 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 102.38 MHz ( period = 9.768 ns )                    ; register_file:inst1|t1[0]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 103.01 MHz ( period = 9.708 ns )                    ; register_file:inst1|imm[1]                      ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.639 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; register_file:inst1|t1[0]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 103.61 MHz ( period = 9.652 ns )                    ; register_file:inst1|t1[6]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 103.65 MHz ( period = 9.648 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.609 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A                                     ; 104.30 MHz ( period = 9.588 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.574 ns                ;
; N/A                                     ; 104.32 MHz ( period = 9.586 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 105.69 MHz ( period = 9.462 ns )                    ; register_file:inst1|imm[0]                      ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 105.80 MHz ( period = 9.452 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; 106.00 MHz ( period = 9.434 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.499 ns                ;
; N/A                                     ; 106.52 MHz ( period = 9.388 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; 106.63 MHz ( period = 9.378 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.475 ns                ;
; N/A                                     ; 106.86 MHz ( period = 9.358 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 107.20 MHz ( period = 9.328 ns )                    ; register_file:inst1|t1[0]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.450 ns                ;
; N/A                                     ; 107.37 MHz ( period = 9.314 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.438 ns                ;
; N/A                                     ; 107.50 MHz ( period = 9.302 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.432 ns                ;
; N/A                                     ; 107.67 MHz ( period = 9.288 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 107.69 MHz ( period = 9.286 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.429 ns                ;
; N/A                                     ; 108.06 MHz ( period = 9.254 ns )                    ; register_file:inst1|imm[2]                      ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; 108.27 MHz ( period = 9.236 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 4.404 ns                ;
; N/A                                     ; 108.32 MHz ( period = 9.232 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 108.74 MHz ( period = 9.196 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 108.74 MHz ( period = 9.196 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; 108.81 MHz ( period = 9.190 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.381 ns                ;
; N/A                                     ; 108.89 MHz ( period = 9.184 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.376 ns                ;
; N/A                                     ; 109.34 MHz ( period = 9.146 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 4.359 ns                ;
; N/A                                     ; 109.39 MHz ( period = 9.142 ns )                    ; register_file:inst1|imm[2]                      ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.357 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 109.67 MHz ( period = 9.118 ns )                    ; register_file:inst1|imm[2]                      ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 109.75 MHz ( period = 9.112 ns )                    ; register_file:inst1|t2[6]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.340 ns                ;
; N/A                                     ; 109.84 MHz ( period = 9.104 ns )                    ; register_file:inst1|imm[0]                      ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.337 ns                ;
; N/A                                     ; 109.96 MHz ( period = 9.094 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 4.333 ns                ;
; N/A                                     ; 110.38 MHz ( period = 9.060 ns )                    ; register_file:inst1|t1[2]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 110.55 MHz ( period = 9.046 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 110.60 MHz ( period = 9.042 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 110.62 MHz ( period = 9.040 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.306 ns                ;
; N/A                                     ; 110.62 MHz ( period = 9.040 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[3]                ; clock      ; clock    ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; 110.89 MHz ( period = 9.018 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; register_file:inst1|imm[0]                      ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 111.06 MHz ( period = 9.004 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 111.36 MHz ( period = 8.980 ns )                    ; register_file:inst1|imm[1]                      ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 111.71 MHz ( period = 8.952 ns )                    ; register_file:inst1|t2[3]                       ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; 111.76 MHz ( period = 8.948 ns )                    ; register_file:inst1|t1[2]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.260 ns                ;
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; register_file:inst1|t2[7]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.254 ns                ;
; N/A                                     ; 111.88 MHz ( period = 8.938 ns )                    ; register_file:inst1|t2[7]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; 112.06 MHz ( period = 8.924 ns )                    ; register_file:inst1|t1[2]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.253 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; register_file:inst1|imm[0]                      ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.236 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|result[5]                ; clock      ; clock    ; None                        ; None                      ; 4.234 ns                ;
; N/A                                     ; 112.38 MHz ( period = 8.898 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[2]                ; clock      ; clock    ; None                        ; None                      ; 4.233 ns                ;
; N/A                                     ; 112.54 MHz ( period = 8.886 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 112.54 MHz ( period = 8.886 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 112.61 MHz ( period = 8.880 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 112.84 MHz ( period = 8.862 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 113.10 MHz ( period = 8.842 ns )                    ; register_file:inst1|t2[5]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 113.25 MHz ( period = 8.830 ns )                    ; register_file:inst1|t2[5]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.196 ns                ;
; N/A                                     ; 113.43 MHz ( period = 8.816 ns )                    ; register_file:inst1|t1[4]                       ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.193 ns                ;
; N/A                                     ; 113.84 MHz ( period = 8.784 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.178 ns                ;
; N/A                                     ; 114.03 MHz ( period = 8.770 ns )                    ; register_file:inst1|t1[4]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 114.18 MHz ( period = 8.758 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|result[4]                ; clock      ; clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 114.21 MHz ( period = 8.756 ns )                    ; register_file:inst1|t2[0]                       ; alu:inst3|result[1]                ; clock      ; clock    ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; register_file:inst1|t2[7]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; register_file:inst1|t2[7]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 114.47 MHz ( period = 8.736 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 114.50 MHz ( period = 8.734 ns )                    ; register_file:inst1|t2[7]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 114.63 MHz ( period = 8.724 ns )                    ; register_file:inst1|t2[5]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 114.63 MHz ( period = 8.724 ns )                    ; register_file:inst1|t2[5]                       ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 114.71 MHz ( period = 8.718 ns )                    ; register_file:inst1|t2[5]                       ; alu:inst3|res[2]                   ; clock      ; clock    ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 115.02 MHz ( period = 8.694 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; 115.13 MHz ( period = 8.686 ns )                    ; register_file:inst1|t1[4]                       ; alu:inst3|res[7]                   ; clock      ; clock    ; None                        ; None                      ; 4.128 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; register_file:inst1|t2[1]                       ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 115.66 MHz ( period = 8.646 ns )                    ; register_file:inst1|imm[2]                      ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; register_file:inst1|imm[3]                      ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.113 ns                ;
; N/A                                     ; 116.41 MHz ( period = 8.590 ns )                    ; register_file:inst1|t2[7]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.081 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; register_file:inst1|t1[7]                       ; alu:inst3|res[5]                   ; clock      ; clock    ; None                        ; None                      ; 4.075 ns                ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; register_file:inst1|t1[7]                       ; alu:inst3|res[4]                   ; clock      ; clock    ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 116.63 MHz ( period = 8.574 ns )                    ; register_file:inst1|t2[5]                       ; alu:inst3|res[3]                   ; clock      ; clock    ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 116.74 MHz ( period = 8.566 ns )                    ; register_file:inst1|imm[0]                      ; alu:inst3|res[6]                   ; clock      ; clock    ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; 116.77 MHz ( period = 8.564 ns )                    ; register_file:inst1|imm[1]                      ; alu:inst3|res[1]                   ; clock      ; clock    ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; 116.80 MHz ( period = 8.562 ns )                    ; register_file:inst1|t1[1]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 116.82 MHz ( period = 8.560 ns )                    ; register_file:inst1|t1[5]                       ; alu:inst3|result[7]                ; clock      ; clock    ; None                        ; None                      ; 4.064 ns                ;
; N/A                                     ; 116.93 MHz ( period = 8.552 ns )                    ; register_file:inst1|t2[4]                       ; alu:inst3|result[6]                ; clock      ; clock    ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; 116.96 MHz ( period = 8.550 ns )                    ; register_file:inst1|imm[0]                      ; alu:inst3|res[0]                   ; clock      ; clock    ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 117.04 MHz ( period = 8.544 ns )                    ; register_file:inst1|t2[2]                       ; alu:inst3|result[3]                ; clock      ; clock    ; None                        ; None                      ; 4.058 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                  ;
+------------------------------------------+----------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[3] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 2.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[3] ; Instruction_rom_sample:inst7|instruction_out[1] ; clock      ; clock    ; None                       ; None                       ; 2.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[3] ; Instruction_rom_sample:inst7|instruction_out[8] ; clock      ; clock    ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[0] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[0] ; Instruction_rom_sample:inst7|instruction_out[8] ; clock      ; clock    ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[1] ; Instruction_rom_sample:inst7|instruction_out[3] ; clock      ; clock    ; None                       ; None                       ; 3.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[3] ; Instruction_rom_sample:inst7|instruction_out[3] ; clock      ; clock    ; None                       ; None                       ; 3.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[2] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 3.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[2] ; Instruction_rom_sample:inst7|instruction_out[1] ; clock      ; clock    ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[3] ; Instruction_rom_sample:inst7|instruction_out[4] ; clock      ; clock    ; None                       ; None                       ; 3.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[1] ; Instruction_rom_sample:inst7|instruction_out[0] ; clock      ; clock    ; None                       ; None                       ; 3.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[3] ; Instruction_rom_sample:inst7|instruction_out[0] ; clock      ; clock    ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[2] ; Instruction_rom_sample:inst7|instruction_out[8] ; clock      ; clock    ; None                       ; None                       ; 3.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[0] ; Instruction_rom_sample:inst7|instruction_out[3] ; clock      ; clock    ; None                       ; None                       ; 3.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[7] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 3.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[0] ; Instruction_rom_sample:inst7|instruction_out[4] ; clock      ; clock    ; None                       ; None                       ; 3.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[7] ; Instruction_rom_sample:inst7|instruction_out[1] ; clock      ; clock    ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[0] ; Instruction_rom_sample:inst7|instruction_out[0] ; clock      ; clock    ; None                       ; None                       ; 3.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[7] ; Instruction_rom_sample:inst7|instruction_out[8] ; clock      ; clock    ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[5] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[6] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 3.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[5] ; Instruction_rom_sample:inst7|instruction_out[1] ; clock      ; clock    ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[6] ; Instruction_rom_sample:inst7|instruction_out[1] ; clock      ; clock    ; None                       ; None                       ; 3.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[4] ; Instruction_rom_sample:inst7|instruction_out[5] ; clock      ; clock    ; None                       ; None                       ; 3.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[4] ; Instruction_rom_sample:inst7|instruction_out[1] ; clock      ; clock    ; None                       ; None                       ; 3.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[2] ; Instruction_rom_sample:inst7|instruction_out[3] ; clock      ; clock    ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; fetch_unit:inst6|pc_out[5] ; Instruction_rom_sample:inst7|instruction_out[8] ; clock      ; clock    ; None                       ; None                       ; 3.916 ns                 ;
+------------------------------------------+----------------------------+-------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+----------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To            ; From Clock ;
+-------+--------------+------------+----------------------------+---------------+------------+
; N/A   ; None         ; 9.723 ns   ; fetch_unit:inst6|pc_out[5] ; pc_out[5]     ; clock      ;
; N/A   ; None         ; 8.960 ns   ; fetch_unit:inst6|pc_out[4] ; pc_out[4]     ; clock      ;
; N/A   ; None         ; 8.890 ns   ; fetch_unit:inst6|pc_out[1] ; pc_out[1]     ; clock      ;
; N/A   ; None         ; 7.897 ns   ; fetch_unit:inst6|pc_out[6] ; pc_out[6]     ; clock      ;
; N/A   ; None         ; 7.235 ns   ; fetch_unit:inst6|pc_out[7] ; pc_out[7]     ; clock      ;
; N/A   ; None         ; 7.228 ns   ; fetch_unit:inst6|pc_out[0] ; pc_out[0]     ; clock      ;
; N/A   ; None         ; 7.224 ns   ; fetch_unit:inst6|pc_out[2] ; pc_out[2]     ; clock      ;
; N/A   ; None         ; 7.217 ns   ; fetch_unit:inst6|pc_out[3] ; pc_out[3]     ; clock      ;
; N/A   ; None         ; 6.702 ns   ; alu:inst3|res[7]           ; alu_result[7] ; clock      ;
; N/A   ; None         ; 6.661 ns   ; alu:inst3|res[2]           ; alu_result[2] ; clock      ;
; N/A   ; None         ; 6.633 ns   ; alu:inst3|res[0]           ; alu_result[0] ; clock      ;
; N/A   ; None         ; 6.584 ns   ; alu:inst3|res[1]           ; alu_result[1] ; clock      ;
; N/A   ; None         ; 6.558 ns   ; alu:inst3|res[4]           ; alu_result[4] ; clock      ;
; N/A   ; None         ; 6.464 ns   ; alu:inst3|res[5]           ; alu_result[5] ; clock      ;
; N/A   ; None         ; 6.455 ns   ; control_unit:inst|mem_read ; mem_read_ctrl ; clock      ;
; N/A   ; None         ; 6.405 ns   ; alu:inst3|res[3]           ; alu_result[3] ; clock      ;
; N/A   ; None         ; 6.306 ns   ; alu:inst3|res[6]           ; alu_result[6] ; clock      ;
+-------+--------------+------------+----------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 12 14:07:05 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Instruction_rom_sample:inst7|instruction_out[4]" is a latch
    Warning: Node "Instruction_rom_sample:inst7|instruction_out[3]" is a latch
    Warning: Node "Instruction_rom_sample:inst7|instruction_out[8]" is a latch
    Warning: Node "Instruction_rom_sample:inst7|instruction_out[5]" is a latch
    Warning: Node "Instruction_rom_sample:inst7|instruction_out[0]" is a latch
    Warning: Node "Instruction_rom_sample:inst7|instruction_out[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Instruction_rom_sample:inst7|WideOr0~1" as buffer
    Info: Detected gated clock "Instruction_rom_sample:inst7|WideOr0~0" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[1]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[0]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[2]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[3]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[4]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[5]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[6]" as buffer
    Info: Detected ripple clock "fetch_unit:inst6|pc_out[7]" as buffer
Info: Clock "clock" has Internal fmax of 53.06 MHz between source register "Instruction_rom_sample:inst7|instruction_out[3]" and destination register "alu:inst3|res[3]" (period= 18.846 ns)
    Info: + Longest register to register delay is 4.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X63_Y34_N14; Fanout = 18; REG Node = 'Instruction_rom_sample:inst7|instruction_out[3]'
        Info: 2: + IC(0.840 ns) + CELL(0.150 ns) = 0.990 ns; Loc. = LCCOMB_X63_Y33_N0; Fanout = 1; COMB Node = 'register_file:inst1|Mux5~0'
        Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.383 ns; Loc. = LCCOMB_X63_Y33_N8; Fanout = 6; COMB Node = 'register_file:inst1|Mux5~1'
        Info: 4: + IC(0.483 ns) + CELL(0.438 ns) = 2.304 ns; Loc. = LCCOMB_X64_Y33_N4; Fanout = 2; COMB Node = 'alu:inst3|ShiftLeft0~6'
        Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 2.832 ns; Loc. = LCCOMB_X64_Y33_N6; Fanout = 2; COMB Node = 'alu:inst3|ShiftLeft0~13'
        Info: 6: + IC(0.247 ns) + CELL(0.150 ns) = 3.229 ns; Loc. = LCCOMB_X64_Y33_N30; Fanout = 1; COMB Node = 'alu:inst3|Mux12~8'
        Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 3.628 ns; Loc. = LCCOMB_X64_Y33_N2; Fanout = 1; COMB Node = 'alu:inst3|Mux12~9'
        Info: 8: + IC(0.712 ns) + CELL(0.150 ns) = 4.490 ns; Loc. = LCCOMB_X63_Y34_N30; Fanout = 1; COMB Node = 'alu:inst3|Mux12~10'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 4.574 ns; Loc. = LCFF_X63_Y34_N31; Fanout = 4; REG Node = 'alu:inst3|res[3]'
        Info: Total cell delay = 1.543 ns ( 33.73 % )
        Info: Total interconnect delay = 3.031 ns ( 66.27 % )
    Info: - Smallest clock skew is -4.885 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.689 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X63_Y34_N31; Fanout = 4; REG Node = 'alu:inst3|res[3]'
            Info: Total cell delay = 1.536 ns ( 57.12 % )
            Info: Total interconnect delay = 1.153 ns ( 42.88 % )
        Info: - Longest clock path from clock "clock" to source register is 7.574 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(1.985 ns) + CELL(0.787 ns) = 3.771 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 7; REG Node = 'fetch_unit:inst6|pc_out[0]'
            Info: 3: + IC(0.353 ns) + CELL(0.438 ns) = 4.562 ns; Loc. = LCCOMB_X30_Y34_N14; Fanout = 1; COMB Node = 'Instruction_rom_sample:inst7|WideOr0~1'
            Info: 4: + IC(0.278 ns) + CELL(0.275 ns) = 5.115 ns; Loc. = LCCOMB_X30_Y34_N18; Fanout = 1; COMB Node = 'Instruction_rom_sample:inst7|WideOr0~2'
            Info: 5: + IC(0.938 ns) + CELL(0.000 ns) = 6.053 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'Instruction_rom_sample:inst7|WideOr0~2clkctrl'
            Info: 6: + IC(1.371 ns) + CELL(0.150 ns) = 7.574 ns; Loc. = LCCOMB_X63_Y34_N14; Fanout = 18; REG Node = 'Instruction_rom_sample:inst7|instruction_out[3]'
            Info: Total cell delay = 2.649 ns ( 34.97 % )
            Info: Total interconnect delay = 4.925 ns ( 65.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "fetch_unit:inst6|pc_out[3]" and destination pin or register "Instruction_rom_sample:inst7|instruction_out[5]" for clock "clock" (Hold time is 1.024 ns)
    Info: + Largest clock skew is 4.036 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.557 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(1.985 ns) + CELL(0.787 ns) = 3.771 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 7; REG Node = 'fetch_unit:inst6|pc_out[0]'
            Info: 3: + IC(0.353 ns) + CELL(0.438 ns) = 4.562 ns; Loc. = LCCOMB_X30_Y34_N14; Fanout = 1; COMB Node = 'Instruction_rom_sample:inst7|WideOr0~1'
            Info: 4: + IC(0.278 ns) + CELL(0.275 ns) = 5.115 ns; Loc. = LCCOMB_X30_Y34_N18; Fanout = 1; COMB Node = 'Instruction_rom_sample:inst7|WideOr0~2'
            Info: 5: + IC(0.938 ns) + CELL(0.000 ns) = 6.053 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'Instruction_rom_sample:inst7|WideOr0~2clkctrl'
            Info: 6: + IC(1.354 ns) + CELL(0.150 ns) = 7.557 ns; Loc. = LCCOMB_X62_Y32_N16; Fanout = 3; REG Node = 'Instruction_rom_sample:inst7|instruction_out[5]'
            Info: Total cell delay = 2.649 ns ( 35.05 % )
            Info: Total interconnect delay = 4.908 ns ( 64.95 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.521 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clock'
            Info: 2: + IC(1.985 ns) + CELL(0.537 ns) = 3.521 ns; Loc. = LCFF_X30_Y34_N5; Fanout = 7; REG Node = 'fetch_unit:inst6|pc_out[3]'
            Info: Total cell delay = 1.536 ns ( 43.62 % )
            Info: Total interconnect delay = 1.985 ns ( 56.38 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 2.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N5; Fanout = 7; REG Node = 'fetch_unit:inst6|pc_out[3]'
        Info: 2: + IC(0.360 ns) + CELL(0.275 ns) = 0.635 ns; Loc. = LCCOMB_X30_Y34_N16; Fanout = 2; COMB Node = 'Instruction_rom_sample:inst7|instruction_out~3'
        Info: 3: + IC(1.708 ns) + CELL(0.419 ns) = 2.762 ns; Loc. = LCCOMB_X62_Y32_N16; Fanout = 3; REG Node = 'Instruction_rom_sample:inst7|instruction_out[5]'
        Info: Total cell delay = 0.694 ns ( 25.13 % )
        Info: Total interconnect delay = 2.068 ns ( 74.87 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "pc_out[5]" through register "fetch_unit:inst6|pc_out[5]" is 9.723 ns
    Info: + Longest clock path from clock "clock" to source register is 3.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clock'
        Info: 2: + IC(1.985 ns) + CELL(0.537 ns) = 3.521 ns; Loc. = LCFF_X30_Y34_N9; Fanout = 4; REG Node = 'fetch_unit:inst6|pc_out[5]'
        Info: Total cell delay = 1.536 ns ( 43.62 % )
        Info: Total interconnect delay = 1.985 ns ( 56.38 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.952 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N9; Fanout = 4; REG Node = 'fetch_unit:inst6|pc_out[5]'
        Info: 2: + IC(3.194 ns) + CELL(2.758 ns) = 5.952 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'pc_out[5]'
        Info: Total cell delay = 2.758 ns ( 46.34 % )
        Info: Total interconnect delay = 3.194 ns ( 53.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Tue Nov 12 14:07:05 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


