{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556793947620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556793947626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 04:45:47 2019 " "Processing started: Thu May 02 04:45:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556793947626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793947626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793947626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556793948092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556793948092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoSeg-synth " "Found design unit 1: DecoSeg-synth" {  } { { "DecoSeg.vhd" "" { Text "D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956873 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoSeg " "Found entity 1: DecoSeg" {  } { { "DecoSeg.vhd" "" { Text "D:/FPGA Projects/Lab5/VGA/DecoSeg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_x_1 " "Found entity 1: mux_8_x_1" {  } { { "mux_8_x_1.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/wordspritedeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/wordspritedeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSpriteDeco " "Found entity 1: wordSpriteDeco" {  } { { "Painter/wordSpriteDeco.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSpriteDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/wordsprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/wordsprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSprite " "Found entity 1: wordSprite" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/decopostionx.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/decopostionx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionX " "Found entity 1: decoPostionX" {  } { { "Random/decoPostionX.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/decoPostionX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/counter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/counter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_fsm " "Found entity 1: counter_fsm" {  } { { "FSM/counter_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/frequency_divider_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/frequency_divider_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_fsm " "Found entity 1: frequency_divider_fsm" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_top " "Found entity 1: fsm_top" {  } { { "FSM/fsm_top.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM/fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydividers/frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencydividers/frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956899 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556793956901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydividers/clkdivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencydividers/clkdivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Animation/counter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "Painter/mux_4_x_1.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "Painter/mux_2_x_1.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllersync.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllersync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/decorgb.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/decorgb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "Painter/decoRGB.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "painter/pixelgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file painter/pixelgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "Painter/PixelGenerator.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation/movecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation/movecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveCounter " "Found entity 1: moveCounter" {  } { { "Animation/moveCounter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation/animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation/animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "Animation/animation.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/decopostiony.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/decopostiony.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionY " "Found entity 1: decoPostionY" {  } { { "Random/decoPostionY.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/decoPostionY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/decolimitx.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/decolimitx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoLimitX " "Found entity 1: decoLimitX" {  } { { "Random/decoLimitX.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/decoLimitX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "Random/random.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/decobuttons.sv 1 1 " "Found 1 design units, including 1 entities, in source file win/decobuttons.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoButtons " "Found entity 1: decoButtons" {  } { { "Win/decoButtons.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Win/decoButtons.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file win/win_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_module " "Found entity 1: win_module" {  } { { "Win/win_module.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Win/win_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/debouncing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_deb.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_deb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_deb " "Found entity 1: frequency_divider_deb" {  } { { "frequency_divider_deb.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/rng.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/rng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "Random/rng.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/rng.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/flip_flop_d_enl.sv 1 1 " "Found 1 design units, including 1 entities, in source file random/flip_flop_d_enl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_ENL " "Found entity 1: flip_flop_D_ENL" {  } { { "Random/flip_flop_D_ENL.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Random/flip_flop_D_ENL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556793956953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793956953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556793957009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:divider " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:divider\"" {  } { { "VGA.sv" "divider" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 frequency_divider.sv(20) " "Verilog HDL assignment warning at frequency_divider.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556793957013 "|VGA|frequency_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_deb frequency_divider_deb:fddeb " "Elaborating entity \"frequency_divider_deb\" for hierarchy \"frequency_divider_deb:fddeb\"" {  } { { "VGA.sv" "fddeb" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider_deb.sv(20) " "Verilog HDL assignment warning at frequency_divider_deb.sv(20): truncated value with size 32 to match size of target (28)" {  } { { "frequency_divider_deb.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/frequency_divider_deb.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556793957015 "|VGA|frequency_divider_deb:fddeb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:deb " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:deb\"" {  } { { "VGA.sv" "deb" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D debouncing:deb\|flip_flop_D:ffD1 " "Elaborating entity \"flip_flop_D\" for hierarchy \"debouncing:deb\|flip_flop_D:ffD1\"" {  } { { "debouncing.sv" "ffD1" { Text "D:/FPGA Projects/Lab5/VGA/debouncing.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:rnd " "Elaborating entity \"random\" for hierarchy \"random:rnd\"" {  } { { "VGA.sv" "rnd" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng random:rnd\|rng:random " "Elaborating entity \"rng\" for hierarchy \"random:rnd\|rng:random\"" {  } { { "Random/random.sv" "random" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_ENL random:rnd\|rng:random\|flip_flop_D_ENL:ffD2 " "Elaborating entity \"flip_flop_D_ENL\" for hierarchy \"random:rnd\|rng:random\|flip_flop_D_ENL:ffD2\"" {  } { { "Random/rng.sv" "ffD2" { Text "D:/FPGA Projects/Lab5/VGA/Random/rng.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPostionX random:rnd\|decoPostionX:decoX " "Elaborating entity \"decoPostionX\" for hierarchy \"random:rnd\|decoPostionX:decoX\"" {  } { { "Random/random.sv" "decoX" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPostionY random:rnd\|decoPostionY:decoY " "Elaborating entity \"decoPostionY\" for hierarchy \"random:rnd\|decoPostionY:decoY\"" {  } { { "Random/random.sv" "decoY" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoLimitX random:rnd\|decoLimitX:decoX2 " "Elaborating entity \"decoLimitX\" for hierarchy \"random:rnd\|decoLimitX:decoX2\"" {  } { { "Random/random.sv" "decoX2" { Text "D:/FPGA Projects/Lab5/VGA/Random/random.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_module win_module:win " "Elaborating entity \"win_module\" for hierarchy \"win_module:win\"" {  } { { "VGA.sv" "win" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoButtons win_module:win\|decoButtons:deco " "Elaborating entity \"decoButtons\" for hierarchy \"win_module:win\|decoButtons:deco\"" {  } { { "Win/win_module.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/Win/win_module.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957039 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "decoButtons.sv(4) " "Verilog HDL Case Statement information at decoButtons.sv(4): all case item expressions in this case statement are onehot" {  } { { "Win/decoButtons.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Win/decoButtons.sv" 4 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1556793957040 "|VGA|win_module:win|decoButtons:deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_top fsm_top:fsm " "Elaborating entity \"fsm_top\" for hierarchy \"fsm_top:fsm\"" {  } { { "VGA.sv" "fsm" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_fsm fsm_top:fsm\|frequency_divider_fsm:divider " "Elaborating entity \"frequency_divider_fsm\" for hierarchy \"fsm_top:fsm\|frequency_divider_fsm:divider\"" {  } { { "FSM/fsm_top.sv" "divider" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 frequency_divider_fsm.sv(20) " "Verilog HDL assignment warning at frequency_divider_fsm.sv(20): truncated value with size 32 to match size of target (28)" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/frequency_divider_fsm.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556793957043 "|VGA|fsm_top:fsm|frequency_divider_fsm:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_fsm fsm_top:fsm\|counter_fsm:counter " "Elaborating entity \"counter_fsm\" for hierarchy \"fsm_top:fsm\|counter_fsm:counter\"" {  } { { "FSM/fsm_top.sv" "counter" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter_fsm.sv(6) " "Verilog HDL assignment warning at counter_fsm.sv(6): truncated value with size 32 to match size of target (2)" {  } { { "FSM/counter_fsm.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/FSM/counter_fsm.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556793957044 "|VGA|fsm_top:fsm|counter_fsm:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm_top:fsm\|fsm:fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm_top:fsm\|fsm:fsm\"" {  } { { "FSM/fsm_top.sv" "fsm" { Text "D:/FPGA Projects/Lab5/VGA/FSM/fsm_top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation animation:anm " "Elaborating entity \"animation\" for hierarchy \"animation:anm\"" {  } { { "VGA.sv" "anm" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"animation:anm\|counter:count\"" {  } { { "Animation/animation.sv" "count" { Text "D:/FPGA Projects/Lab5/VGA/Animation/animation.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "Animation/counter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556793957049 "|VGA|animation:anm|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveCounter animation:anm\|moveCounter:moveCnt " "Elaborating entity \"moveCounter\" for hierarchy \"animation:anm\|moveCounter:moveCnt\"" {  } { { "Animation/animation.sv" "moveCnt" { Text "D:/FPGA Projects/Lab5/VGA/Animation/animation.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 moveCounter.sv(9) " "Verilog HDL assignment warning at moveCounter.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "Animation/moveCounter.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Animation/moveCounter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556793957050 "|VGA|animation:anm|moveCounter:moveCnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_x_1 mux_8_x_1:muxX " "Elaborating entity \"mux_8_x_1\" for hierarchy \"mux_8_x_1:muxX\"" {  } { { "VGA.sv" "muxX" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_8_x_1:muxX\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_8_x_1:muxX\|mux_2_x_1:mux0\"" {  } { { "mux_8_x_1.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/mux_8_x_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "Painter/PixelGenerator.sv" "sprite" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957063 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(46) " "Net \"sprite.data_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957064 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(46) " "Net \"sprite.waddr_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 Sprite.sv(82) " "Net \"sprite1.data_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 Sprite.sv(82) " "Net \"sprite1.waddr_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 Sprite.sv(118) " "Net \"sprite2.data_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 Sprite.sv(118) " "Net \"sprite2.waddr_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 Sprite.sv(154) " "Net \"sprite3.data_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 Sprite.sv(154) " "Net \"sprite3.waddr_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(46) " "Net \"sprite.we_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 Sprite.sv(82) " "Net \"sprite1.we_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 Sprite.sv(118) " "Net \"sprite2.we_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 Sprite.sv(154) " "Net \"sprite3.we_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957065 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "Painter/Sprite.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "D:/FPGA Projects/Lab5/VGA/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Painter/Sprite.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSprite PixelGenerator:pixel\|wordSprite:word " "Elaborating entity \"wordSprite\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\"" {  } { { "Painter/PixelGenerator.sv" "word" { Text "D:/FPGA Projects/Lab5/VGA/Painter/PixelGenerator.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957071 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 wordSprite.sv(40) " "Net \"sprite.waddr_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957072 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 wordSprite.sv(40) " "Net \"sprite.data_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957072 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 wordSprite.sv(40) " "Net \"sprite.we_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556793957072 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSpriteDeco PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco " "Elaborating entity \"wordSpriteDeco\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco\"" {  } { { "Painter/wordSprite.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoSeg DecoSeg:deco " "Elaborating entity \"DecoSeg\" for hierarchy \"DecoSeg:deco\"" {  } { { "VGA.sv" "deco" { Text "D:/FPGA Projects/Lab5/VGA/VGA.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793957076 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|wordSprite:word\|sprite " "RAM logic \"PixelGenerator:pixel\|wordSprite:word\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/wordSprite.sv" "sprite" { Text "D:/FPGA Projects/Lab5/VGA/Painter/wordSprite.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556793957411 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556793957411 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite1 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite1\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite1" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 82 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556793957411 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite2 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite2\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite2" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556793957411 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PixelGenerator:pixel\|Sprite:sprite\|sprite3 " "RAM logic \"PixelGenerator:pixel\|Sprite:sprite\|sprite3\" is uninferred due to asynchronous read logic" {  } { { "Painter/Sprite.sv" "sprite3" { Text "D:/FPGA Projects/Lab5/VGA/Painter/Sprite.sv" 154 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556793957411 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556793957411 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556793957760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556793959272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556793959699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA Projects/Lab5/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file D:/FPGA Projects/Lab5/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793959740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556793960075 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556793960075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "495 " "Implemented 495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556793960149 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556793960149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556793960149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556793960149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556793960177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 04:46:00 2019 " "Processing ended: Thu May 02 04:46:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556793960177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556793960177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556793960177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556793960177 ""}
