<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_v81A_xml-00bet3-->
  <register_group name="Virt">
    <gui_name language="en">Virt</gui_name>
    <description language="en">Virt</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-actlr_el2.html" name="ACTLR_EL2" size="8">
      <gui_name language="en">Auxiliary Control Register (EL2)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED configuration and control options for EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-afsr0_el2.html" name="AFSR0_EL2" size="4">
      <gui_name language="en">Auxiliary Fault Status Register 0 (EL2)</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-afsr1_el2.html" name="AFSR1_EL2" size="4">
      <gui_name language="en">Auxiliary Fault Status Register 1 (EL2)</gui_name>
      <description language="en">Provides additional IMPLEMENTATION DEFINED fault status information for exceptions taken to EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-amair_el2.html" name="AMAIR_EL2" size="8">
      <gui_name language="en">Auxiliary Memory Attribute Indirection Register (EL2)</gui_name>
      <description language="en">Provides IMPLEMENTATION DEFINED memory attributes for the memory regions specified by MAIR_EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-cnthctl_el2.html" name="CNTHCTL_EL2" size="4">
      <gui_name language="en">Counter-timer Hypervisor Control register</gui_name>
      <description language="en">Controls the generation of an event stream from the physical counter, and access from Non-secure EL1 to the physical counter and the Non-secure EL1 physical timer.</description>
      <bitField name="EVNTI">
        <gui_name language="en">EVNTI</gui_name>
        <description language="en">Selects which bit (0 to 15) of the counter register CNTPCT_EL0 is the trigger for the event stream generated from that counter, when that stream is enabled.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="CNTHCTL_EL2_EVNTDIR" name="EVNTDIR">
        <gui_name language="en">EVNTDIR</gui_name>
        <description language="en">Controls which transition of the counter register CNTPCT_EL0 trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="CNTHCTL_EL2_EVNTEN" name="EVNTEN">
        <gui_name language="en">EVNTEN</gui_name>
        <description language="en">Enables the generation of an event stream from the counter register CNTPCT_EL0:</description>
        <definition>[2]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-cnthp_ctl_el2.html" name="CNTHP_CTL_EL2" size="4">
      <gui_name language="en">Counter-timer Hypervisor Physical Timer Control register</gui_name>
      <description language="en">Control register for the EL2 physical timer.</description>
      <bitField enumerationId="CNTHP_CTL_EL2_ISTATUS" name="ISTATUS">
        <gui_name language="en">ISTATUS</gui_name>
        <description language="en">The status of the timer.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="CNTHP_CTL_EL2_IMASK" name="IMASK">
        <gui_name language="en">IMASK</gui_name>
        <description language="en">Timer interrupt mask bit.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="CNTHP_CTL_EL2_ENABLE" name="ENABLE">
        <gui_name language="en">ENABLE</gui_name>
        <description language="en">Enables the timer.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-cnthp_cval_el2.html" name="CNTHP_CVAL_EL2" size="8">
      <gui_name language="en">Counter-timer Hypervisor Physical Timer CompareValue register</gui_name>
      <description language="en">Holds the compare value for the EL2 physical timer.</description>
      <bitField name="CompareValue">
        <gui_name language="en">CompareValue</gui_name>
        <description language="en">Holds the EL2 physical timer CompareValue.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-cnthp_tval_el2.html" name="CNTHP_TVAL_EL2" size="4">
      <gui_name language="en">Counter-timer Hypervisor Physical Timer TimerValue register</gui_name>
      <description language="en">Holds the timer value for the EL2 physical timer.</description>
      <bitField name="TimerValue">
        <gui_name language="en">TimerValue</gui_name>
        <description language="en">The TimerValue view of the EL2 physical timer.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-cntvoff_el2.html" name="CNTVOFF_EL2" size="8">
      <gui_name language="en">Counter-timer Virtual Offset register</gui_name>
      <description language="en">Holds the 64-bit virtual offset. This is the offset between the physical count value visible in CNTPCT_EL0 and the virtual count value visible in CNTVCT_EL0.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-cptr_el2.html" name="CPTR_EL2" size="4">
      <gui_name language="en">Architectural Feature Trap Register (EL2)</gui_name>
      <description language="en">Controls...</description>
      <bitField enumerationId="CPTR_EL2_TCPAC" name="TCPAC">
        <gui_name language="en">TCPAC</gui_name>
        <definition>[31]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-esr_el2.html" name="ESR_EL2" size="4">
      <gui_name language="en">Exception Syndrome Register (EL2)</gui_name>
      <description language="en">Holds syndrome information for an exception taken to EL2.</description>
      <bitField enumerationId="ESR_EL2_EC" name="EC">
        <gui_name language="en">EC</gui_name>
        <description language="en">Exception Class. Indicates the reason for the exception that this register holds information about.</description>
        <definition>[31:26]</definition>
      </bitField>
      <bitField enumerationId="ESR_EL2_IL" name="IL">
        <gui_name language="en">IL</gui_name>
        <description language="en">Instruction Length for synchronous exceptions.</description>
        <definition>[25]</definition>
      </bitField>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x1">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_TI" name="TI">
          <gui_name language="en">TI</gui_name>
          <description language="en">Trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x3 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x5 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x8">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField name="Opc2">
          <gui_name language="en">Opc2</gui_name>
          <description language="en">The Opc2 value from the issued instruction.</description>
          <definition>[19:17]</definition>
        </bitField>
        <bitField name="Opc1">
          <gui_name language="en">Opc1</gui_name>
          <description language="en">The Opc1 value from the issued instruction.</description>
          <definition>[16:14]</definition>
        </bitField>
        <bitField name="CRn">
          <gui_name language="en">CRn</gui_name>
          <description language="en">The CRn value from the issued instruction.</description>
          <definition>[13:10]</definition>
        </bitField>
        <bitField name="Rt">
          <gui_name language="en">Rt</gui_name>
          <description language="en">The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField name="CRm">
          <gui_name language="en">CRm</gui_name>
          <description language="en">The CRm value from the issued instruction.</description>
          <definition>[4:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x4 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0xC">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField name="Opc1">
          <gui_name language="en">Opc1</gui_name>
          <description language="en">The Opc1 value from the issued instruction.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField name="Rt2">
          <gui_name language="en">Rt2</gui_name>
          <description language="en">The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[14:10]</definition>
        </bitField>
        <bitField name="Rt">
          <gui_name language="en">Rt</gui_name>
          <description language="en">The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField name="CRm">
          <gui_name language="en">CRm</gui_name>
          <description language="en">The CRm value from the issued instruction.</description>
          <definition>[4:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x6">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField name="imm8">
          <gui_name language="en">imm8</gui_name>
          <description language="en">The immediate value from the issued instruction.</description>
          <definition>[19:12]</definition>
        </bitField>
        <bitField name="Rn">
          <gui_name language="en">Rn</gui_name>
          <description language="en">The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See .</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Offset" name="Offset">
          <gui_name language="en">Offset</gui_name>
          <description language="en">Indicates whether the offset is added or subtracted:</description>
          <definition>[4]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_AM" name="AM">
          <gui_name language="en">AM</gui_name>
          <description language="en">Addressing mode.</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x7">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x11 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x12 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x15 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x16">
        <bitField name="imm16">
          <gui_name language="en">imm16</gui_name>
          <description language="en">The value of the immediate field from the HVC or SVC instruction.</description>
          <definition>[15:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x13">
        <bitField enumerationId="ESR_EL2_CV" name="CV">
          <gui_name language="en">CV</gui_name>
          <description language="en">Condition code valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="COND">
          <gui_name language="en">COND</gui_name>
          <description language="en">The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_CCKNOWNPASS" name="CCKNOWNPASS">
          <gui_name language="en">CCKNOWNPASS</gui_name>
          <description language="en">Indicates whether the instruction might have failed its condition code check.</description>
          <definition>[19]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x17">
        <bitField name="imm16">
          <gui_name language="en">imm16</gui_name>
          <description language="en">The value of the immediate field from the issued SMC instruction.</description>
          <definition>[15:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x18">
        <bitField name="Op0">
          <gui_name language="en">Op0</gui_name>
          <description language="en">The Op0 value from the issued instruction.</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField name="Op2">
          <gui_name language="en">Op2</gui_name>
          <description language="en">The Op2 value from the issued instruction.</description>
          <definition>[19:17]</definition>
        </bitField>
        <bitField name="Op1">
          <gui_name language="en">Op1</gui_name>
          <description language="en">The Op1 value from the issued instruction.</description>
          <definition>[16:14]</definition>
        </bitField>
        <bitField name="CRn">
          <gui_name language="en">CRn</gui_name>
          <description language="en">The CRn value from the issued instruction.</description>
          <definition>[13:10]</definition>
        </bitField>
        <bitField name="Rt">
          <gui_name language="en">Rt</gui_name>
          <description language="en">The Rt value from the issued instruction, the general-purpose register used for the transfer.</description>
          <definition>[9:5]</definition>
        </bitField>
        <bitField name="CRm">
          <gui_name language="en">CRm</gui_name>
          <description language="en">The CRm value from the issued instruction.</description>
          <definition>[4:1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_Direction" name="Direction">
          <gui_name language="en">Direction</gui_name>
          <description language="en">Indicates the direction of the trapped instruction.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x20 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x21">
        <bitField enumerationId="ESR_EL2_SET" name="SET">
          <gui_name language="en">SET</gui_name>
          <description language="en">Synchronous Error Type. When the RAS Extension is implemented and IFSC is 010000, describes the state of the PE after taking the Instruction Abort exception.</description>
          <definition>[12:11]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_FnV" name="FnV">
          <gui_name language="en">FnV</gui_name>
          <description language="en">FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_S1PTW" name="S1PTW">
          <gui_name language="en">S1PTW</gui_name>
          <description language="en">For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:</description>
          <definition>[7]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IFSC" name="IFSC">
          <gui_name language="en">IFSC</gui_name>
          <description language="en">Instruction Fault Status Code.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x24 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x25">
        <bitField enumerationId="ESR_EL2_ISV" name="ISV">
          <gui_name language="en">ISV</gui_name>
          <description language="en">Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SAS" name="SAS">
          <gui_name language="en">SAS</gui_name>
          <description language="en">Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SSE" name="SSE">
          <gui_name language="en">SSE</gui_name>
          <description language="en">Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended.</description>
          <definition>[21]</definition>
        </bitField>
        <bitField name="SRT">
          <gui_name language="en">SRT</gui_name>
          <description language="en">Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See .</description>
          <definition>[20:16]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SF" name="SF">
          <gui_name language="en">SF</gui_name>
          <description language="en">Width of the register accessed by the instruction is Sixty-Four.</description>
          <definition>[15]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_AR" name="AR">
          <gui_name language="en">AR</gui_name>
          <description language="en">Acquire/Release.</description>
          <definition>[14]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_SET" name="SET">
          <gui_name language="en">SET</gui_name>
          <description language="en">Synchronous Error Type. When the RAS Extension is implemented and DFSC is 010000, describes the state of the PE after taking the Data Abort exception.</description>
          <definition>[12:11]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_FnV" name="FnV">
          <gui_name language="en">FnV</gui_name>
          <description language="en">FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_CM" name="CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache maintenance.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_S1PTW" name="S1PTW">
          <gui_name language="en">S1PTW</gui_name>
          <description language="en">For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:</description>
          <definition>[7]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_WnR" name="WnR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_DFSC" name="DFSC">
          <gui_name language="en">DFSC</gui_name>
          <description language="en">Data Fault Status Code.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x28 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x2C">
        <bitField enumerationId="ESR_EL2_TFV" name="TFV">
          <gui_name language="en">TFV</gui_name>
          <description language="en">Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions.</description>
          <definition>[23]</definition>
        </bitField>
        <bitField name="VECITR">
          <gui_name language="en">VECITR</gui_name>
          <description language="en">For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IDF" name="IDF">
          <gui_name language="en">IDF</gui_name>
          <description language="en">Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IXF" name="IXF">
          <gui_name language="en">IXF</gui_name>
          <description language="en">Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_UFF" name="UFF">
          <gui_name language="en">UFF</gui_name>
          <description language="en">Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_OFF" name="OFF">
          <gui_name language="en">OFF</gui_name>
          <description language="en">Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_DZF" name="DZF">
          <gui_name language="en">DZF</gui_name>
          <description language="en">Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_IOF" name="IOF">
          <gui_name language="en">IOF</gui_name>
          <description language="en">Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN.</description>
          <definition>[0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x2F">
        <bitField enumerationId="ESR_EL2_IDS" name="IDS">
          <gui_name language="en">IDS</gui_name>
          <description language="en">IMPLEMENTATION DEFINED syndrome.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField name="IESB">
          <gui_name language="en">IESB</gui_name>
          <description language="en">Reserved, RES0</description>
          <definition>[13]</definition>
        </bitField>
        <bitField name="AET">
          <gui_name language="en">AET</gui_name>
          <definition>[12:10]</definition>
        </bitField>
        <bitField name="EA">
          <gui_name language="en">EA</gui_name>
          <description language="en">External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_DFSC" name="DFSC">
          <gui_name language="en">DFSC</gui_name>
          <description language="en">Data Fault Status Code.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x30 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x31 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x3A">
        <bitField name="IFSC">
          <gui_name language="en">IFSC</gui_name>
          <description language="en">Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x32 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x33">
        <bitField enumerationId="ESR_EL2_ISV" name="ISV">
          <gui_name language="en">ISV</gui_name>
          <description language="en">Instruction syndrome valid.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_EX" name="EX">
          <gui_name language="en">EX</gui_name>
          <description language="en">Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField name="IFSC">
          <gui_name language="en">IFSC</gui_name>
          <description language="en">Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x34 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x35">
        <bitField enumerationId="ESR_EL2_CM" name="CM">
          <gui_name language="en">CM</gui_name>
          <description language="en">Cache maintenance.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField enumerationId="ESR_EL2_WnR" name="WnR">
          <gui_name language="en">WnR</gui_name>
          <description language="en">Write not Read. Indicates whether the abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField name="DFSC">
          <gui_name language="en">DFSC</gui_name>
          <description language="en">Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.</description>
          <definition>[5:0]</definition>
        </bitField>
      </conditional>
      <conditional expr="(($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x38 || (($ESR_EL2 &gt;&gt; 26) &amp; 0x3F) == 0x3C">
        <bitField name="Comment">
          <gui_name language="en">Comment</gui_name>
          <description language="en">Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.</description>
          <definition>[15:0]</definition>
        </bitField>
      </conditional>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-far_el2.html" name="FAR_EL2" size="8">
      <gui_name language="en">Fault Address Register (EL2)</gui_name>
      <description language="en">Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-hacr_el2.html" name="HACR_EL2" size="4">
      <gui_name language="en">Hypervisor Auxiliary Control Register</gui_name>
      <description language="en">Controls trapping to EL2 of IMPLEMENTATION DEFINED aspects of Non-secure EL1 or EL0 operation.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-hcr_el2.html" name="HCR_EL2" size="8">
      <gui_name language="en">Hypervisor Configuration Register</gui_name>
      <description language="en">Provides configuration controls for virtualization, including defining whether various Non-secure operations are trapped to EL2.</description>
      <bitField enumerationId="HCR_EL2_MIOCNCE" name="MIOCNCE">
        <gui_name language="en">MIOCNCE</gui_name>
        <description language="en">Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the Non-secure EL1&amp;0 translation regime.</description>
        <definition>[38]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TEA" name="TEA">
        <gui_name language="en">TEA</gui_name>
        <description language="en">Route synchronous External Abort exceptions to EL2.</description>
        <definition>[37]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TERR" name="TERR">
        <gui_name language="en">TERR</gui_name>
        <description language="en">Trap Error record accesses.</description>
        <definition>[36]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TLOR" name="TLOR">
        <gui_name language="en">TLOR</gui_name>
        <description language="en">Trap LOR registers. Traps accesses to the LORSA_EL1, LOREA_EL1, LORN_EL1, LORC_EL1, and LORID_EL1 registers from Non-secure EL1 to EL2.</description>
        <definition>[35]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_E2H" name="E2H">
        <gui_name language="en">E2H</gui_name>
        <description language="en">EL2 Host. Enables a configuration where a Host Operating System is running in EL2, and the Host Operating System's applications are running in EL0.</description>
        <definition>[34]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_ID" name="ID">
        <gui_name language="en">ID</gui_name>
        <description language="en">Stage 2 Instruction access cacheability disable. For the Non-secure EL1&amp;0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable.</description>
        <definition>[33]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_CD" name="CD">
        <gui_name language="en">CD</gui_name>
        <description language="en">Stage 2 Data access cacheability disable. For the Non-secure EL1&amp;0 translation regime, when HCR_EL2.VM==1, this control forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable.</description>
        <definition>[32]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_RW" name="RW">
        <gui_name language="en">RW</gui_name>
        <description language="en">Execution state control for lower Exception levels:</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TRVM" name="TRVM">
        <gui_name language="en">TRVM</gui_name>
        <description language="en">Trap Reads of Virtual Memory controls. Traps Non-secure EL1 reads of the virtual memory control registers to EL2, from both Execution states.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_HCD" name="HCD">
        <gui_name language="en">HCD</gui_name>
        <description language="en">HVC instruction disable. Disables Non-secure state execution of HVC instructions, from both Execution states.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TDZ" name="TDZ">
        <gui_name language="en">TDZ</gui_name>
        <description language="en">Trap DC ZVA instructions. Traps Non-secure EL0 and EL1 execution of DC ZVA instructions to EL2, from AArch64 state only.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TGE" name="TGE">
        <gui_name language="en">TGE</gui_name>
        <description language="en">Trap General Exceptions, from Non-secure EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TVM" name="TVM">
        <gui_name language="en">TVM</gui_name>
        <description language="en">Trap Virtual Memory controls. Traps Non-secure EL1 writes to the virtual memory control registers to EL2, from both Execution states.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TTLB" name="TTLB">
        <gui_name language="en">TTLB</gui_name>
        <description language="en">Trap TLB maintenance instructions. Traps Non-secure EL1 execution of TLB maintenance instructions to EL2, from both Execution states.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TPU" name="TPU">
        <gui_name language="en">TPU</gui_name>
        <description language="en">Trap cache maintenance instructions that operate to the Point of Unification. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TPC" name="TPC">
        <gui_name language="en">TPC</gui_name>
        <description language="en">Trap data or unified cache maintenance instructions that operate to the Point of Coherency. Traps execution of those cache maintenance instructions at Non-secure EL1 or EL0 using AArch64, and at Non-secure EL1 using AArch32, to EL2.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TSW" name="TSW">
        <gui_name language="en">TSW</gui_name>
        <description language="en">Trap data or unified cache maintenance instructions that operate by Set/Way. Traps execution of those cache maintenance instructions at Non-secure EL1 using AArch64, and at Non-secure EL1 using AArch32, to EL2.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TACR" name="TACR">
        <gui_name language="en">TACR</gui_name>
        <description language="en">Trap Auxiliary Control Registers. Traps Non-secure EL1 accesses to the Auxiliary Control Registers to EL2, from both Execution states.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TIDCP" name="TIDCP">
        <gui_name language="en">TIDCP</gui_name>
        <description language="en">Trap IMPLEMENTATION DEFINED functionality. Traps Non-secure EL1 accesses to the encodings reserved for IMPLEMENTATION DEFINED functionality to EL2.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TSC" name="TSC">
        <gui_name language="en">TSC</gui_name>
        <description language="en">Trap SMC instructions. Traps Non-secure EL1 execution of SMC instructions to EL2, from both Execution states.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID3" name="TID3">
        <gui_name language="en">TID3</gui_name>
        <description language="en">Trap ID group 3.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID2" name="TID2">
        <gui_name language="en">TID2</gui_name>
        <description language="en">Trap ID group 2.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID1" name="TID1">
        <gui_name language="en">TID1</gui_name>
        <description language="en">Trap ID group 1.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TID0" name="TID0">
        <gui_name language="en">TID0</gui_name>
        <description language="en">Trap ID group 0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TWE" name="TWE">
        <gui_name language="en">TWE</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 execution of WFE instructions to EL2, from both Execution states.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_TWI" name="TWI">
        <gui_name language="en">TWI</gui_name>
        <description language="en">Traps Non-secure EL0 and EL1 execution of WFI instructions to EL2, from both Execution states.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField name="DC">
        <gui_name language="en">DC</gui_name>
        <description language="en">This field is permitted to be cached in a TLB.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_BSU" name="BSU">
        <gui_name language="en">BSU</gui_name>
        <description language="en">Barrier Shareability upgrade.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_FB" name="FB">
        <gui_name language="en">FB</gui_name>
        <description language="en">Force broadcast.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VSE" name="VSE">
        <gui_name language="en">VSE</gui_name>
        <description language="en">Virtual SError interrupt.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VI" name="VI">
        <gui_name language="en">VI</gui_name>
        <description language="en">Virtual IRQ Interrupt.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VF" name="VF">
        <gui_name language="en">VF</gui_name>
        <description language="en">Virtual FIQ Interrupt.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_AMO" name="AMO">
        <gui_name language="en">AMO</gui_name>
        <description language="en">Physical SError Interrupt routing.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_IMO" name="IMO">
        <gui_name language="en">IMO</gui_name>
        <description language="en">Physical IRQ Routing.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_FMO" name="FMO">
        <gui_name language="en">FMO</gui_name>
        <description language="en">Physical FIQ Routing.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_PTW" name="PTW">
        <gui_name language="en">PTW</gui_name>
        <description language="en">Protected Table Walk. In the Non-secure EL1&amp;0 translation regime, a translation table access made as part of a stage 1 translation table walk is subject to a stage 2 translation. The combining of the memory type attributes from the two stages of translation means the access might be made to a type of Device memory.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_SWIO" name="SWIO">
        <gui_name language="en">SWIO</gui_name>
        <description language="en">Set/Way Invalidation Override.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="HCR_EL2_VM" name="VM">
        <gui_name language="en">VM</gui_name>
        <description language="en">Virtualization enable. Enables stage 2 address translation for the Non-secure EL1&amp;0 translation regime.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-hpfar_el2.html" name="HPFAR_EL2" size="8">
      <gui_name language="en">Hypervisor IPA Fault Address Register</gui_name>
      <description language="en">Holds the faulting IPA for some aborts on a stage 2 translation taken to EL2.</description>
      <bitField name="FIPA_47_12">
        <gui_name language="en">FIPA_47_12</gui_name>
        <description language="en">Bits [47:12] of the faulting intermediate physical address. For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are RES0.</description>
        <definition>[39:4]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-hstr_el2.html" name="HSTR_EL2" size="4">
      <gui_name language="en">Hypervisor System Trap Register</gui_name>
      <description language="en">Controls trapping to Hyp mode of Non-secure accesses, at EL1 or lower in AArch32, to the System register in the coproc == 1111 encoding space, by the CRn value used to access the register using MCR or MRC instruction. When the register is accessible using an MCRR or MRRC instruction, this is the CRm value used to access the register.</description>
      <bitField enumerationId="HSTR_EL2_T_n" name="T15">
        <gui_name language="en">T15</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T14">
        <gui_name language="en">T14</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T13">
        <gui_name language="en">T13</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T12">
        <gui_name language="en">T12</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T11">
        <gui_name language="en">T11</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T10">
        <gui_name language="en">T10</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T9">
        <gui_name language="en">T9</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T8">
        <gui_name language="en">T8</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T7">
        <gui_name language="en">T7</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T6">
        <gui_name language="en">T6</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T5">
        <gui_name language="en">T5</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T4">
        <gui_name language="en">T4</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T3">
        <gui_name language="en">T3</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T2">
        <gui_name language="en">T2</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T1">
        <gui_name language="en">T1</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="HSTR_EL2_T_n" name="T0">
        <gui_name language="en">T0</gui_name>
        <description language="en">Fields T14 and T4 are RES0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-icc_sre_el2.html" name="ICC_SRE_EL2" size="4">
      <gui_name language="en">Interrupt Controller System Register Enable register (EL2)</gui_name>
      <description language="en">Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL2.</description>
      <bitField enumerationId="ICC_SRE_EL2_Enable" name="Enable">
        <gui_name language="en">Enable</gui_name>
        <description language="en">Enable. Enables lower Exception level access to ICC_SRE_EL1.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICC_SRE_EL2_DIB" name="DIB">
        <gui_name language="en">DIB</gui_name>
        <description language="en">Disable IRQ bypass.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICC_SRE_EL2_DFB" name="DFB">
        <gui_name language="en">DFB</gui_name>
        <description language="en">Disable FIQ bypass.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICC_SRE_EL2_SRE" name="SRE">
        <gui_name language="en">SRE</gui_name>
        <description language="en">System Register Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap0rn_el2.html" name="ICH_AP0R0_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap0rn_el2.html" name="ICH_AP0R1_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap0rn_el2.html" name="ICH_AP0R2_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap0rn_el2.html" name="ICH_AP0R3_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 0 Registers</gui_name>
      <description language="en">Provides information about Group 0 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP0R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Provides the access to the virtual active priorities for Group 0 interrupts.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap1rn_el2.html" name="ICH_AP1R0_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap1rn_el2.html" name="ICH_AP1R1_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap1rn_el2.html" name="ICH_AP1R2_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_ap1rn_el2.html" name="ICH_AP1R3_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Active Priorities Group 1 Registers</gui_name>
      <description language="en">Provides information about Group 1 virtual active priorities for EL2.</description>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P31">
        <gui_name language="en">P31</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_AP1R_n_EL2_P_x" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Group 1 interrupt active priorities.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_eisr_el2.html" name="ICH_EISR_EL2" size="4">
      <gui_name language="en">Interrupt Controller End of Interrupt Status Register</gui_name>
      <description language="en">Indicates which List registers have outstanding EOI maintenance interrupts.</description>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status15">
        <gui_name language="en">Status15</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status14">
        <gui_name language="en">Status14</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status13">
        <gui_name language="en">Status13</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status12">
        <gui_name language="en">Status12</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status11">
        <gui_name language="en">Status11</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status10">
        <gui_name language="en">Status10</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status9">
        <gui_name language="en">Status9</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status8">
        <gui_name language="en">Status8</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status7">
        <gui_name language="en">Status7</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status6">
        <gui_name language="en">Status6</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status5">
        <gui_name language="en">Status5</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status4">
        <gui_name language="en">Status4</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status3">
        <gui_name language="en">Status3</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status2">
        <gui_name language="en">Status2</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status1">
        <gui_name language="en">Status1</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_EISR_EL2_Status_n" name="Status0">
        <gui_name language="en">Status0</gui_name>
        <description language="en">EOI maintenance interrupt status bit for List register &lt;n&gt;:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_elrsr_el2.html" name="ICH_ELRSR_EL2" size="4">
      <gui_name language="en">Interrupt Controller Empty List Register Status Register</gui_name>
      <description language="en">These registers can be used to locate a usable List register when the hypervisor is delivering an interrupt to a VM.</description>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status15">
        <gui_name language="en">Status15</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status14">
        <gui_name language="en">Status14</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status13">
        <gui_name language="en">Status13</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status12">
        <gui_name language="en">Status12</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status11">
        <gui_name language="en">Status11</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status10">
        <gui_name language="en">Status10</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status9">
        <gui_name language="en">Status9</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status8">
        <gui_name language="en">Status8</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status7">
        <gui_name language="en">Status7</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status6">
        <gui_name language="en">Status6</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status5">
        <gui_name language="en">Status5</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status4">
        <gui_name language="en">Status4</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status3">
        <gui_name language="en">Status3</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status2">
        <gui_name language="en">Status2</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status1">
        <gui_name language="en">Status1</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_ELRSR_EL2_Status_n" name="Status0">
        <gui_name language="en">Status0</gui_name>
        <description language="en">Status bit for List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_hcr_el2.html" name="ICH_HCR_EL2" size="4">
      <gui_name language="en">Interrupt Controller Hyp Control Register</gui_name>
      <description language="en">Controls the environment for VMs.</description>
      <bitField name="EOIcount">
        <gui_name language="en">EOIcount</gui_name>
        <description language="en">This field is incremented whenever a successful write to a virtual EOIR or DIR register would have resulted in a virtual interrupt deactivation.</description>
        <definition>[31:27]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_TDIR" name="TDIR">
        <gui_name language="en">TDIR</gui_name>
        <description language="en">Trap Non-secure EL1 writes to ICC_DIR_EL1 and ICV_DIR_EL1.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_TSEI" name="TSEI">
        <gui_name language="en">TSEI</gui_name>
        <description language="en">Trap all locally generated SEIs. This bit allows the hypervisor to intercept locally generated SEIs that would otherwise be taken at Non-secure EL1.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_TALL1" name="TALL1">
        <gui_name language="en">TALL1</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 1 interrupts to EL2.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_TALL0" name="TALL0">
        <gui_name language="en">TALL0</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to ICC_* and ICV_* System registers for Group 0 interrupts to EL2.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_TC" name="TC">
        <gui_name language="en">TC</gui_name>
        <description language="en">Trap all Non-secure EL1 accesses to System registers that are common to Group 0 and Group 1 to EL2.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_VGrp1DIE" name="VGrp1DIE">
        <gui_name language="en">VGrp1DIE</gui_name>
        <description language="en">VM Group 1 Disabled Interrupt Enable.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_VGrp1EIE" name="VGrp1EIE">
        <gui_name language="en">VGrp1EIE</gui_name>
        <description language="en">VM Group 1 Enabled Interrupt Enable.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_VGrp0DIE" name="VGrp0DIE">
        <gui_name language="en">VGrp0DIE</gui_name>
        <description language="en">VM Group 0 Disabled Interrupt Enable.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_VGrp0EIE" name="VGrp0EIE">
        <gui_name language="en">VGrp0EIE</gui_name>
        <description language="en">VM Group 0 Enabled Interrupt Enable.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_NPIE" name="NPIE">
        <gui_name language="en">NPIE</gui_name>
        <description language="en">No Pending Interrupt Enable.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_LRENPIE" name="LRENPIE">
        <gui_name language="en">LRENPIE</gui_name>
        <description language="en">List Register Entry Not Present Interrupt Enable.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_UIE" name="UIE">
        <gui_name language="en">UIE</gui_name>
        <description language="en">Underflow Interrupt Enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_HCR_EL2_En" name="En">
        <gui_name language="en">En</gui_name>
        <description language="en">Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR0_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR1_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR2_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR3_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR4_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR5_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR6_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR7_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR8_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR9_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR10_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR11_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR12_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR13_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR14_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_lrn_el2.html" name="ICH_LR15_EL2" size="8">
      <gui_name language="en">Interrupt Controller List Registers</gui_name>
      <description language="en">Provides interrupt context information for the virtual CPU interface.</description>
      <bitField enumerationId="ICH_LR_n_EL2_State" name="State">
        <gui_name language="en">State</gui_name>
        <description language="en">The state of the interrupt:</description>
        <definition>[63:62]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_HW" name="HW">
        <gui_name language="en">HW</gui_name>
        <description language="en">Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.</description>
        <definition>[61]</definition>
      </bitField>
      <bitField enumerationId="ICH_LR_n_EL2_Group" name="Group">
        <gui_name language="en">Group</gui_name>
        <description language="en">Indicates the group for this virtual interrupt.</description>
        <definition>[60]</definition>
      </bitField>
      <bitField name="Priority">
        <gui_name language="en">Priority</gui_name>
        <description language="en">The priority of this interrupt.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="pINTID">
        <gui_name language="en">pINTID</gui_name>
        <description language="en">Physical INTID, for hardware interrupts.</description>
        <definition>[41:32]</definition>
      </bitField>
      <bitField name="vINTID">
        <gui_name language="en">vINTID</gui_name>
        <description language="en">Virtual INTID of the interrupt.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_misr_el2.html" name="ICH_MISR_EL2" size="4">
      <gui_name language="en">Interrupt Controller Maintenance Interrupt State Register</gui_name>
      <description language="en">Indicates which maintenance interrupts are asserted.</description>
      <bitField enumerationId="ICH_MISR_EL2_VGrp1D" name="VGrp1D">
        <gui_name language="en">VGrp1D</gui_name>
        <description language="en">vPE Group 1 Disabled.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_VGrp1E" name="VGrp1E">
        <gui_name language="en">VGrp1E</gui_name>
        <description language="en">vPE Group 1 Enabled.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_VGrp0D" name="VGrp0D">
        <gui_name language="en">VGrp0D</gui_name>
        <description language="en">vPE Group 0 Disabled.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_VGrp0E" name="VGrp0E">
        <gui_name language="en">VGrp0E</gui_name>
        <description language="en">vPE Group 0 Enabled.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_NP" name="NP">
        <gui_name language="en">NP</gui_name>
        <description language="en">No Pending.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_LRENP" name="LRENP">
        <gui_name language="en">LRENP</gui_name>
        <description language="en">List Register Entry Not Present.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Underflow.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_MISR_EL2_EOI" name="EOI">
        <gui_name language="en">EOI</gui_name>
        <description language="en">End Of Interrupt.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_vmcr_el2.html" name="ICH_VMCR_EL2" size="4">
      <gui_name language="en">Interrupt Controller Virtual Machine Control Register</gui_name>
      <description language="en">Enables the hypervisor to save and restore the virtual machine view of the GIC state.</description>
      <bitField name="VPMR">
        <gui_name language="en">VPMR</gui_name>
        <description language="en">Virtual Priority Mask. The priority mask level for the virtual CPU interface. If the priority of a pending virtual interrupt is higher than the value indicated by this field, the interface signals the virtual interrupt to the PE.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="VBPR0">
        <gui_name language="en">VBPR0</gui_name>
        <description language="en">Virtual Binary Point Register, Group 0. Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption, and also determines Group 1 interrupt preemption if ICH_VMCR_EL2.VCBPR == 1.</description>
        <definition>[23:21]</definition>
      </bitField>
      <bitField name="VBPR1">
        <gui_name language="en">VBPR1</gui_name>
        <description language="en">Virtual Binary Point Register, Group 1. Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption if ICH_VMCR_EL2.VCBPR == 0.</description>
        <definition>[20:18]</definition>
      </bitField>
      <bitField enumerationId="ICH_VMCR_EL2_VEOIM" name="VEOIM">
        <gui_name language="en">VEOIM</gui_name>
        <description language="en">Virtual EOI mode.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="ICH_VMCR_EL2_VCBPR" name="VCBPR">
        <gui_name language="en">VCBPR</gui_name>
        <description language="en">Virtual Common Binary Point Register.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="ICH_VMCR_EL2_VFIQEn" name="VFIQEn">
        <gui_name language="en">VFIQEn</gui_name>
        <description language="en">Virtual FIQ enable.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="ICH_VMCR_EL2_VAckCtl" name="VAckCtl">
        <gui_name language="en">VAckCtl</gui_name>
        <description language="en">Virtual AckCtl.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="ICH_VMCR_EL2_VENG1" name="VENG1">
        <gui_name language="en">VENG1</gui_name>
        <description language="en">Virtual Group 1 interrupt enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="ICH_VMCR_EL2_VENG0" name="VENG0">
        <gui_name language="en">VENG0</gui_name>
        <description language="en">Virtual Group 0 interrupt enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ich_vtr_el2.html" name="ICH_VTR_EL2" size="4">
      <gui_name language="en">Interrupt Controller VGIC Type Register</gui_name>
      <description language="en">Reports supported GIC virtualisartion features.</description>
      <bitField name="PRIbits">
        <gui_name language="en">PRIbits</gui_name>
        <description language="en">Priority bits. The number of virtual priority bits implemented, minus one.</description>
        <definition>[31:29]</definition>
      </bitField>
      <bitField name="PREbits">
        <gui_name language="en">PREbits</gui_name>
        <description language="en">The number of virtual preemption bits implemented, minus one.</description>
        <definition>[28:26]</definition>
      </bitField>
      <bitField enumerationId="ICH_VTR_EL2_IDbits" name="IDbits">
        <gui_name language="en">IDbits</gui_name>
        <description language="en">The number of virtual interrupt identifier bits supported:</description>
        <definition>[25:23]</definition>
      </bitField>
      <bitField enumerationId="ICH_VTR_EL2_SEIS" name="SEIS">
        <gui_name language="en">SEIS</gui_name>
        <description language="en">SEI Support.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="ICH_VTR_EL2_A3V" name="A3V">
        <gui_name language="en">A3V</gui_name>
        <description language="en">Affinity 3 Valid.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="ICH_VTR_EL2_nV4" name="nV4">
        <gui_name language="en">nV4</gui_name>
        <description language="en">Direct injection of virtual interrupts not supported.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="ICH_VTR_EL2_TDS" name="TDS">
        <gui_name language="en">TDS</gui_name>
        <description language="en">Separate trapping of Non-secure EL1 writes to ICV_DIR_EL1 supported.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField name="ListRegs">
        <gui_name language="en">ListRegs</gui_name>
        <description language="en">The number of implemented List registers, minus one. For example, a value of 0b01111 indicates that the maximum of 16 List registers are implemented.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2e1.html" name="TLBI_IPAS2E1" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</gui_name>
      <device_name type="rvi">TLBI_IPAS2E1</device_name>
      <device_name type="cadi">TLBI IPAS2E1</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2e1is.html" name="TLBI_IPAS2E1IS" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_IPAS2E1IS</device_name>
      <device_name type="cadi">TLBI IPAS2E1IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2le1.html" name="TLBI_IPAS2LE1" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1</gui_name>
      <device_name type="rvi">TLBI_IPAS2LE1</device_name>
      <device_name type="cadi">TLBI IPAS2LE1</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tlbi-ipas2le1is.html" name="TLBI_IPAS2LE1IS" size="8">
      <gui_name language="en">TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable</gui_name>
      <device_name type="rvi">TLBI_IPAS2LE1IS</device_name>
      <device_name type="cadi">TLBI IPAS2LE1IS</device_name>
      <description language="en">If EL2 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements...</description>
      <bitField name="IPA_47_12">
        <gui_name language="en">IPA_47_12</gui_name>
        <description language="en">Bits[47:12] of the intermediate physical address to match.</description>
        <definition>[35:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-mair_el2.html" name="MAIR_EL2" size="8">
      <gui_name language="en">Memory Attribute Indirection Register (EL2)</gui_name>
      <description language="en">Provides the memory attribute encodings corresponding to the possible AttrIndx values in a Long-descriptor format translation table entry for stage 1 translations at EL2.</description>
      <bitField name="Attr7">
        <gui_name language="en">Attr7</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[63:56]</definition>
      </bitField>
      <bitField name="Attr6">
        <gui_name language="en">Attr6</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="Attr5">
        <gui_name language="en">Attr5</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[47:40]</definition>
      </bitField>
      <bitField name="Attr4">
        <gui_name language="en">Attr4</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField name="Attr3">
        <gui_name language="en">Attr3</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Attr2">
        <gui_name language="en">Attr2</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Attr1">
        <gui_name language="en">Attr1</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Attr0">
        <gui_name language="en">Attr0</gui_name>
        <description language="en">The memory attribute encoding for an AttrIndx[2:0] entry in a Long descriptor format translation table entry, where AttrIndx[2:0] gives the value of &lt;n&gt; in Attr&lt;n&gt;.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-mdcr_el2.html" name="MDCR_EL2" size="4">
      <gui_name language="en">Monitor Debug Configuration Register (EL2)</gui_name>
      <description language="en">Provides EL2 configuration options for self-hosted debug and the Performance Monitors Extension.</description>
      <bitField enumerationId="MDCR_EL2_HPMD" name="HPMD">
        <gui_name language="en">HPMD</gui_name>
        <description language="en">Guest Performance Monitors Disable. This control prohibits event counting at EL2.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_TDRA" name="TDRA">
        <gui_name language="en">TDRA</gui_name>
        <description language="en">Trap Debug ROM Address register access. Traps Non-secure System register accesses to the Debug ROM registers to EL2.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_TDOSA" name="TDOSA">
        <gui_name language="en">TDOSA</gui_name>
        <description language="en">Trap debug OS-related register access.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_TDA" name="TDA">
        <gui_name language="en">TDA</gui_name>
        <description language="en">Trap Debug Access.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_TDE" name="TDE">
        <gui_name language="en">TDE</gui_name>
        <description language="en">Trap Debug exceptions.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_HPME" name="HPME">
        <gui_name language="en">HPME</gui_name>
        <description language="en">Hypervisor Performance Monitors Counters Enable.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_TPM" name="TPM">
        <gui_name language="en">TPM</gui_name>
        <description language="en">Trap Performance Monitors accesses.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="MDCR_EL2_TPMCR" name="TPMCR">
        <gui_name language="en">TPMCR</gui_name>
        <description language="en">Trap PMCR_EL0 or PMCR accesses. Traps Non-secure EL0 and EL1 accesses to the PMCR_EL0 or PMCR to EL2.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField name="HPMN">
        <gui_name language="en">HPMN</gui_name>
        <description language="en">Defines the number of Performance Monitors counters that are accessible from Non-secure EL0 and EL1 modes.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-rmr_el2.html" name="RMR_EL2" size="4">
      <gui_name language="en">Reset Management Register (EL2)</gui_name>
      <description language="en">If EL2 is the highest implemented Exception level and this register is implemented...</description>
      <bitField name="RR">
        <gui_name language="en">RR</gui_name>
        <description language="en">Reset Request. Setting this bit to 1 requests a Warm reset.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="RMR_EL2_AA64" name="AA64">
        <gui_name language="en">AA64</gui_name>
        <description language="en">When EL2 can use AArch32, determines which Execution state the PE boots into after a Warm reset:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-sctlr_el2.html" name="SCTLR_EL2" size="4">
      <gui_name language="en">System Control Register (EL2)</gui_name>
      <description language="en">Provides top level control of the system, including its memory system, at EL2...</description>
      <bitField name="EE">
        <gui_name language="en">EE</gui_name>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_WXN" name="WXN">
        <gui_name language="en">WXN</gui_name>
        <description language="en">Write permission implies XN (Execute-never). For the EL2 or EL2&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField name="I">
        <gui_name language="en">I</gui_name>
        <definition>[12]</definition>
      </bitField>
      <bitField name="SA">
        <gui_name language="en">SA</gui_name>
        <description language="en">SP Alignment check enable. When set to 1, if a load or store instruction executed at EL2 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see .</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="SCTLR_EL2_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cacheability control, for data accesses.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Alignment check enable.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tcr_el2.html" name="TCR_EL2" size="8">
      <gui_name language="en">Translation Control Register (EL2)</gui_name>
      <description language="en">The control register for stage 1 of the EL2, or EL2&amp;0, translation regime...</description>
      <bitField enumerationId="TCR_EL2_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the TTBR0_EL2.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="TCR_EL2_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL2.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by TTBR0_EL2. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-tpidr_el2.html" name="TPIDR_EL2" size="8">
      <gui_name language="en">EL2 Software Thread ID Register</gui_name>
      <description language="en">Provides a location where software executing at EL2 can store thread identifying information, for OS management purposes...</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr0_el2.html" name="TTBR0_EL2" size="8">
      <gui_name language="en">Translation Table Base Register 0 (EL2)</gui_name>
      <description language="en">When HCR_EL2.E2H is 0, holds the base address of the translation table for the initial lookup for stage 1 of an address translation in the EL2 translation regime, and other information for this translation regime...</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">When HCR_EL2.E2H is 0, this field is RES0.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-ttbr1_el2.html" name="TTBR1_EL2" size="8">
      <gui_name language="en">Translation Table Base Register 1 (EL2)</gui_name>
      <description language="en">When HCR_EL2.E2H is 1, holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the EL2&amp;0 translation regime, and other information for this translation regime.</description>
      <bitField name="ASID">
        <gui_name language="en">ASID</gui_name>
        <description language="en">An ASID for the translation table base address. The TCR_EL2.A1 field selects either TTBR0_EL2.ASID or TTBR1_EL2.ASID.</description>
        <definition>[63:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vbar_el2.html" name="VBAR_EL2" size="8">
      <gui_name language="en">Vector Base Address Register (EL2)</gui_name>
      <description language="en">Holds the vector base address for any exception that is taken to EL2.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vmpidr_el2.html" name="VMPIDR_EL2" size="8">
      <gui_name language="en">Virtualization Multiprocessor ID Register</gui_name>
      <description language="en">Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.</description>
      <bitField name="Aff3">
        <gui_name language="en">Aff3</gui_name>
        <description language="en">Affinity level 3. Highest level affinity field.</description>
        <definition>[39:32]</definition>
      </bitField>
      <bitField enumerationId="VMPIDR_EL2_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="VMPIDR_EL2_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField name="Aff2">
        <gui_name language="en">Aff2</gui_name>
        <description language="en">Affinity level 2. Second highest level affinity field.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="Aff1">
        <gui_name language="en">Aff1</gui_name>
        <description language="en">Affinity level 1. Third highest level affinity field.</description>
        <definition>[15:8]</definition>
      </bitField>
      <bitField name="Aff0">
        <gui_name language="en">Aff0</gui_name>
        <description language="en">Affinity level 0. Lowest level affinity field.</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vpidr_el2.html" name="VPIDR_EL2" size="4">
      <gui_name language="en">Virtualization Processor ID Register</gui_name>
      <description language="en">Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of MIDR_EL1.</description>
      <bitField name="Implementer">
        <gui_name language="en">Implementer</gui_name>
        <description language="en">The Implementer code. This field must hold an implementer code that has been assigned by ARM.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="Variant">
        <gui_name language="en">Variant</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="VPIDR_EL2_Architecture" name="Architecture">
        <gui_name language="en">Architecture</gui_name>
        <description language="en">The permitted values of this field are:</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField name="PartNum">
        <gui_name language="en">PartNum</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED primary part number for the device.</description>
        <definition>[15:4]</definition>
      </bitField>
      <bitField name="Revision">
        <gui_name language="en">Revision</gui_name>
        <description language="en">An IMPLEMENTATION DEFINED revision number for the device.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vtcr_el2.html" name="VTCR_EL2" size="4">
      <gui_name language="en">Virtualization Translation Control Register</gui_name>
      <description language="en">The control register for stage 2 of the EL1&amp;0 translation regime.</description>
      <bitField enumerationId="VTCR_EL2_HD" name="HD">
        <gui_name language="en">HD</gui_name>
        <description language="en">Hardware management of dirty state in stage 2 translations from Non-secure EL0 and EL1.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_HA" name="HA">
        <gui_name language="en">HA</gui_name>
        <description language="en">Hardware Access flag update in stage 2 translations from Non-secure EL0 and EL1.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_VS" name="VS">
        <gui_name language="en">VS</gui_name>
        <description language="en">VMID Size.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_PS" name="PS">
        <gui_name language="en">PS</gui_name>
        <description language="en">Physical Address Size.</description>
        <definition>[18:16]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_TG0" name="TG0">
        <gui_name language="en">TG0</gui_name>
        <description language="en">Granule size for the VTTBR_EL2.</description>
        <definition>[15:14]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_SH0" name="SH0">
        <gui_name language="en">SH0</gui_name>
        <description language="en">Shareability attribute for memory associated with translation table walks using VTTBR_EL2.</description>
        <definition>[13:12]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_ORGN0" name="ORGN0">
        <gui_name language="en">ORGN0</gui_name>
        <description language="en">Outer cacheability attribute for memory associated with translation table walks using VTTBR_EL2.</description>
        <definition>[11:10]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_IRGN0" name="IRGN0">
        <gui_name language="en">IRGN0</gui_name>
        <description language="en">Inner cacheability attribute for memory associated with translation table walks using VTTBR_EL2.</description>
        <definition>[9:8]</definition>
      </bitField>
      <bitField enumerationId="VTCR_EL2_SL0" name="SL0">
        <gui_name language="en">SL0</gui_name>
        <description language="en">Starting level of the VTCR_EL2 addressed region. The meaning of this field depends on the value of VTCR_EL2.TG0 (the granule size).</description>
        <definition>[7:6]</definition>
      </bitField>
      <bitField name="T0SZ">
        <gui_name language="en">T0SZ</gui_name>
        <description language="en">The size offset of the memory region addressed by VTTBR_EL2. The region size is 2^(64-T0SZ) bytes.</description>
        <definition>[5:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_v81A_xml-00bet3/xhtml/AArch64-vttbr_el2.html" name="VTTBR_EL2" size="8">
      <gui_name language="en">Virtualization Translation Table Base Register</gui_name>
      <description language="en">Holds the base address of the translation table for the initial lookup for stage 2 of an address translation in the Non-secure EL1&amp;0 translation regime, and other information for this translation regime.</description>
      <bitField name="VMID_15_8">
        <gui_name language="en">VMID_15_8</gui_name>
        <description language="en">Extension to VMID[7:0]. See VMID[7:0] for more details.</description>
        <definition>[63:56]</definition>
      </bitField>
      <bitField name="VMID_7_0">
        <gui_name language="en">VMID_7_0</gui_name>
        <description language="en">The VMID for the translation table.</description>
        <definition>[55:48]</definition>
      </bitField>
      <bitField name="BADDR">
        <gui_name language="en">BADDR</gui_name>
        <description language="en">Translation table base address, A[47:x] or A[51:x], bits[47:1].</description>
        <definition>[47:1]</definition>
      </bitField>
    </register>
  </register_group>
  <tcf:enumeration name="CNTHCTL_EL2_EVNTDIR">
    <tcf:enumItem description="A 0 to 1 transition of the trigger bit triggers an event." name="A_0_to_1_transition_of_the_trigger_bit_triggers_an_event" number="0"/>
    <tcf:enumItem description="A 1 to 0 transition of the trigger bit triggers an event." name="A_1_to_0_transition_of_the_trigger_bit_triggers_an_event" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHCTL_EL2_EVNTEN">
    <tcf:enumItem description="Disables the event stream." name="Disables_the_event_stream" number="0"/>
    <tcf:enumItem description="Enables the event stream." name="Enables_the_event_stream" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_EL2_ISTATUS">
    <tcf:enumItem description="Timer condition is not met." name="Timer_condition_is_not_met" number="0"/>
    <tcf:enumItem description="Timer condition is met." name="Timer_condition_is_met" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_EL2_IMASK">
    <tcf:enumItem description="Timer interrupt is not masked by the IMASK bit." name="Timer_interrupt_is_not_masked_by_the_IMASK_bit" number="0"/>
    <tcf:enumItem description="Timer interrupt is masked by the IMASK bit." name="Timer_interrupt_is_masked_by_the_IMASK_bit" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CNTHP_CTL_EL2_ENABLE">
    <tcf:enumItem description="Timer disabled." name="Timer_disabled" number="0"/>
    <tcf:enumItem description="Timer enabled." name="Timer_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="CPTR_EL2_TCPAC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to CPACR_EL1 and CPACR are trapped to EL2." name="Non_secure_EL1_accesses_to_CPACR_EL1_and_CPACR_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_EC">
    <tcf:enumItem description="Unknown reason." name="Unknown_reason" number="0"/>
    <tcf:enumItem description="Trapped WFI or WFE instruction execution..." name="Trapped_WFI_or_WFE_instruction_execution" number="1"/>
    <tcf:enumItem description="Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000." name="Trapped_MCR_or_MRC_access_with_coproc_1111_that_is_not_reported_using_EC_0b000000" number="3"/>
    <tcf:enumItem description="Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000." name="Trapped_MCRR_or_MRRC_access_with_coproc_1111_that_is_not_reported_using_EC_0b000000" number="4"/>
    <tcf:enumItem description="Trapped MCR or MRC access with (coproc==1110)." name="Trapped_MCR_or_MRC_access_with_coproc_1110" number="5"/>
    <tcf:enumItem description="Trapped LDC or STC access..." name="Trapped_LDC_or_STC_access" number="6"/>
    <tcf:enumItem description="Access to Advanced SIMD or floating-point functionality trapped by CPACR_EL1.FPEN, CPTR_EL2.TFP, or CPTR_EL3.TFP control..." name="Access_to_Advanced_SIMD_or_floating_point_functionality_trapped_by_CPACR_EL1" number="7"/>
    <tcf:enumItem description="Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111." name="Trapped_VMRS_access_from_ID_group_trap_that_is_not_reported_using_EC_0b000111" number="8"/>
    <tcf:enumItem description="Trapped MRRC access with (coproc==1110)." name="Trapped_MRRC_access_with_coproc_1110" number="12"/>
    <tcf:enumItem description="Illegal Execution state." name="Illegal_Execution_state" number="14"/>
    <tcf:enumItem description="SVC instruction execution in AArch32 state..." name="SVC_instruction_execution_in_AArch32_state" number="17"/>
    <tcf:enumItem description="HVC instruction execution in AArch32 state, when HVC is not disabled." name="HVC_instruction_execution_in_AArch32_state_when_HVC_is_not_disabled" number="18"/>
    <tcf:enumItem description="SMC instruction execution in AArch32 state, when SMC is not disabled..." name="SMC_instruction_execution_in_AArch32_state_when_SMC_is_not_disabled" number="19"/>
    <tcf:enumItem description="SVC instruction execution in AArch64 state." name="SVC_instruction_execution_in_AArch64_state" number="21"/>
    <tcf:enumItem description="HVC instruction execution in AArch64 state, when HVC is not disabled." name="HVC_instruction_execution_in_AArch64_state_when_HVC_is_not_disabled" number="22"/>
    <tcf:enumItem description="SMC instruction execution in AArch64 state, when SMC is not disabled..." name="SMC_instruction_execution_in_AArch64_state_when_SMC_is_not_disabled" number="23"/>
    <tcf:enumItem description="Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001 or 0b000111..." name="Trapped_MSR_MRS_or_System_instruction_execution_in_AArch64_state_that_is_not_reported_using_EC_0b000000_0b000001_or_0b000111" number="24"/>
    <tcf:enumItem description="Instruction Abort from a lower Exception level..." name="Instruction_Abort_from_a_lower_Exception_level" number="32"/>
    <tcf:enumItem description="Instruction Abort taken without a change in Exception level..." name="Instruction_Abort_taken_without_a_change_in_Exception_level" number="33"/>
    <tcf:enumItem description="PC alignment fault exception." name="PC_alignment_fault_exception" number="34"/>
    <tcf:enumItem description="Data Abort from a lower Exception level..." name="Data_Abort_from_a_lower_Exception_level" number="36"/>
    <tcf:enumItem description="Data Abort taken without a change in Exception level..." name="Data_Abort_taken_without_a_change_in_Exception_level" number="37"/>
    <tcf:enumItem description="SP alignment fault exception." name="SP_alignment_fault_exception" number="38"/>
    <tcf:enumItem description="Trapped floating-point exception taken from AArch32 state..." name="Trapped_floating_point_exception_taken_from_AArch32_state" number="40"/>
    <tcf:enumItem description="Trapped floating-point exception taken from AArch64 state..." name="Trapped_floating_point_exception_taken_from_AArch64_state" number="44"/>
    <tcf:enumItem description="SError interrupt." name="SError_interrupt" number="47"/>
    <tcf:enumItem description="Breakpoint exception from a lower Exception level." name="Breakpoint_exception_from_a_lower_Exception_level" number="48"/>
    <tcf:enumItem description="Breakpoint exception taken without a change in Exception level." name="Breakpoint_exception_taken_without_a_change_in_Exception_level" number="49"/>
    <tcf:enumItem description="Software Step exception from a lower Exception level." name="Software_Step_exception_from_a_lower_Exception_level" number="50"/>
    <tcf:enumItem description="Software Step exception taken without a change in Exception level." name="Software_Step_exception_taken_without_a_change_in_Exception_level" number="51"/>
    <tcf:enumItem description="Watchpoint exception from a lower Exception level." name="Watchpoint_exception_from_a_lower_Exception_level" number="52"/>
    <tcf:enumItem description="Watchpoint exception taken without a change in Exception level." name="Watchpoint_exception_taken_without_a_change_in_Exception_level" number="53"/>
    <tcf:enumItem description="BKPT instruction execution in AArch32 state." name="BKPT_instruction_execution_in_AArch32_state" number="56"/>
    <tcf:enumItem description="Vector Catch exception from AArch32 state..." name="Vector_Catch_exception_from_AArch32_state" number="58"/>
    <tcf:enumItem description="BRK instruction execution in AArch64 state..." name="BRK_instruction_execution_in_AArch64_state" number="60"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IL">
    <tcf:enumItem description="16-bit instruction trapped." name="_16_bit_instruction_trapped" number="0"/>
    <tcf:enumItem description="32-bit instruction trapped. This value is also used when the exception is one of the following..." name="_32_bit_instruction_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_CV">
    <tcf:enumItem description="The COND field is not valid." name="The_COND_field_is_not_valid" number="0"/>
    <tcf:enumItem description="The COND field is valid." name="The_COND_field_is_valid" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_TI">
    <tcf:enumItem description="WFI trapped." name="WFI_trapped" number="0"/>
    <tcf:enumItem description="WFE trapped." name="WFE_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_Direction">
    <tcf:enumItem description="Write to System register space. MCR instruction." name="Write_to_System_register_space" number="0"/>
    <tcf:enumItem description="Read from System register space. MRC or VMRS instruction." name="Read_from_System_register_space" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_Offset">
    <tcf:enumItem description="Subtract offset." name="Subtract_offset" number="0"/>
    <tcf:enumItem description="Add offset." name="Add_offset" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_AM">
    <tcf:enumItem description="Immediate unindexed." name="Immediate_unindexed" number="0"/>
    <tcf:enumItem description="Immediate post-indexed." name="Immediate_post_indexed" number="1"/>
    <tcf:enumItem description="Immediate offset." name="Immediate_offset" number="2"/>
    <tcf:enumItem description="Immediate pre-indexed." name="Immediate_pre_indexed" number="3"/>
    <tcf:enumItem description="Literal unindexed..." name="Literal_unindexed" number="4"/>
    <tcf:enumItem description="Literal offset..." name="Literal_offset" number="6"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_CCKNOWNPASS">
    <tcf:enumItem description="The instruction was unconditional, or was conditional and passed its condition code check." name="The_instruction_was_unconditional_or_was_conditional_and_passed_its_condition_code_check" number="0"/>
    <tcf:enumItem description="The instruction was conditional, and might have failed its condition code check." name="The_instruction_was_conditional_and_might_have_failed_its_condition_code_check" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SET">
    <tcf:enumItem description="Recoverable error (UER)." name="Recoverable_error_UER" number="0"/>
    <tcf:enumItem description="Restartable error (UEO)." name="Restartable_error_UEO" number="1"/>
    <tcf:enumItem description="Uncontainable error (UC)." name="Uncontainable_error_UC" number="2"/>
    <tcf:enumItem description="Corrected error (CE)." name="Corrected_error_CE" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_FnV">
    <tcf:enumItem description="FAR is valid." name="FAR_is_valid" number="0"/>
    <tcf:enumItem description="FAR is not valid, and holds an UNKNOWN value." name="FAR_is_not_valid_and_holds_an_UNKNOWN_value" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_S1PTW">
    <tcf:enumItem description="Fault not on a stage 2 translation for a stage 1 translation table walk." name="Fault_not_on_a_stage_2_translation_for_a_stage_1_translation_table_walk" number="0"/>
    <tcf:enumItem description="Fault on the stage 2 translation of an access for a stage 1 translation table walk." name="Fault_on_the_stage_2_translation_of_an_access_for_a_stage_1_translation_table_walk" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IFSC">
    <tcf:enumItem description="Address size fault, level 0 of translation or translation table base register" name="Address_size_fault_level_0_of_translation_or_translation_table_base_register" number="0"/>
    <tcf:enumItem description="Address size fault, level 1" name="Address_size_fault_level_1" number="1"/>
    <tcf:enumItem description="Address size fault, level 2" name="Address_size_fault_level_2" number="2"/>
    <tcf:enumItem description="Address size fault, level 3" name="Address_size_fault_level_3" number="3"/>
    <tcf:enumItem description="Translation fault, level 0" name="Translation_fault_level_0" number="4"/>
    <tcf:enumItem description="Translation fault, level 1" name="Translation_fault_level_1" number="5"/>
    <tcf:enumItem description="Translation fault, level 2" name="Translation_fault_level_2" number="6"/>
    <tcf:enumItem description="Translation fault, level 3" name="Translation_fault_level_3" number="7"/>
    <tcf:enumItem description="Access flag fault, level 1" name="Access_flag_fault_level_1" number="9"/>
    <tcf:enumItem description="Access flag fault, level 2" name="Access_flag_fault_level_2" number="10"/>
    <tcf:enumItem description="Access flag fault, level 3" name="Access_flag_fault_level_3" number="11"/>
    <tcf:enumItem description="Permission fault, level 1" name="Permission_fault_level_1" number="13"/>
    <tcf:enumItem description="Permission fault, level 2" name="Permission_fault_level_2" number="14"/>
    <tcf:enumItem description="Permission fault, level 3" name="Permission_fault_level_3" number="15"/>
    <tcf:enumItem description="Synchronous external abort, not on translation table walk" name="Synchronous_external_abort_not_on_translation_table_walk" number="16"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access, not on translation table walk" name="Synchronous_parity_or_ECC_error_on_memory_access_not_on_translation_table_walk" number="24"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 0" name="Synchronous_external_abort_on_translation_table_walk_level_0" number="20"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 1" name="Synchronous_external_abort_on_translation_table_walk_level_1" number="21"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 2" name="Synchronous_external_abort_on_translation_table_walk_level_2" number="22"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 3" name="Synchronous_external_abort_on_translation_table_walk_level_3" number="23"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 0" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_0" number="28"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 1" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_1" number="29"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 2" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_2" number="30"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 3" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_3" number="31"/>
    <tcf:enumItem description="TLB conflict abort" name="TLB_conflict_abort" number="48"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_ISV">
    <tcf:enumItem description="No valid instruction syndrome. ISS[23:14] are RES0." name="No_valid_instruction_syndrome" number="0"/>
    <tcf:enumItem description="ISS[23:14] hold a valid instruction syndrome." name="ISS_23_14_hold_a_valid_instruction_syndrome" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SAS">
    <tcf:enumItem description="Byte" name="Byte" number="0"/>
    <tcf:enumItem description="Halfword" name="Halfword" number="1"/>
    <tcf:enumItem description="Word" name="Word" number="2"/>
    <tcf:enumItem description="Doubleword" name="Doubleword" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SSE">
    <tcf:enumItem description="Sign-extension not required." name="Sign_extension_not_required" number="0"/>
    <tcf:enumItem description="Data item must be sign-extended." name="Data_item_must_be_sign_extended" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_SF">
    <tcf:enumItem description="Instruction loads/stores a 32-bit wide register." name="Instruction_loads_stores_a_32_bit_wide_register" number="0"/>
    <tcf:enumItem description="Instruction loads/stores a 64-bit wide register." name="Instruction_loads_stores_a_64_bit_wide_register" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_AR">
    <tcf:enumItem description="Instruction did not have acquire/release semantics." name="Instruction_did_not_have_acquire_release_semantics" number="0"/>
    <tcf:enumItem description="Instruction did have acquire/release semantics." name="Instruction_did_have_acquire_release_semantics" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_CM">
    <tcf:enumItem description="The Data Abort was not generated by the execution of one of the system instructions identified in the description of value 1." name="The_Data_Abort_was_not_generated_by_the_execution_of_one_of_the_system_instructions_identified_in_the_description_of_value_1" number="0"/>
    <tcf:enumItem description="The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1." name="The_Data_Abort_was_generated_by_either_the_execution_of_a_cache_maintenance_instruction_or_by_a_synchronous_fault_on_the_execution_of_an_address_translation_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_WnR">
    <tcf:enumItem description="Abort caused by an instruction reading from a memory location." name="Abort_caused_by_an_instruction_reading_from_a_memory_location" number="0"/>
    <tcf:enumItem description="Abort caused by an instruction writing to a memory location." name="Abort_caused_by_an_instruction_writing_to_a_memory_location" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_DFSC">
    <tcf:enumItem description="Address size fault, level 0 of translation or translation table base register" name="Address_size_fault_level_0_of_translation_or_translation_table_base_register" number="0"/>
    <tcf:enumItem description="Address size fault, level 1" name="Address_size_fault_level_1" number="1"/>
    <tcf:enumItem description="Address size fault, level 2" name="Address_size_fault_level_2" number="2"/>
    <tcf:enumItem description="Address size fault, level 3" name="Address_size_fault_level_3" number="3"/>
    <tcf:enumItem description="Translation fault, level 0" name="Translation_fault_level_0" number="4"/>
    <tcf:enumItem description="Translation fault, level 1" name="Translation_fault_level_1" number="5"/>
    <tcf:enumItem description="Translation fault, level 2" name="Translation_fault_level_2" number="6"/>
    <tcf:enumItem description="Translation fault, level 3" name="Translation_fault_level_3" number="7"/>
    <tcf:enumItem description="Access flag fault, level 1" name="Access_flag_fault_level_1" number="9"/>
    <tcf:enumItem description="Access flag fault, level 2" name="Access_flag_fault_level_2" number="10"/>
    <tcf:enumItem description="Access flag fault, level 3" name="Access_flag_fault_level_3" number="11"/>
    <tcf:enumItem description="Permission fault, level 1" name="Permission_fault_level_1" number="13"/>
    <tcf:enumItem description="Permission fault, level 2" name="Permission_fault_level_2" number="14"/>
    <tcf:enumItem description="Permission fault, level 3" name="Permission_fault_level_3" number="15"/>
    <tcf:enumItem description="Synchronous external abort, not on translation table walk" name="Synchronous_external_abort_not_on_translation_table_walk" number="16"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access, not on translation table walk" name="Synchronous_parity_or_ECC_error_on_memory_access_not_on_translation_table_walk" number="24"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 0" name="Synchronous_external_abort_on_translation_table_walk_level_0" number="20"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 1" name="Synchronous_external_abort_on_translation_table_walk_level_1" number="21"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 2" name="Synchronous_external_abort_on_translation_table_walk_level_2" number="22"/>
    <tcf:enumItem description="Synchronous external abort, on translation table walk, level 3" name="Synchronous_external_abort_on_translation_table_walk_level_3" number="23"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 0" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_0" number="28"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 1" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_1" number="29"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 2" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_2" number="30"/>
    <tcf:enumItem description="Synchronous parity or ECC error on memory access on translation table walk, level 3" name="Synchronous_parity_or_ECC_error_on_memory_access_on_translation_table_walk_level_3" number="31"/>
    <tcf:enumItem description="Alignment fault" name="Alignment_fault" number="33"/>
    <tcf:enumItem description="TLB conflict abort" name="TLB_conflict_abort" number="48"/>
    <tcf:enumItem description="Unsupported atomic hardware update fault, if the implementation includes . Otherwise reserved." name="Unsupported_atomic_hardware_update_fault_if_the_implementation_includes" number="49"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED fault (Lockdown)" name="IMPLEMENTATION_DEFINED_fault_Lockdown" number="52"/>
    <tcf:enumItem description="IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access)" name="IMPLEMENTATION_DEFINED_fault_Unsupported_Exclusive_or_Atomic_access" number="53"/>
    <tcf:enumItem description="Section Domain Fault, used only for faults reported in the PAR_EL1" name="Section_Domain_Fault_used_only_for_faults_reported_in_the_PAR_EL1" number="61"/>
    <tcf:enumItem description="Page Domain Fault, used only for faults reported in the PAR_EL1" name="Page_Domain_Fault_used_only_for_faults_reported_in_the_PAR_EL1" number="62"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_TFV">
    <tcf:enumItem description="The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN." name="The_IDF_IXF_UFF_OFF_DZF_and_IOF_bits_do_not_hold_valid_information_about_trapped_floating_point_exceptions_and_are_UNKNOWN" number="0"/>
    <tcf:enumItem description="One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see ." name="One_or_more_floating_point_exceptions_occurred_during_an_operation_performed_while_executing_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IDF">
    <tcf:enumItem description="Input denormal floating-point exception has not occurred." name="Input_denormal_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Input denormal floating-point exception occurred during execution of the reported instruction." name="Input_denormal_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IXF">
    <tcf:enumItem description="Inexact floating-point exception has not occurred." name="Inexact_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Inexact floating-point exception occurred during execution of the reported instruction." name="Inexact_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_UFF">
    <tcf:enumItem description="Underflow floating-point exception has not occurred." name="Underflow_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Underflow floating-point exception occurred during execution of the reported instruction." name="Underflow_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_OFF">
    <tcf:enumItem description="Overflow floating-point exception has not occurred." name="Overflow_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Overflow floating-point exception occurred during execution of the reported instruction." name="Overflow_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_DZF">
    <tcf:enumItem description="Divide by Zero floating-point exception has not occurred." name="Divide_by_Zero_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Divide by Zero floating-point exception occurred during execution of the reported instruction." name="Divide_by_Zero_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IOF">
    <tcf:enumItem description="Invalid Operation floating-point exception has not occurred." name="Invalid_Operation_floating_point_exception_has_not_occurred" number="0"/>
    <tcf:enumItem description="Invalid Operation floating-point exception occurred during execution of the reported instruction." name="Invalid_Operation_floating_point_exception_occurred_during_execution_of_the_reported_instruction" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_IDS">
    <tcf:enumItem description="Bits[23:0] of the ISS field are defined in this description." name="Bits_23_0_of_the_ISS_field_are_defined_in_this_description" number="0"/>
    <tcf:enumItem description="Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt." name="Bits_23_0_of_the_ISS_field_holds_IMPLEMENTATION_DEFINED_syndrome_information_that_can_be_used_to_provide_additional_information_about_the_SError_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ESR_EL2_EX">
    <tcf:enumItem description="An instruction other than a Load-Exclusive instruction was stepped." name="An_instruction_other_than_a_Load_Exclusive_instruction_was_stepped" number="0"/>
    <tcf:enumItem description="A Load-Exclusive instruction was stepped." name="A_Load_Exclusive_instruction_was_stepped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_MIOCNCE">
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there must be no loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute." name="For_the_Non_secure_EL1_0_translation_regime_for_permitted_accesses_to_a_memory_location_that_use_a_common_definition_of_the_Shareability_and_Cacheability_of_the_location_there_must_be_no_loss_of_coherency_if_the_Inner_Cacheability_attribute_for_those_accesses_differs_from_the_Outer_Cacheability_attribute" number="0"/>
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, for permitted accesses to a memory location that use a common definition of the Shareability and Cacheability of the location, there might be a loss of coherency if the Inner Cacheability attribute for those accesses differs from the Outer Cacheability attribute." name="For_the_Non_secure_EL1_0_translation_regime_for_permitted_accesses_to_a_memory_location_that_use_a_common_definition_of_the_Shareability_and_Cacheability_of_the_location_there_might_be_a_loss_of_coherency_if_the_Inner_Cacheability_attribute_for_those_accesses_differs_from_the_Outer_Cacheability_attribute" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TEA">
    <tcf:enumItem description="Does not route synchronous External Abort exceptions from Non-secure EL0 and EL1 to EL2." name="Does_not_route_synchronous_External_Abort_exceptions_from_Non_secure_EL0_and_EL1_to_EL2" number="0"/>
    <tcf:enumItem description="Route synchronous External Abort exceptions from Non-secure EL0 and EL1 to EL2, if not routed to EL3." name="Route_synchronous_External_Abort_exceptions_from_Non_secure_EL0_and_EL1_to_EL2_if_not_routed_to_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TERR">
    <tcf:enumItem description="Does not trap accesses to error record registers from Non-secure EL1 to EL2." name="Does_not_trap_accesses_to_error_record_registers_from_Non_secure_EL1_to_EL2" number="0"/>
    <tcf:enumItem description="Accesses to the ER* registers from Non-secure EL1 generate a Trap exception to EL2." name="Accesses_to_the_ER_registers_from_Non_secure_EL1_generate_a_Trap_exception_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TLOR">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to the LOR registers are trapped to EL2." name="Non_secure_EL1_accesses_to_the_LOR_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_E2H">
    <tcf:enumItem description="EL2 is running a hypervisor." name="EL2_is_running_a_hypervisor" number="0"/>
    <tcf:enumItem description="EL2 is running a Host Operating System." name="EL2_is_running_a_Host_Operating_System" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_ID">
    <tcf:enumItem description="This control has no effect on stage 2 of the Non-secure EL1&amp;0 translation regime." name="This_control_has_no_effect_on_stage_2_of_the_Non_secure_EL1_0_translation_regime" number="0"/>
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, forces all stage 2 translations for instruction accesses to Normal memory to be Non-cacheable." name="For_the_Non_secure_EL1_0_translation_regime_forces_all_stage_2_translations_for_instruction_accesses_to_Normal_memory_to_be_Non_cacheable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_CD">
    <tcf:enumItem description="This control has no effect on stage 2 of the Non-secure EL1&amp;0 translation regime for data accesses and translation table walks." name="This_control_has_no_effect_on_stage_2_of_the_Non_secure_EL1_0_translation_regime_for_data_accesses_and_translation_table_walks" number="0"/>
    <tcf:enumItem description="For the Non-secure EL1&amp;0 translation regime, forces all stage 2 translations for data accesses and translation table walks to Normal memory to be Non-cacheable." name="For_the_Non_secure_EL1_0_translation_regime_forces_all_stage_2_translations_for_data_accesses_and_translation_table_walks_to_Normal_memory_to_be_Non_cacheable" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_RW">
    <tcf:enumItem description="Lower levels are all AArch32." name="Lower_levels_are_all_AArch32" number="0"/>
    <tcf:enumItem description="The Execution state for EL1 is AArch64. The Execution state for EL0 is determined by the current value of PSTATE.nRW when executing at EL0." name="The_Execution_state_for_EL1_is_AArch64" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TRVM">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 read accesses to the specified Virtual Memory controls are trapped to EL2." name="Non_secure_EL1_read_accesses_to_the_specified_Virtual_Memory_controls_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_HCD">
    <tcf:enumItem description="HVC instruction execution is enabled at EL2 and Non-secure EL1." name="HVC_instruction_execution_is_enabled_at_EL2_and_Non_secure_EL1" number="0"/>
    <tcf:enumItem description="HVC instructions are UNDEFINED at EL2 and Non-secure EL1. Any resulting exception is taken to the Exception level at which the HVC instruction is executed." name="HVC_instructions_are_UNDEFINED_at_EL2_and_Non_secure_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TDZ">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="In AArch64 state, any attempt to execute a DC ZVA instruction at Non-secure EL1, or at Non-secure EL0 when the instruction is not UNDEFINED at EL0, is trapped to EL2..." name="In_AArch64_state_any_attempt_to_execute_a_DC_ZVA_instruction_at_Non_secure_EL1_or_at_Non_secure_EL0_when_the_instruction_is_not_UNDEFINED_at_EL0_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TGE">
    <tcf:enumItem description="This control has no effect on execution at EL0." name="This_control_has_no_effect_on_execution_at_EL0" number="0"/>
    <tcf:enumItem description="When the value of SCR_EL3.NS is 0, this control has no effect on execution at EL0..." name="When_the_value_of_SCR_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TVM">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 write accesses to the specified EL1 virtual memory control registers are trapped to EL2." name="Non_secure_EL1_write_accesses_to_the_specified_EL1_virtual_memory_control_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TTLB">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 execution of the specified TLB maintenance instructions are trapped to EL2." name="Non_secure_EL1_execution_of_the_specified_TLB_maintenance_instructions_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TPU">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure execution of the specified instructions is trapped to EL2." name="Non_secure_execution_of_the_specified_instructions_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TPC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure execution of the specified instructions is trapped to EL2." name="Non_secure_execution_of_the_specified_instructions_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TSW">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure execution of the specified instructions is trapped to EL2." name="Non_secure_execution_of_the_specified_instructions_is_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TACR">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to the specified registers are trapped to EL2." name="Non_secure_EL1_accesses_to_the_specified_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TIDCP">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to or execution of the specified encodings reserved for IMPLEMENTATION DEFINED functionality are trapped to EL2." name="Non_secure_EL1_accesses_to_or_execution_of_the_specified_encodings_reserved_for_IMPLEMENTATION_DEFINED_functionality_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TSC">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute an SMC instruction at Non-secure EL1 using AArch64 or Non-secure EL1 using AArch32 is trapped to EL2, regardless of the value of SCR_EL3.SMD." name="Any_attempt_to_execute_an_SMC_instruction_at_Non_secure_EL1_using_AArch64_or_Non_secure_EL1_using_AArch32_is_trapped_to_EL2_regardless_of_the_value_of_SCR_EL3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID3">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 read accesses to ID group 3 registers are trapped to EL2." name="The_specified_Non_secure_EL1_read_accesses_to_ID_group_3_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID2">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 and EL0 accesses to ID group 2 registers are trapped to EL2." name="The_specified_Non_secure_EL1_and_EL0_accesses_to_ID_group_2_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID1">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 read accesses to ID group 1 registers are trapped to EL2." name="The_specified_Non_secure_EL1_read_accesses_to_ID_group_1_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TID0">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="The specified Non-secure EL1 read accesses to ID group 0 registers are trapped to EL2." name="The_specified_Non_secure_EL1_read_accesses_to_ID_group_0_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TWE">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFE instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWE or SCTLR_EL1.nTWE." name="Any_attempt_to_execute_a_WFE_instruction_at_Non_secure_EL0_or_EL1_is_trapped_to_EL2_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state_and_it_is_not_trapped_by_SCTLR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_TWI">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Any attempt to execute a WFI instruction at Non-secure EL0 or EL1 is trapped to EL2, if the instruction would otherwise have caused the PE to enter a low-power state and it is not trapped by SCTLR.nTWI or SCTLR_EL1.nTWI." name="Any_attempt_to_execute_a_WFI_instruction_at_Non_secure_EL0_or_EL1_is_trapped_to_EL2_if_the_instruction_would_otherwise_have_caused_the_PE_to_enter_a_low_power_state_and_it_is_not_trapped_by_SCTLR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_BSU">
    <tcf:enumItem description="No effect" name="No_effect" number="0"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="1"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Full system" name="Full_system" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_FB">
    <tcf:enumItem description="This field has no effect on the operation of the specified instructions." name="This_field_has_no_effect_on_the_operation_of_the_specified_instructions" number="0"/>
    <tcf:enumItem description="When one of the specified instruction is executed at Non-secure EL1, the instruction is broadcast within the Inner Shareable shareability domain." name="When_one_of_the_specified_instruction_is_executed_at_Non_secure_EL1_the_instruction_is_broadcast_within_the_Inner_Shareable_shareability_domain" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VSE">
    <tcf:enumItem description="This mechanism is not making a virtual SError interrupt pending." name="This_mechanism_is_not_making_a_virtual_SError_interrupt_pending" number="0"/>
    <tcf:enumItem description="A virtual SError interrupt is pending because of this mechanism." name="A_virtual_SError_interrupt_is_pending_because_of_this_mechanism" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VI">
    <tcf:enumItem description="This mechanism is not making a virtual IRQ pending." name="This_mechanism_is_not_making_a_virtual_IRQ_pending" number="0"/>
    <tcf:enumItem description="A virtual IRQ is pending because of this mechanism." name="A_virtual_IRQ_is_pending_because_of_this_mechanism" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VF">
    <tcf:enumItem description="This mechanism is not making a virtual FIQ pending." name="This_mechanism_is_not_making_a_virtual_FIQ_pending" number="0"/>
    <tcf:enumItem description="A virtual FIQ is pending because of this mechanism." name="A_virtual_FIQ_is_pending_because_of_this_mechanism" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_AMO">
    <tcf:enumItem description="When executing at Non-secure Exception levels below EL2, physical SError Interrupts are not taken to EL2..." name="When_executing_at_Non_secure_Exception_levels_below_EL2_physical_SError_Interrupts_are_not_taken_to_EL2" number="0"/>
    <tcf:enumItem description="When executing at any Exception level in Non-secure state..." name="When_executing_at_any_Exception_level_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_IMO">
    <tcf:enumItem description="When executing at Non-secure Exception levels below EL2, physical IRQ interrupts are not taken to EL2..." name="When_executing_at_Non_secure_Exception_levels_below_EL2_physical_IRQ_interrupts_are_not_taken_to_EL2" number="0"/>
    <tcf:enumItem description="When executing at any Exception level in Non-secure state: " name="When_executing_at_any_Exception_level_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_FMO">
    <tcf:enumItem description="When executing at Non-secure Exception levels below EL2, physical FIQ interrupts are not taken to EL2..." name="When_executing_at_Non_secure_Exception_levels_below_EL2_physical_FIQ_interrupts_are_not_taken_to_EL2" number="0"/>
    <tcf:enumItem description="When executing at any Exception level in Non-secure state..." name="When_executing_at_any_Exception_level_in_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_PTW">
    <tcf:enumItem description="The translation table walk occurs as if it is to Normal Non-cacheable memory. This means it can be made speculatively." name="The_translation_table_walk_occurs_as_if_it_is_to_Normal_Non_cacheable_memory" number="0"/>
    <tcf:enumItem description="The memory access generates a stage 2 Permission fault." name="The_memory_access_generates_a_stage_2_Permission_fault" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_SWIO">
    <tcf:enumItem description="This control has no effect on the operation of data cache invalidate by set/way instructions." name="This_control_has_no_effect_on_the_operation_of_data_cache_invalidate_by_set_way_instructions" number="0"/>
    <tcf:enumItem description="Data cache invalidate by set/way instructions perform a data cache clean and invalidate by set/way." name="Data_cache_invalidate_by_set_way_instructions_perform_a_data_cache_clean_and_invalidate_by_set_way" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HCR_EL2_VM">
    <tcf:enumItem description="Non-secure EL1&amp;0 stage 2 address translation disabled." name="Non_secure_EL1_0_stage_2_address_translation_disabled" number="0"/>
    <tcf:enumItem description="Non-secure EL1&amp;0 stage 2 address translation enabled." name="Non_secure_EL1_0_stage_2_address_translation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="HSTR_EL2_T_n">
    <tcf:enumItem description="This control has no effect on Non-secure EL0 or EL1 accesses to System registers." name="This_control_has_no_effect_on_Non_secure_EL0_or_EL1_accesses_to_System_registers" number="0"/>
    <tcf:enumItem description="Any Non-secure EL1 MCR, MRC access with coproc == 1111 and CRn == &lt;n&gt; is trapped to Hyp mode if the access is not UNDEFINED when the value of this field is 0..." name="Any_Non_secure_EL1_MCR_MRC_access_with_coproc_1111_and_CRn_n_is_trapped_to_Hyp_mode_if_the_access_is_not_UNDEFINED_when_the_value_of_this_field_is_0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL2_Enable">
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_SRE_EL1 trap to EL2." name="Non_secure_EL1_accesses_to_ICC_SRE_EL1_trap_to_EL2" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_SRE_EL1 do not trap to EL2." name="Non_secure_EL1_accesses_to_ICC_SRE_EL1_do_not_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL2_DIB">
    <tcf:enumItem description="IRQ bypass enabled." name="IRQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="IRQ bypass disabled." name="IRQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL2_DFB">
    <tcf:enumItem description="FIQ bypass enabled." name="FIQ_bypass_enabled" number="0"/>
    <tcf:enumItem description="FIQ bypass disabled." name="FIQ_bypass_disabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICC_SRE_EL2_SRE">
    <tcf:enumItem description="The memory-mapped interface must be used. Access at EL2 to any ICH_* or ICC_* register other than ICC_SRE_EL1 or ICC_SRE_EL2, is trapped to EL2." name="The_memory_mapped_interface_must_be_used" number="0"/>
    <tcf:enumItem description="The System register interface to the ICH_* registers and the EL1 and EL2 ICC_* registers is enabled for EL2." name="The_System_register_interface_to_the_ICH_registers_and_the_EL1_and_EL2_ICC_registers_is_enabled_for_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_AP0R_n_EL2_P_x">
    <tcf:enumItem description="There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop." name="There_is_no_Group_0_interrupt_active_with_this_priority_level_or_all_active_Group_0_interrupts_with_this_priority_level_have_undergone_priority_drop" number="0"/>
    <tcf:enumItem description="There is a Group 0 interrupt active with this priority level which has not undergone priority drop." name="There_is_a_Group_0_interrupt_active_with_this_priority_level_which_has_not_undergone_priority_drop" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_AP1R_n_EL2_P_x">
    <tcf:enumItem description="There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop." name="There_is_no_Group_1_interrupt_active_with_this_priority_level_or_all_active_Group_1_interrupts_with_this_priority_level_have_undergone_priority_drop" number="0"/>
    <tcf:enumItem description="There is a Group 1 interrupt active with this priority level which has not undergone priority drop." name="There_is_a_Group_1_interrupt_active_with_this_priority_level_which_has_not_undergone_priority_drop" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_EISR_EL2_Status_n">
    <tcf:enumItem description="List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2, does not have an EOI maintenance interrupt." name="List_register_n_ICH_LR_n_EL2_does_not_have_an_EOI_maintenance_interrupt" number="0"/>
    <tcf:enumItem description="List register &lt;n&gt;, ICH_LR&lt;n&gt;_EL2, has an EOI maintenance interrupt that has not been handled." name="List_register_n_ICH_LR_n_EL2_has_an_EOI_maintenance_interrupt_that_has_not_been_handled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_ELRSR_EL2_Status_n">
    <tcf:enumItem description="List register ICH_LR&lt;n&gt;_EL2, if implemented, contains a valid interrupt. Using this List register can result in overwriting a valid interrupt." name="List_register_ICH_LR_n_EL2_if_implemented_contains_a_valid_interrupt" number="0"/>
    <tcf:enumItem description="List register ICH_LR&lt;n&gt;_EL2 does not contain a valid interrupt. The List register is empty and can be used without overwriting a valid interrupt or losing an EOI maintenance interrupt." name="List_register_ICH_LR_n_EL2_does_not_contain_a_valid_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_TDIR">
    <tcf:enumItem description="Non-secure EL1 writes of ICC_DIR_EL1 and ICV_DIR_EL1 are not trapped to EL2, unless trapped by other mechanisms." name="Non_secure_EL1_writes_of_ICC_DIR_EL1_and_ICV_DIR_EL1_are_not_trapped_to_EL2_unless_trapped_by_other_mechanisms" number="0"/>
    <tcf:enumItem description="Non-secure EL1 writes of ICC_DIR_EL1 and ICV_DIR_EL1 are trapped to EL2." name="Non_secure_EL1_writes_of_ICC_DIR_EL1_and_ICV_DIR_EL1_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_TSEI">
    <tcf:enumItem description="Locally generated SEIs do not cause a trap to EL2." name="Locally_generated_SEIs_do_not_cause_a_trap_to_EL2" number="0"/>
    <tcf:enumItem description="Locally generated SEIs trap to EL2." name="Locally_generated_SEIs_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_TALL1">
    <tcf:enumItem description="Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts proceed as normal." name="Non_Secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_1_interrupts_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 1 interrupts trap to EL2." name="Non_secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_1_interrupts_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_TALL0">
    <tcf:enumItem description="Non-Secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts proceed as normal." name="Non_Secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_0_interrupts_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to ICC_* and ICV_* registers for Group 0 interrupts trap to EL2." name="Non_secure_EL1_accesses_to_ICC_and_ICV_registers_for_Group_0_interrupts_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_TC">
    <tcf:enumItem description="Non-secure EL1 accesses to common registers proceed as normal." name="Non_secure_EL1_accesses_to_common_registers_proceed_as_normal" number="0"/>
    <tcf:enumItem description="Non-secure EL1 accesses to common registers trap to EL2." name="Non_secure_EL1_accesses_to_common_registers_trap_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_VGrp1DIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR_EL2.VENG1 is 0." name="Maintenance_interrupt_signaled_when_ICH_VMCR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_VGrp1EIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR_EL2.VENG1 is 1." name="Maintenance_interrupt_signaled_when_ICH_VMCR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_VGrp0DIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR_EL2.VENG0 is 0." name="Maintenance_interrupt_signaled_when_ICH_VMCR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_VGrp0EIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled when ICH_VMCR_EL2.VENG0 is 1." name="Maintenance_interrupt_signaled_when_ICH_VMCR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_NPIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt signaled while the List registers contain no interrupts in the pending state." name="Maintenance_interrupt_signaled_while_the_List_registers_contain_no_interrupts_in_the_pending_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_LRENPIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt is asserted while the EOIcount field is not 0." name="Maintenance_interrupt_is_asserted_while_the_EOIcount_field_is_not_0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_UIE">
    <tcf:enumItem description="Maintenance interrupt disabled." name="Maintenance_interrupt_disabled" number="0"/>
    <tcf:enumItem description="Maintenance interrupt is asserted if none, or only one, of the List register entries is marked as a valid interrupt." name="Maintenance_interrupt_is_asserted_if_none_or_only_one_of_the_List_register_entries_is_marked_as_a_valid_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_HCR_EL2_En">
    <tcf:enumItem description="Virtual CPU interface operation disabled." name="Virtual_CPU_interface_operation_disabled" number="0"/>
    <tcf:enumItem description="Virtual CPU interface operation enabled." name="Virtual_CPU_interface_operation_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LR_n_EL2_State">
    <tcf:enumItem description="Inactive" name="Inactive" number="0"/>
    <tcf:enumItem description="Pending" name="Pending" number="1"/>
    <tcf:enumItem description="Active" name="Active" number="2"/>
    <tcf:enumItem description="Pending and active." name="Pending_and_active" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LR_n_EL2_HW">
    <tcf:enumItem description="The interrupt is triggered entirely by software. No notification is sent to the Distributor when the virtual interrupt is deactivated." name="The_interrupt_is_triggered_entirely_by_software" number="0"/>
    <tcf:enumItem description="The interrupt maps directly to a hardware interrupt. A deactivate interrupt request is sent to the Distributor when the virtual interrupt is deactivated, using the pINTID field from this register to indicate the physical interrupt ID..." name="The_interrupt_maps_directly_to_a_hardware_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_LR_n_EL2_Group">
    <tcf:enumItem description="This is a Group 0 virtual interrupt. ICH_VMCR_EL2.VFIQEn determines whether it is signaled as a virtual IRQ or as a virtual FIQ, and ICH_VMCR_EL2.VENG0 enables signaling of this interrupt to the virtual machine." name="This_is_a_Group_0_virtual_interrupt" number="0"/>
    <tcf:enumItem description="This is a Group 1 virtual interrupt, signaled as a virtual IRQ. ICH_VMCR_EL2.VENG1 enables the signaling of this interrupt to the virtual machine..." name="This_is_a_Group_1_virtual_interrupt_signaled_as_a_virtual_IRQ" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_VGrp1D">
    <tcf:enumItem description="vPE Group 1 Disabled maintenance interrupt not asserted." name="vPE_Group_1_Disabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 1 Disabled maintenance interrupt asserted." name="vPE_Group_1_Disabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_VGrp1E">
    <tcf:enumItem description="vPE Group 1 Enabled maintenance interrupt not asserted." name="vPE_Group_1_Enabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 1 Enabled maintenance interrupt asserted." name="vPE_Group_1_Enabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_VGrp0D">
    <tcf:enumItem description="vPE Group 0 Disabled maintenance interrupt not asserted." name="vPE_Group_0_Disabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 0 Disabled maintenance interrupt asserted." name="vPE_Group_0_Disabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_VGrp0E">
    <tcf:enumItem description="vPE Group 0 Enabled maintenance interrupt not asserted." name="vPE_Group_0_Enabled_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="vPE Group 0 Enabled maintenance interrupt asserted." name="vPE_Group_0_Enabled_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_NP">
    <tcf:enumItem description="No Pending maintenance interrupt not asserted." name="No_Pending_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="No Pending maintenance interrupt asserted." name="No_Pending_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_LRENP">
    <tcf:enumItem description="List Register Entry Not Present maintenance interrupt not asserted." name="List_Register_Entry_Not_Present_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="List Register Entry Not Present maintenance interrupt asserted." name="List_Register_Entry_Not_Present_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_U">
    <tcf:enumItem description="Underflow maintenance interrupt not asserted." name="Underflow_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="Underflow maintenance interrupt asserted." name="Underflow_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_MISR_EL2_EOI">
    <tcf:enumItem description="End Of Interrupt maintenance interrupt not asserted." name="End_Of_Interrupt_maintenance_interrupt_not_asserted" number="0"/>
    <tcf:enumItem description="End Of Interrupt maintenance interrupt asserted." name="End_Of_Interrupt_maintenance_interrupt_asserted" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_EL2_VEOIM">
    <tcf:enumItem description="ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to ICV_DIR_EL1 are UNPREDICTABLE." name="ICV_EOIR0_EL1_and_ICV_EOIR1_EL1_provide_both_priority_drop_and_interrupt_deactivation_functionality" number="0"/>
    <tcf:enumItem description="ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide priority drop functionality only. ICV_DIR_EL1 provides interrupt deactivation functionality." name="ICV_EOIR0_EL1_and_ICV_EOIR1_EL1_provide_priority_drop_functionality_only" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_EL2_VCBPR">
    <tcf:enumItem description="ICV_BPR0_EL1 determines the preemption group for virtual Group 0 interrupts only..." name="ICV_BPR0_EL1_determines_the_preemption_group_for_virtual_Group_0_interrupts_only" number="0"/>
    <tcf:enumItem description="ICV_BPR0_EL1 determines the preemption group for both virtual Group 0 and virtual Group 1 interrupts..." name="ICV_BPR0_EL1_determines_the_preemption_group_for_both_virtual_Group_0_and_virtual_Group_1_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_EL2_VFIQEn">
    <tcf:enumItem description="Group 0 virtual interrupts are presented as virtual IRQs." name="Group_0_virtual_interrupts_are_presented_as_virtual_IRQs" number="0"/>
    <tcf:enumItem description="Group 0 virtual interrupts are presented as virtual FIQs." name="Group_0_virtual_interrupts_are_presented_as_virtual_FIQs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_EL2_VAckCtl">
    <tcf:enumItem description="If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR returns an INTID of 1022." name="If_the_highest_priority_pending_interrupt_is_Group_1_a_read_of_GICV_IAR_or_GICV_HPPIR_returns_an_INTID_of_1022" number="0"/>
    <tcf:enumItem description="If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR returns the INTID of the corresponding interrupt." name="If_the_highest_priority_pending_interrupt_is_Group_1_a_read_of_GICV_IAR_or_GICV_HPPIR_returns_the_INTID_of_the_corresponding_interrupt" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_EL2_VENG1">
    <tcf:enumItem description="Virtual Group 1 interrupts are disabled." name="Virtual_Group_1_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Virtual Group 1 interrupts are enabled." name="Virtual_Group_1_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VMCR_EL2_VENG0">
    <tcf:enumItem description="Virtual Group 0 interrupts are disabled." name="Virtual_Group_0_interrupts_are_disabled" number="0"/>
    <tcf:enumItem description="Virtual Group 0 interrupts are enabled." name="Virtual_Group_0_interrupts_are_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_EL2_IDbits">
    <tcf:enumItem description="16 bits." name="_16_bits" number="0"/>
    <tcf:enumItem description="24 bits." name="_24_bits" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_EL2_SEIS">
    <tcf:enumItem description="The virtual CPU interface logic does not support generation of SEIs." name="The_virtual_CPU_interface_logic_does_not_support_generation_of_SEIs" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports generation of SEIs." name="The_virtual_CPU_interface_logic_supports_generation_of_SEIs" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_EL2_A3V">
    <tcf:enumItem description="The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_only_supports_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="0"/>
    <tcf:enumItem description="The virtual CPU interface logic supports non-zero values of Affinity 3 in SGI generation System registers." name="The_virtual_CPU_interface_logic_supports_non_zero_values_of_Affinity_3_in_SGI_generation_System_registers" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_EL2_nV4">
    <tcf:enumItem description="The CPU interface logic supports direct injection of virtual interrupts." name="The_CPU_interface_logic_supports_direct_injection_of_virtual_interrupts" number="0"/>
    <tcf:enumItem description="The CPU interface logic does not support direct injection of virtual interrupts." name="The_CPU_interface_logic_does_not_support_direct_injection_of_virtual_interrupts" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ICH_VTR_EL2_TDS">
    <tcf:enumItem description="Implementation does not support ICH_HCR_EL2.TDIR." name="Implementation_does_not_support_ICH_HCR_EL2" number="0"/>
    <tcf:enumItem description="Implementation supports ICH_HCR_EL2.TDIR." name="Implementation_supports_ICH_HCR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_HPMD">
    <tcf:enumItem description="Event counting allowed at EL2." name="Event_counting_allowed_at_EL2" number="0"/>
    <tcf:enumItem description="Event counting prohibited at EL2, unless enabled by the IMPLEMENTATION DEFINED authentication interface ExternalSecureNoninvasiveDebugEnabled()." name="Event_counting_prohibited_at_EL2_unless_enabled_by_the_IMPLEMENTATION_DEFINED_authentication_interface_ExternalSecureNoninvasiveDebugEnabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_TDRA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL0 and EL1 System register accesses to the Debug ROM registers are trapped to EL2, unless it is trapped by DBGDSCRext.UDCCdis or MDSCR_EL1.TDCC." name="Non_secure_EL0_and_EL1_System_register_accesses_to_the_Debug_ROM_registers_are_trapped_to_EL2_unless_it_is_trapped_by_DBGDSCRext" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_TDOSA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL1 System register accesses to the powerdown debug registers are trapped to EL2." name="Non_secure_EL1_System_register_accesses_to_the_powerdown_debug_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_TDA">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL0 or EL1 System register accesses to the debug registers, other than the registers trapped by MDCR_EL2.TDRA and MDCR_EL2.TDOSA, are trapped to EL2, from both Execution states, unless it is trapped by DBGDSCRext.UDCCdis or MDSCR_EL1.TDCC." name="Non_secure_EL0_or_EL1_System_register_accesses_to_the_debug_registers_other_than_the_registers_trapped_by_MDCR_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_TDE">
    <tcf:enumItem description="This control has no effect on the routing of debug exceptions, and has no effect on Non-secure accesses to debug registers." name="This_control_has_no_effect_on_the_routing_of_debug_exceptions_and_has_no_effect_on_Non_secure_accesses_to_debug_registers" number="0"/>
    <tcf:enumItem description="In Non-secure state..." name="In_Non_secure_state" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_HPME">
    <tcf:enumItem description="EL2 Performance Monitors counters disabled." name="EL2_Performance_Monitors_counters_disabled" number="0"/>
    <tcf:enumItem description="EL2 Performance Monitors counters enabled." name="EL2_Performance_Monitors_counters_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_TPM">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL0 and EL1 accesses to all Performance Monitors registers are trapped to EL2." name="Non_secure_EL0_and_EL1_accesses_to_all_Performance_Monitors_registers_are_trapped_to_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="MDCR_EL2_TPMCR">
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="0"/>
    <tcf:enumItem description="Non-secure EL0 and EL1 accesses to the PMCR_EL0 or PMCR are trapped to EL2, unless it is trapped by PMUSERENR.EN or PMUSERENR_EL0.EN." name="Non_secure_EL0_and_EL1_accesses_to_the_PMCR_EL0_or_PMCR_are_trapped_to_EL2_unless_it_is_trapped_by_PMUSERENR" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="RMR_EL2_AA64">
    <tcf:enumItem description="AArch32." name="AArch32" number="0"/>
    <tcf:enumItem description="AArch64." name="AArch64" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_WXN">
    <tcf:enumItem description="This control has no effect on memory access permissions." name="This_control_has_no_effect_on_memory_access_permissions" number="0"/>
    <tcf:enumItem description="Any region that is writable in the EL2 or EL2&amp;0 translation regime is forced to XN for accesses from software executing at EL2." name="Any_region_that_is_writable_in_the_EL2_or_EL2_0_translation_regime_is_forced_to_XN_for_accesses_from_software_executing_at_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SCTLR_EL2_C">
    <tcf:enumItem description="This control has no effect on the Cacheability of..." name="This_control_has_no_effect_on_the_Cacheability_of" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="TCR_EL2_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_EL2_U">
    <tcf:enumItem description="Processor is part of a multiprocessor system." name="Processor_is_part_of_a_multiprocessor_system" number="0"/>
    <tcf:enumItem description="Processor is part of a uniprocessor system." name="Processor_is_part_of_a_uniprocessor_system" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VMPIDR_EL2_MT">
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is largely independent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_largely_independent" number="0"/>
    <tcf:enumItem description="Performance of PEs at the lowest affinity level is very interdependent." name="Performance_of_PEs_at_the_lowest_affinity_level_is_very_interdependent" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VPIDR_EL2_Architecture">
    <tcf:enumItem description="ARMv4" name="ARMv4" number="1"/>
    <tcf:enumItem description="ARMv4T" name="ARMv4T" number="2"/>
    <tcf:enumItem description="ARMv5 (obsolete)" name="ARMv5_obsolete" number="3"/>
    <tcf:enumItem description="ARMv5T" name="ARMv5T" number="4"/>
    <tcf:enumItem description="ARMv5TE" name="ARMv5TE" number="5"/>
    <tcf:enumItem description="ARMv5TEJ" name="ARMv5TEJ" number="6"/>
    <tcf:enumItem description="ARMv6" name="ARMv6" number="7"/>
    <tcf:enumItem description="Architectural features are individually identified in the ID_* registers, see ." name="Architectural_features_are_individually_identified_in_the_ID_registers_see" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_HD">
    <tcf:enumItem description="Stage 2 hardware management of dirty state disabled." name="Stage_2_hardware_management_of_dirty_state_disabled" number="0"/>
    <tcf:enumItem description="Stage 2 hardware management of dirty state enabled, only if the HA bit is also set to 1." name="Stage_2_hardware_management_of_dirty_state_enabled_only_if_the_HA_bit_is_also_set_to_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_HA">
    <tcf:enumItem description="Stage 2 Access flag update disabled." name="Stage_2_Access_flag_update_disabled" number="0"/>
    <tcf:enumItem description="Stage 2 Access flag update enabled." name="Stage_2_Access_flag_update_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_VS">
    <tcf:enumItem description="8 bit - the upper 8 bits of VTTBR_EL2 are ignored by the hardware, and treated as if they are all zeros, for every purpose except when reading back the register." name="_8_bit_the_upper_8_bits_of_VTTBR_EL2_are_ignored_by_the_hardware_and_treated_as_if_they_are_all_zeros_for_every_purpose_except_when_reading_back_the_register" number="0"/>
    <tcf:enumItem description="16 bit - the upper 8 bits of VTTBR_EL2 are used for allocation and matching in the TLB." name="_16_bit_the_upper_8_bits_of_VTTBR_EL2_are_used_for_allocation_and_matching_in_the_TLB" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_PS">
    <tcf:enumItem description="32 bits, 4GB." name="_32_bits_4GB" number="0"/>
    <tcf:enumItem description="36 bits, 64GB." name="_36_bits_64GB" number="1"/>
    <tcf:enumItem description="40 bits, 1TB." name="_40_bits_1TB" number="2"/>
    <tcf:enumItem description="42 bits, 4TB." name="_42_bits_4TB" number="3"/>
    <tcf:enumItem description="44 bits, 16TB." name="_44_bits_16TB" number="4"/>
    <tcf:enumItem description="48 bits, 256TB." name="_48_bits_256TB" number="5"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_TG0">
    <tcf:enumItem description="4KB" name="_4KB" number="0"/>
    <tcf:enumItem description="64KB" name="_64KB" number="1"/>
    <tcf:enumItem description="16KB" name="_16KB" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_SH0">
    <tcf:enumItem description="Non-shareable" name="Non_shareable" number="0"/>
    <tcf:enumItem description="Outer Shareable" name="Outer_Shareable" number="2"/>
    <tcf:enumItem description="Inner Shareable" name="Inner_Shareable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_ORGN0">
    <tcf:enumItem description="Normal memory, Outer Non-cacheable" name="Normal_memory_Outer_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Outer_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_IRGN0">
    <tcf:enumItem description="Normal memory, Inner Non-cacheable" name="Normal_memory_Inner_Non_cacheable" number="0"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_Write_Allocate_Cacheable" number="1"/>
    <tcf:enumItem description="Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Through_Read_Allocate_No_Write_Allocate_Cacheable" number="2"/>
    <tcf:enumItem description="Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable" name="Normal_memory_Inner_Write_Back_Read_Allocate_No_Write_Allocate_Cacheable" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="VTCR_EL2_SL0">
    <tcf:enumItem description="If TG0 is 00 (4KB granule), start at level 2. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 3." name="If_TG0_is_00_4KB_granule_start_at_level_2" number="0"/>
    <tcf:enumItem description="If TG0 is 00 (4KB granule), start at level 1. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 2." name="If_TG0_is_00_4KB_granule_start_at_level_1" number="1"/>
    <tcf:enumItem description="If TG0 is 00 (4KB granule), start at level 0. If TG0 is 10 (16KB granule) or 01 (64KB granule), start at level 1." name="If_TG0_is_00_4KB_granule_start_at_level_0" number="2"/>
  </tcf:enumeration>
</register_list>
