





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Memory</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-141405.html">
    <link rel="next" href="rbint-152335.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-141405.html">Previous</a></li>


          

<li><a href="rbint-64347.html">Up</a></li>


          

<li><a href="rbint-152335.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Format of ET4000/W32 memory-mapped registers</span></span><br /><span class="line"></span><br /><span class="line">Offset  Size    Description     (Table M057)</span><br /><span class="line"> 00h   DWORD   MMU Registers: memory base pointer register 0 (see #M058)</span><br /><span class="line"> 04h   DWORD   MMU Registers: memory base pointer register 1 (see #M058)</span><br /><span class="line"> 08h   DWORD   MMU Registers: memory base pointer register 2 (see #M058)</span><br /><span class="line"> 0Ch  7 BYTEs  ???</span><br /><span class="line"> 13h   BYTE    MMU Registers: MMU control register (see #M059)</span><br /><span class="line"> 14h 28 BYTEs  ???</span><br /><span class="line"> 30h   BYTE    Non-Queued Registers: suspend/terminate</span><br /><span class="line"> 31h   BYTE    Non-Queued Registers: operation state (see #M060) (write-only)</span><br /><span class="line"> 32h   BYTE    Non-Queued Registers: sync enable</span><br /><span class="line"> 33h   BYTE    ???</span><br /><span class="line"> 34h   BYTE    Non-Queued Registers: interrupt mask</span><br /><span class="line"> 35h   BYTE    Non-Queued Registers: interrupt status</span><br /><span class="line"> 36h   BYTE    Non-Queued Registers: ACL status (read-only)</span><br /><span class="line">       bit 1: read status (RDST) 1=ACL active, queue not empty</span><br /><span class="line">       bit 0: write status (WRST) 1=queue full</span><br /><span class="line"> 37h 73 BYTEs  ???</span><br /><span class="line"> 80h   DWORD   Queued Registers: pattern address (see #M061)</span><br /><span class="line"> 84h   DWORD   Queued Registers: source address (see #M061)</span><br /><span class="line"> 88h   WORD    Queued Registers: pattern Y offset (see #M062)</span><br /><span class="line"> 8Ah   WORD    Queued Registers: source Y offset (see #M062)</span><br /><span class="line"> 8Ch   WORD    Queued Registers: destination y offset (see #M062)</span><br /><span class="line"> 8Eh   BYTE    Queued Registers: virtual bus size</span><br /><span class="line"> 8Fh   BYTE    Queued Registers: X/Y direction (see #M063)</span><br /><span class="line"> 90h   BYTE    Queued Registers: pattern wrap (see #M064)</span><br /><span class="line"> 91h   BYTE    ???</span><br /><span class="line"> 92h   BYTE    Queued Registers: source wrap (see #M064)</span><br /><span class="line"> 93h   BYTE    ???</span><br /><span class="line"> 94h   WORD    Queued Registers: X position</span><br /><span class="line"> 96h   WORD    Queued Registers: Y position</span><br /><span class="line"> 98h   WORD    Queued Registers: X count (see #M065)</span><br /><span class="line"> 9Ah   WORD    Queued Registers: Y count (see #M065)</span><br /><span class="line"> 9Ch   BYTE    Queued Registers: routine control (see #M066)</span><br /><span class="line"> 9Dh   BYTE    Queued Registers: reload control</span><br /><span class="line"> 9Eh   BYTE    Queued Registers: background ROP for mixing</span><br /><span class="line"> 9Fh   BYTE    Queued Registers: foreground ROP for mixing</span><br /><span class="line"> A0h   DWORD   Queued Registers: destination address</span><br /><span class="line"> A4h   DWORD   Queued Registers: internal pattern address</span><br /><span class="line"> A8h   DWORD   Queued Registers: internal source address</span><br /><span class="line">Bitfields for ET4000/W32 memory base pointer register:</span><br /><span class="line">Bit(s) Description (Table M058)</span><br /><span class="line"> 31-22 reserved</span><br /><span class="line"> 21-0  memory base pointer</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 MMU control register:</span><br /><span class="line">Bit(s) Description (Table M059)</span><br /><span class="line"> 7 reserved</span><br /><span class="line"> 6-4   linear address control (LAC)</span><br /><span class="line">     bit 6: MMU aperture 2</span><br /><span class="line">     bit 5: MMU aperture 1</span><br /><span class="line">     bit 4: MMU aperture 0</span><br /><span class="line"> 3 reserved</span><br /><span class="line"> t2-0  aperture type (APT)</span><br /><span class="line">     bit 2: MMU aperture 2</span><br /><span class="line">     bit 1: MMU aperture 1</span><br /><span class="line">     bit 0: MMU aperture 0</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 operation state register:</span><br /><span class="line">Bit(s) Description (Table M060)</span><br /><span class="line"> 7-4   reserved</span><br /><span class="line"> 3 restart operation after ACL-interruption</span><br /><span class="line"> 2-1   reserved</span><br /><span class="line"> 0 restore status before ACL-interruption</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 memory address register:</span><br /><span class="line">Bit(s) Description (Table M061)</span><br /><span class="line"> 31-22 reserved</span><br /><span class="line"> 21-0  memory base pointer</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 offset register:</span><br /><span class="line">Bit(s) Description (Table M062)</span><br /><span class="line"> 15-12 reserved</span><br /><span class="line"> 11-0  Y offset</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 X/Y direction register:</span><br /><span class="line">Bit(s) Description (Table M063)</span><br /><span class="line"> 7-2   reserved</span><br /><span class="line"> 1 X direction</span><br /><span class="line"> 0 Y direction</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 wrap register:</span><br /><span class="line">Bit(s) Description (Table M064)</span><br /><span class="line"> 7 reserved</span><br /><span class="line"> 6-4   pattern Y wrap</span><br /><span class="line">   000 = 1 line</span><br /><span class="line">   001 = 2 lines</span><br /><span class="line">   010 = 4 lines</span><br /><span class="line">   011 = 8 lines</span><br /><span class="line">   100 = reserved</span><br /><span class="line">   101 = reserved</span><br /><span class="line">   110 = reserved</span><br /><span class="line">   111 = no wrap</span><br /><span class="line"> 3 reserved</span><br /><span class="line"> 2-0   pattern X wrap</span><br /><span class="line">   000 = reserved</span><br /><span class="line">   001 = reserved</span><br /><span class="line">   010 = 4 byte</span><br /><span class="line">   011 = 8 byte</span><br /><span class="line">   100 = 16 byte</span><br /><span class="line">   101 = 32 byte</span><br /><span class="line">   110 = 64 byte</span><br /><span class="line">   111 = no wrap</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 count register:</span><br /><span class="line">Bit(s) Description (Table M065)</span><br /><span class="line"> 15-12 reserved</span><br /><span class="line"> 11-0  pixel count</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">Bitfields for ET4000/W32 routine control register:</span><br /><span class="line">Bit(s) Description (Table M066)</span><br /><span class="line"> 7-6   reserved</span><br /><span class="line"> 5-4   routing of CPU address (ADRO)</span><br /><span class="line">   00 don&#39;t use CPU address</span><br /><span class="line">   01 CPU address is destination</span><br /><span class="line">   10 reserved</span><br /><span class="line">   11 reserved</span><br /><span class="line"> 3 reserved</span><br /><span class="line"> 2-0   routing of CPU data (DARQ)</span><br /><span class="line">   000 don&#39;t use CPU data</span><br /><span class="line">   001 CPU data is source data</span><br /><span class="line">   010 CPU data is mixed data</span><br /><span class="line">   011 reserved</span><br /><span class="line">   100 CPU data is x-count</span><br /><span class="line">   101 CPU data is y-count</span><br /><span class="line">   10x reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M057</span><br /><span class="line">--------V-MC0000000--------------------------</span><br /><span class="line">MEM C000h:0000h - VIDEO BIOS (EGA and newer)</span><br /><span class="line">Size:  varies (usually 16K-24K for EGA, 24K-32K for VGA)</span><br /><span class="line">--------h-mC0000000--------------------------</span><br /><span class="line">MEM C0000000h -    Weitek &#34;Abacus&#34; math coprocessor</span><br /><span class="line">Size:  4096 BYTEs</span><br /><span class="line">--------B-MC8000000--------------------------</span><br /><span class="line">MEM C800h:0000h - HARD DISK BIOS</span><br /><span class="line">Size:  varies (usually 8K or 16K)</span><br /><span class="line">--------V-MC8001C00--------------------------</span><br /><span class="line">MEM C800h:1C00h - IBM XGA, XGA/A - MEMORY-MAPPED REGISTERS</span><br /><span class="line">Range: any 8K boundary within segments C000h to DFFFh</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Notes:</span> The XGA memory mapped registers can be assigned to the last 1K block in</span><br /><span class="line">     in each 8K block in the range of C0000h-DFFFFh; the base offset of</span><br /><span class="line">     the 128 memory mapped lcoation for a particular XGA instance is</span><br /><span class="line">     Segment:(1C00h+instance*80h) for each XGA installed in a system</span><br /><span class="line">     (default instance is 6).  The instance number may be read from the</span><br /><span class="line">     XGA&#39;s Programmable Option Select registers</span><br /><span class="line">   The XGA/A (PS/2 adapter) uses the 7KB area below the memory-mapped</span><br /><span class="line">     register area for ROM data; the XGA (PS/2 onboard) has included</span><br /><span class="line">     this area in it&#39;s video BIOS ROM.</span><br /><span class="line">   Most of the memory mapped registers are from the graphics coprocessor,</span><br /><span class="line">     while the I/O-registers are for the display controller.</span><br /><span class="line">--------A-MF0006000--------------------------</span><br /><span class="line">MEM F000h:6000h - IBM PC ROM BASIC</span><br /><span class="line">Size:  32768 BYTEs</span><br /><span class="line">--------B-MF000E000--------------------------</span><br /><span class="line">MEM F000h:E000h - ORIGINAL IBM PC ROM BIOS</span><br /><span class="line">Size:  8192 BYTEs</span><br /><span class="line">--------H-MF000FFF0--------------------------</span><br /><span class="line">MEM F000h:FFF0h - RESET JUMP</span><br /><span class="line">Size:  5 BYTEs</span><br /><span class="line">--------B-MF000FFF5--------------------------</span><br /><span class="line">MEM F000h:FFF5h - ASCII BIOS DATE</span><br /><span class="line">Size:  8 BYTEs</span><br /><span class="line">--------B-MF000FFFD--------------------------</span><br /><span class="line">MEM F000h:FFFDh - OFTEN USED TO ENSURE CORRECT BIOS CHECKSUM</span><br /><span class="line">Size:  BYTE</span><br /><span class="line">--------B-MF000FFFE--------------------------</span><br /><span class="line">MEM F000h:FFFEh - MACHINE TYPE CODE</span><br /><span class="line">Size:  BYTE</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> INT 15/AH=C0h</span><br /><span class="line">--------B-MF000xxxx--------------------------</span><br /><span class="line">MEM F000h:xxxxh - AWARD Flash Hook</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

