{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 07:40:36 2017 " "Info: Processing started: Wed Sep 13 07:40:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fullAdder_4bits -c fullAdder_4bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fullAdder_4bits -c fullAdder_4bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[2\] sum\[3\] 13.215 ns Longest " "Info: Longest tpd from source pin \"a\[2\]\" to destination pin \"sum\[3\]\" is 13.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns a\[2\] 1 PIN PIN_H7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_H7; Fanout = 3; PIN Node = 'a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "fullAdder_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/fullAdder_4bits/fullAdder_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.513 ns) + CELL(0.242 ns) 6.577 ns fullAdder:fa2\|c_out~1 2 COMB LCCOMB_X29_Y49_N12 1 " "Info: 2: + IC(5.513 ns) + CELL(0.242 ns) = 6.577 ns; Loc. = LCCOMB_X29_Y49_N12; Fanout = 1; COMB Node = 'fullAdder:fa2\|c_out~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.755 ns" { a[2] fullAdder:fa2|c_out~1 } "NODE_NAME" } } { "fullAdder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/fullAdder_4bits/fullAdder.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 7.281 ns fullAdder:fa2\|c_out~2 3 COMB LCCOMB_X29_Y49_N6 2 " "Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 7.281 ns; Loc. = LCCOMB_X29_Y49_N6; Fanout = 2; COMB Node = 'fullAdder:fa2\|c_out~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { fullAdder:fa2|c_out~1 fullAdder:fa2|c_out~2 } "NODE_NAME" } } { "fullAdder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/fullAdder_4bits/fullAdder.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 7.993 ns fullAdder:fa3\|sum 4 COMB LCCOMB_X29_Y49_N16 1 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 7.993 ns; Loc. = LCCOMB_X29_Y49_N16; Fanout = 1; COMB Node = 'fullAdder:fa3\|sum'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { fullAdder:fa2|c_out~2 fullAdder:fa3|sum } "NODE_NAME" } } { "fullAdder.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/fullAdder_4bits/fullAdder.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.414 ns) + CELL(2.808 ns) 13.215 ns sum\[3\] 5 PIN PIN_AJ9 0 " "Info: 5: + IC(2.414 ns) + CELL(2.808 ns) = 13.215 ns; Loc. = PIN_AJ9; Fanout = 0; PIN Node = 'sum\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.222 ns" { fullAdder:fa3|sum sum[3] } "NODE_NAME" } } { "fullAdder_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/fullAdder_4bits/fullAdder_4bits.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.747 ns ( 35.92 % ) " "Info: Total cell delay = 4.747 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.468 ns ( 64.08 % ) " "Info: Total interconnect delay = 8.468 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.215 ns" { a[2] fullAdder:fa2|c_out~1 fullAdder:fa2|c_out~2 fullAdder:fa3|sum sum[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.215 ns" { a[2] {} a[2]~combout {} fullAdder:fa2|c_out~1 {} fullAdder:fa2|c_out~2 {} fullAdder:fa3|sum {} sum[3] {} } { 0.000ns 0.000ns 5.513ns 0.267ns 0.274ns 2.414ns } { 0.000ns 0.822ns 0.242ns 0.437ns 0.438ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 13 07:40:37 2017 " "Info: Processing ended: Wed Sep 13 07:40:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
