INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/flipdjk/flipdjk.srcs/sim_1/new/Lab8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab8_tb'
