#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61dd4c5d4640 .scope module, "tb_Top_Module" "tb_Top_Module" 2 4;
 .timescale -9 -12;
v0x61dd4c624c80_0 .var "clk", 0 0;
v0x61dd4c624d20_0 .var "rst", 0 0;
S_0x61dd4c5eb1f0 .scope module, "DUT" "Top_Module" 2 10, 3 3 0, S_0x61dd4c5d4640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x61dd4c639850 .functor BUFZ 32, v0x61dd4c60f3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61dd4c6398c0 .functor BUFZ 32, L_0x61dd4c6397b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61dd4c6399c0 .functor BUFZ 2, v0x61dd4c610ab0_0, C4<00>, C4<00>, C4<00>;
v0x61dd4c621720_0 .net "clk", 0 0, v0x61dd4c624c80_0;  1 drivers
v0x61dd4c6217e0_0 .net "ex_in_a_sel", 0 0, v0x61dd4c61c120_0;  1 drivers
v0x61dd4c6218a0_0 .net "ex_in_alu_op", 1 0, v0x61dd4c61c230_0;  1 drivers
v0x61dd4c621940_0 .net "ex_in_b_sel", 0 0, v0x61dd4c61c320_0;  1 drivers
v0x61dd4c6219e0_0 .net "ex_in_branch_flag", 1 0, v0x61dd4c61c410_0;  1 drivers
v0x61dd4c621ad0_0 .net "ex_in_funct3", 2 0, v0x61dd4c61c550_0;  1 drivers
v0x61dd4c621c20_0 .net "ex_in_funct7", 6 0, v0x61dd4c61c610_0;  1 drivers
v0x61dd4c621ce0_0 .net "ex_in_imm", 31 0, v0x61dd4c61c720_0;  1 drivers
v0x61dd4c621da0_0 .net "ex_in_memtoreg", 1 0, v0x61dd4c61c7e0_0;  1 drivers
v0x61dd4c621ef0_0 .net "ex_in_memwrite", 0 0, v0x61dd4c61c930_0;  1 drivers
v0x61dd4c621f90_0 .net "ex_in_pc", 31 0, v0x61dd4c61c9d0_0;  1 drivers
v0x61dd4c6220e0_0 .net "ex_in_pc4", 31 0, v0x61dd4c61ca70_0;  1 drivers
v0x61dd4c6221a0_0 .net "ex_in_rd", 4 0, v0x61dd4c61cb10_0;  1 drivers
v0x61dd4c6222b0_0 .net "ex_in_rdata1", 31 0, v0x61dd4c61cbb0_0;  1 drivers
v0x61dd4c622370_0 .net "ex_in_rdata2", 31 0, v0x61dd4c61cc50_0;  1 drivers
v0x61dd4c6224c0_0 .net "ex_in_regwrite", 0 0, v0x61dd4c61cd10_0;  1 drivers
v0x61dd4c622560_0 .net "ex_out_alu_output", 31 0, v0x61dd4c60f3c0_0;  1 drivers
v0x61dd4c622730_0 .net "ex_out_branch_output", 31 0, L_0x61dd4c6397b0;  1 drivers
v0x61dd4c622840_0 .net "ex_out_pcsrc", 1 0, v0x61dd4c610ab0_0;  1 drivers
v0x61dd4c622950_0 .net "id_in_instr", 31 0, v0x61dd4c61e430_0;  1 drivers
v0x61dd4c622a60_0 .net "id_in_pc", 31 0, v0x61dd4c61e4f0_0;  1 drivers
v0x61dd4c622b70_0 .net "id_in_pc4", 31 0, v0x61dd4c61e590_0;  1 drivers
v0x61dd4c622c80_0 .net "id_out_a_sel", 0 0, v0x61dd4c6124d0_0;  1 drivers
v0x61dd4c622d20_0 .net "id_out_alu_op", 1 0, v0x61dd4c6125b0_0;  1 drivers
v0x61dd4c622de0_0 .net "id_out_b_sel", 0 0, v0x61dd4c612690_0;  1 drivers
v0x61dd4c622e80_0 .net "id_out_branch_flag", 1 0, v0x61dd4c612b10_0;  1 drivers
v0x61dd4c622f40_0 .net "id_out_imm", 31 0, v0x61dd4c614430_0;  1 drivers
v0x61dd4c623000_0 .net "id_out_memtoreg", 1 0, v0x61dd4c612840_0;  1 drivers
v0x61dd4c6230c0_0 .net "id_out_memwrite", 0 0, v0x61dd4c612970_0;  1 drivers
v0x61dd4c623160_0 .net "id_out_rd", 4 0, L_0x61dd4c638830;  1 drivers
v0x61dd4c623270_0 .net "id_out_rdata1", 31 0, L_0x61dd4c637e10;  1 drivers
v0x61dd4c623330_0 .net "id_out_rdata2", 31 0, L_0x61dd4c6382b0;  1 drivers
v0x61dd4c6233f0_0 .net "id_out_regwrite", 0 0, v0x61dd4c612bf0_0;  1 drivers
v0x61dd4c6236a0_0 .net "if_in_branch_addr", 31 0, L_0x61dd4c6398c0;  1 drivers
v0x61dd4c6237b0_0 .net "if_in_jalr_addr", 31 0, L_0x61dd4c639850;  1 drivers
v0x61dd4c6238c0_0 .net "if_in_pcsrc", 1 0, L_0x61dd4c6399c0;  1 drivers
v0x61dd4c6239d0_0 .net "if_out_instr", 31 0, L_0x61dd4c635560;  1 drivers
v0x61dd4c623a90_0 .net "if_out_pc", 31 0, v0x61dd4c619260_0;  1 drivers
v0x61dd4c623b50_0 .net "if_out_pc4", 31 0, L_0x61dd4c624de0;  1 drivers
v0x61dd4c623c10_0 .net "mem_in_alu_output", 31 0, v0x61dd4c61b1a0_0;  1 drivers
v0x61dd4c623d60_0 .net "mem_in_imm", 31 0, v0x61dd4c61b280_0;  1 drivers
v0x61dd4c623e20_0 .net "mem_in_memtoreg", 1 0, v0x61dd4c61b360_0;  1 drivers
v0x61dd4c623ee0_0 .net "mem_in_memwrite", 0 0, v0x61dd4c61b440_0;  1 drivers
v0x61dd4c623f80_0 .net "mem_in_pc4", 31 0, v0x61dd4c61b500_0;  1 drivers
v0x61dd4c624090_0 .net "mem_in_rd", 4 0, v0x61dd4c61b5e0_0;  1 drivers
v0x61dd4c6241a0_0 .net "mem_in_rdata2", 31 0, v0x61dd4c61b6c0_0;  1 drivers
v0x61dd4c624260_0 .net "mem_in_regwrite", 0 0, v0x61dd4c61b7a0_0;  1 drivers
v0x61dd4c624350_0 .net "mem_out_data", 31 0, L_0x61dd4c639cb0;  1 drivers
v0x61dd4c624410_0 .net "rst", 0 0, v0x61dd4c624d20_0;  1 drivers
v0x61dd4c6244b0_0 .net "wb_data", 31 0, v0x61dd4c621550_0;  1 drivers
v0x61dd4c624570_0 .net "wb_in_alu_output", 31 0, v0x61dd4c61f360_0;  1 drivers
v0x61dd4c624680_0 .net "wb_in_imm", 31 0, v0x61dd4c61f490_0;  1 drivers
v0x61dd4c624790_0 .net "wb_in_mem_output", 31 0, v0x61dd4c61f570_0;  1 drivers
v0x61dd4c6248a0_0 .net "wb_in_memtoreg", 1 0, v0x61dd4c61f650_0;  1 drivers
v0x61dd4c6249b0_0 .net "wb_in_pc4", 31 0, v0x61dd4c61f730_0;  1 drivers
v0x61dd4c624ac0_0 .net "wb_rd", 4 0, v0x61dd4c61f810_0;  1 drivers
v0x61dd4c624b80_0 .net "wb_regwrite", 0 0, v0x61dd4c61f8d0_0;  1 drivers
L_0x61dd4c6389e0 .part v0x61dd4c61e430_0, 12, 3;
L_0x61dd4c638a80 .part v0x61dd4c61e430_0, 25, 7;
S_0x61dd4c5d93e0 .scope module, "ex_inst" "stage_EX" 3 190, 4 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_sel";
    .port_info 1 /INPUT 1 "b_sel";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /INPUT 2 "pc_op";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /INPUT 32 "pc";
    .port_info 7 /INPUT 32 "rdata1";
    .port_info 8 /INPUT 32 "rdata2";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 2 "pcsrc";
    .port_info 11 /OUTPUT 32 "branch_output";
    .port_info 12 /OUTPUT 32 "alu_output";
v0x61dd4c610c50_0 .net "BrEq", 0 0, L_0x61dd4c6393a0;  1 drivers
v0x61dd4c610d60_0 .net "BrLt", 0 0, L_0x61dd4c639570;  1 drivers
v0x61dd4c610e70_0 .net "BrLtU", 0 0, L_0x61dd4c6396c0;  1 drivers
v0x61dd4c610f60_0 .net "a_sel", 0 0, v0x61dd4c61c120_0;  alias, 1 drivers
v0x61dd4c611000_0 .net "alu_a_input", 31 0, L_0x61dd4c638b20;  1 drivers
v0x61dd4c611140_0 .net "alu_b_input", 31 0, L_0x61dd4c638c50;  1 drivers
v0x61dd4c611230_0 .net "alu_op", 1 0, v0x61dd4c61c230_0;  alias, 1 drivers
v0x61dd4c6112d0_0 .net "alu_output", 31 0, v0x61dd4c60f3c0_0;  alias, 1 drivers
v0x61dd4c611370_0 .net "alu_src", 3 0, v0x61dd4c5d6850_0;  1 drivers
v0x61dd4c611410_0 .net "b_sel", 0 0, v0x61dd4c61c320_0;  alias, 1 drivers
v0x61dd4c6114b0_0 .net "branch_output", 31 0, L_0x61dd4c6397b0;  alias, 1 drivers
v0x61dd4c611550_0 .net "funct3", 2 0, v0x61dd4c61c550_0;  alias, 1 drivers
v0x61dd4c611640_0 .net "funct7", 6 0, v0x61dd4c61c610_0;  alias, 1 drivers
v0x61dd4c611700_0 .net "imm", 31 0, v0x61dd4c61c720_0;  alias, 1 drivers
v0x61dd4c6117f0_0 .net "pc", 31 0, v0x61dd4c61c9d0_0;  alias, 1 drivers
v0x61dd4c611900_0 .net "pc_op", 1 0, v0x61dd4c61c410_0;  alias, 1 drivers
v0x61dd4c6119c0_0 .net "pcsrc", 1 0, v0x61dd4c610ab0_0;  alias, 1 drivers
v0x61dd4c611a60_0 .net "rdata1", 31 0, v0x61dd4c61cbb0_0;  alias, 1 drivers
v0x61dd4c611b00_0 .net "rdata2", 31 0, v0x61dd4c61cc50_0;  alias, 1 drivers
S_0x61dd4c5e9a10 .scope module, "a_inst" "Mux_2to1" 4 36, 5 6 0, S_0x61dd4c5d93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x61dd4c5fc9f0_0 .net "a", 31 0, v0x61dd4c61cbb0_0;  alias, 1 drivers
v0x61dd4c5fd610_0 .net "b", 31 0, v0x61dd4c61c9d0_0;  alias, 1 drivers
v0x61dd4c5da160_0 .net "out", 31 0, L_0x61dd4c638b20;  alias, 1 drivers
v0x61dd4c5da470_0 .net "sel", 0 0, v0x61dd4c61c120_0;  alias, 1 drivers
L_0x61dd4c638b20 .functor MUXZ 32, v0x61dd4c61cbb0_0, v0x61dd4c61c9d0_0, v0x61dd4c61c120_0, C4<>;
S_0x61dd4c60dc10 .scope module, "alu_ctrl_inst" "ALU_Control" 4 50, 6 12 0, S_0x61dd4c5d93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /OUTPUT 4 "alu_src";
v0x61dd4c5fad90_0 .net "alu_op", 1 0, v0x61dd4c61c230_0;  alias, 1 drivers
v0x61dd4c5d6850_0 .var "alu_src", 3 0;
v0x61dd4c511400_0 .net "funct3", 2 0, v0x61dd4c61c550_0;  alias, 1 drivers
v0x61dd4c60dea0_0 .net "funct7", 6 0, v0x61dd4c61c610_0;  alias, 1 drivers
E_0x61dd4c54ad70 .event anyedge, v0x61dd4c5fad90_0, v0x61dd4c511400_0, v0x61dd4c60dea0_0;
S_0x61dd4c60e000 .scope module, "alu_inst" "ALU" 4 57, 7 10 0, S_0x61dd4c5d93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_src";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "BrEq";
    .port_info 5 /OUTPUT 1 "BrLt";
    .port_info 6 /OUTPUT 1 "BrLtU";
P_0x61dd4c5fe640 .param/l "ADD" 1 7 22, C4<0001>;
P_0x61dd4c5fe680 .param/l "AND" 1 7 24, C4<0011>;
P_0x61dd4c5fe6c0 .param/l "OR" 1 7 25, C4<0100>;
P_0x61dd4c5fe700 .param/l "SLL" 1 7 27, C4<0110>;
P_0x61dd4c5fe740 .param/l "SLT" 1 7 30, C4<1001>;
P_0x61dd4c5fe780 .param/l "SLTU" 1 7 31, C4<1010>;
P_0x61dd4c5fe7c0 .param/l "SRA" 1 7 29, C4<1000>;
P_0x61dd4c5fe800 .param/l "SRL" 1 7 28, C4<0111>;
P_0x61dd4c5fe840 .param/l "SUB" 1 7 23, C4<0010>;
P_0x61dd4c5fe880 .param/l "XOR" 1 7 26, C4<0101>;
L_0x61dd4c5d6730 .functor BUFZ 32, L_0x61dd4c638b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61dd4c5aa180 .functor BUFZ 32, L_0x61dd4c638c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61dd4c639080 .functor XNOR 1, L_0x61dd4c638f40, L_0x61dd4c638fe0, C4<0>, C4<0>;
L_0x61dd4c6392c0 .functor XOR 1, L_0x61dd4c6390f0, L_0x61dd4c639220, C4<0>, C4<0>;
L_0x61dd4c639330 .functor AND 1, L_0x61dd4c639080, L_0x61dd4c6392c0, C4<1>, C4<1>;
L_0x61dd4c639570 .functor XOR 1, L_0x61dd4c639330, L_0x61dd4c6394d0, C4<0>, C4<0>;
v0x61dd4c60e730_0 .net "BrEq", 0 0, L_0x61dd4c6393a0;  alias, 1 drivers
v0x61dd4c60e810_0 .net "BrLt", 0 0, L_0x61dd4c639570;  alias, 1 drivers
v0x61dd4c60e8d0_0 .net "BrLtU", 0 0, L_0x61dd4c6396c0;  alias, 1 drivers
v0x61dd4c60e9a0_0 .net *"_ivl_10", 0 0, L_0x61dd4c639080;  1 drivers
v0x61dd4c60ea60_0 .net *"_ivl_13", 0 0, L_0x61dd4c6390f0;  1 drivers
v0x61dd4c60eb90_0 .net *"_ivl_15", 0 0, L_0x61dd4c639220;  1 drivers
v0x61dd4c60ec70_0 .net *"_ivl_16", 0 0, L_0x61dd4c6392c0;  1 drivers
L_0x7dbd56386408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61dd4c60ed30_0 .net/2u *"_ivl_20", 31 0, L_0x7dbd56386408;  1 drivers
v0x61dd4c60ee10_0 .net *"_ivl_25", 0 0, L_0x61dd4c6394d0;  1 drivers
v0x61dd4c60eef0_0 .net *"_ivl_7", 0 0, L_0x61dd4c638f40;  1 drivers
v0x61dd4c60efd0_0 .net *"_ivl_9", 0 0, L_0x61dd4c638fe0;  1 drivers
v0x61dd4c60f0b0_0 .net "a", 31 0, L_0x61dd4c638b20;  alias, 1 drivers
v0x61dd4c60f170_0 .net "alu_src", 3 0, v0x61dd4c5d6850_0;  alias, 1 drivers
v0x61dd4c60f240_0 .net "b", 31 0, L_0x61dd4c638c50;  alias, 1 drivers
v0x61dd4c60f300_0 .net "overflow", 0 0, L_0x61dd4c639330;  1 drivers
v0x61dd4c60f3c0_0 .var "result", 31 0;
v0x61dd4c60f4a0_0 .net/s "sa", 31 0, L_0x61dd4c5d6730;  1 drivers
v0x61dd4c60f580_0 .net/s "sb", 31 0, L_0x61dd4c5aa180;  1 drivers
v0x61dd4c60f660_0 .net "shamt", 4 0, L_0x61dd4c638ea0;  1 drivers
E_0x61dd4c533470/0 .event anyedge, v0x61dd4c5d6850_0, v0x61dd4c5da160_0, v0x61dd4c60f240_0, v0x61dd4c60f660_0;
E_0x61dd4c533470/1 .event anyedge, v0x61dd4c60f4a0_0, v0x61dd4c60f580_0;
E_0x61dd4c533470 .event/or E_0x61dd4c533470/0, E_0x61dd4c533470/1;
L_0x61dd4c638ea0 .part L_0x61dd4c638c50, 0, 5;
L_0x61dd4c638f40 .part L_0x61dd4c638b20, 31, 1;
L_0x61dd4c638fe0 .part L_0x61dd4c638c50, 31, 1;
L_0x61dd4c6390f0 .part v0x61dd4c60f3c0_0, 31, 1;
L_0x61dd4c639220 .part L_0x61dd4c638b20, 31, 1;
L_0x61dd4c6393a0 .cmp/eq 32, v0x61dd4c60f3c0_0, L_0x7dbd56386408;
L_0x61dd4c6394d0 .part v0x61dd4c60f3c0_0, 31, 1;
L_0x61dd4c6396c0 .cmp/gt 32, L_0x61dd4c638c50, L_0x61dd4c638b20;
S_0x61dd4c60f820 .scope module, "b_inst" "Mux_2to1" 4 43, 5 6 0, S_0x61dd4c5d93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x61dd4c60f9e0_0 .net "a", 31 0, v0x61dd4c61cc50_0;  alias, 1 drivers
v0x61dd4c60fae0_0 .net "b", 31 0, v0x61dd4c61c720_0;  alias, 1 drivers
v0x61dd4c60fbc0_0 .net "out", 31 0, L_0x61dd4c638c50;  alias, 1 drivers
v0x61dd4c60fcc0_0 .net "sel", 0 0, v0x61dd4c61c320_0;  alias, 1 drivers
L_0x61dd4c638c50 .functor MUXZ 32, v0x61dd4c61cc50_0, v0x61dd4c61c720_0, v0x61dd4c61c320_0, C4<>;
S_0x61dd4c60fe10 .scope module, "branch_adder_inst" "Adder" 4 76, 8 1 0, S_0x61dd4c5d93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x61dd4c6100b0_0 .net "a", 31 0, v0x61dd4c61c720_0;  alias, 1 drivers
v0x61dd4c610190_0 .net "b", 31 0, v0x61dd4c61c9d0_0;  alias, 1 drivers
v0x61dd4c610230_0 .net "c", 31 0, L_0x61dd4c6397b0;  alias, 1 drivers
L_0x61dd4c6397b0 .arith/sum 32, v0x61dd4c61c720_0, v0x61dd4c61c9d0_0;
S_0x61dd4c610380 .scope module, "branch_inst" "Branch_Unit" 4 67, 9 6 0, S_0x61dd4c5d93e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pc_op";
    .port_info 1 /INPUT 1 "BrEq";
    .port_info 2 /INPUT 1 "BrLt";
    .port_info 3 /INPUT 1 "BrLtU";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 2 "pcsrc";
v0x61dd4c610630_0 .net "BrEq", 0 0, L_0x61dd4c6393a0;  alias, 1 drivers
v0x61dd4c610720_0 .net "BrLt", 0 0, L_0x61dd4c639570;  alias, 1 drivers
v0x61dd4c6107f0_0 .net "BrLtU", 0 0, L_0x61dd4c6396c0;  alias, 1 drivers
v0x61dd4c6108f0_0 .net "funct3", 2 0, v0x61dd4c61c550_0;  alias, 1 drivers
v0x61dd4c6109c0_0 .net "pc_op", 1 0, v0x61dd4c61c410_0;  alias, 1 drivers
v0x61dd4c610ab0_0 .var "pcsrc", 1 0;
E_0x61dd4c5ff3d0/0 .event anyedge, v0x61dd4c6109c0_0, v0x61dd4c511400_0, v0x61dd4c60e730_0, v0x61dd4c60e810_0;
E_0x61dd4c5ff3d0/1 .event anyedge, v0x61dd4c60e8d0_0;
E_0x61dd4c5ff3d0 .event/or E_0x61dd4c5ff3d0/0, E_0x61dd4c5ff3d0/1;
S_0x61dd4c611d20 .scope module, "id_inst" "stage_ID" 3 117, 10 4 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_instr";
    .port_info 3 /INPUT 5 "wb_rd";
    .port_info 4 /INPUT 32 "wb_wd";
    .port_info 5 /INPUT 1 "wb_regwrite";
    .port_info 6 /OUTPUT 1 "id_a_sel";
    .port_info 7 /OUTPUT 1 "id_b_sel";
    .port_info 8 /OUTPUT 2 "id_alu_op";
    .port_info 9 /OUTPUT 2 "id_pc_op";
    .port_info 10 /OUTPUT 1 "id_regwrite";
    .port_info 11 /OUTPUT 1 "id_memwrite";
    .port_info 12 /OUTPUT 2 "id_memtoreg";
    .port_info 13 /OUTPUT 32 "id_imm";
    .port_info 14 /OUTPUT 4 "id_funct3";
    .port_info 15 /OUTPUT 5 "id_rd";
    .port_info 16 /OUTPUT 32 "id_rdata1";
    .port_info 17 /OUTPUT 32 "id_rdata2";
L_0x7dbd563863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61dd4c6163d0_0 .net *"_ivl_13", 0 0, L_0x7dbd563863c0;  1 drivers
v0x61dd4c6164d0_0 .net *"_ivl_9", 2 0, L_0x61dd4c638610;  1 drivers
v0x61dd4c6165b0_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c616680_0 .net "id_a_sel", 0 0, v0x61dd4c6124d0_0;  alias, 1 drivers
v0x61dd4c616750_0 .net "id_alu_op", 1 0, v0x61dd4c6125b0_0;  alias, 1 drivers
v0x61dd4c6167f0_0 .net "id_b_sel", 0 0, v0x61dd4c612690_0;  alias, 1 drivers
v0x61dd4c6168c0_0 .net "id_funct3", 3 0, L_0x61dd4c6386b0;  1 drivers
v0x61dd4c616960_0 .net "id_imm", 31 0, v0x61dd4c614430_0;  alias, 1 drivers
v0x61dd4c616a30_0 .net "id_memtoreg", 1 0, v0x61dd4c612840_0;  alias, 1 drivers
v0x61dd4c616b00_0 .net "id_memwrite", 0 0, v0x61dd4c612970_0;  alias, 1 drivers
v0x61dd4c616bd0_0 .net "id_pc_op", 1 0, v0x61dd4c612b10_0;  alias, 1 drivers
v0x61dd4c616ca0_0 .net "id_rd", 4 0, L_0x61dd4c638830;  alias, 1 drivers
v0x61dd4c616d40_0 .net "id_rdata1", 31 0, L_0x61dd4c637e10;  alias, 1 drivers
v0x61dd4c616e10_0 .net "id_rdata2", 31 0, L_0x61dd4c6382b0;  alias, 1 drivers
v0x61dd4c616ee0_0 .net "id_regwrite", 0 0, v0x61dd4c612bf0_0;  alias, 1 drivers
v0x61dd4c616fb0_0 .net "if_instr", 31 0, v0x61dd4c61e430_0;  alias, 1 drivers
v0x61dd4c617050_0 .net "immsrc", 2 0, v0x61dd4c612760_0;  1 drivers
v0x61dd4c617220_0 .net "rst", 0 0, v0x61dd4c624d20_0;  alias, 1 drivers
v0x61dd4c6172c0_0 .net "wb_rd", 4 0, v0x61dd4c61f810_0;  alias, 1 drivers
v0x61dd4c617390_0 .net "wb_regwrite", 0 0, v0x61dd4c61f8d0_0;  alias, 1 drivers
v0x61dd4c617460_0 .net "wb_wd", 31 0, v0x61dd4c621550_0;  alias, 1 drivers
L_0x61dd4c635740 .part v0x61dd4c61e430_0, 0, 7;
L_0x61dd4c637af0 .part v0x61dd4c61e430_0, 7, 25;
L_0x61dd4c6384d0 .part v0x61dd4c61e430_0, 15, 5;
L_0x61dd4c638570 .part v0x61dd4c61e430_0, 20, 5;
L_0x61dd4c638610 .part v0x61dd4c61e430_0, 12, 3;
L_0x61dd4c6386b0 .concat [ 3 1 0 0], L_0x61dd4c638610, L_0x7dbd563863c0;
L_0x61dd4c638830 .part v0x61dd4c61e430_0, 7, 5;
S_0x61dd4c612180 .scope module, "ctrl_inst" "Control_Unit" 10 32, 11 8 0, S_0x61dd4c611d20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "a_sel";
    .port_info 2 /OUTPUT 1 "b_sel";
    .port_info 3 /OUTPUT 2 "alu_op";
    .port_info 4 /OUTPUT 2 "pc_op";
    .port_info 5 /OUTPUT 1 "regwrite";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 2 "memtoreg";
    .port_info 8 /OUTPUT 3 "immsrc";
v0x61dd4c6124d0_0 .var "a_sel", 0 0;
v0x61dd4c6125b0_0 .var "alu_op", 1 0;
v0x61dd4c612690_0 .var "b_sel", 0 0;
v0x61dd4c612760_0 .var "immsrc", 2 0;
v0x61dd4c612840_0 .var "memtoreg", 1 0;
v0x61dd4c612970_0 .var "memwrite", 0 0;
v0x61dd4c612a30_0 .net "opcode", 6 0, L_0x61dd4c635740;  1 drivers
v0x61dd4c612b10_0 .var "pc_op", 1 0;
v0x61dd4c612bf0_0 .var "regwrite", 0 0;
E_0x61dd4c5490d0 .event anyedge, v0x61dd4c612a30_0;
S_0x61dd4c612dd0 .scope module, "immgen_inst" "ImmGen" 10 46, 12 7 0, S_0x61dd4c611d20;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "imm";
v0x61dd4c613070_0 .net *"_ivl_1", 0 0, L_0x61dd4c6357e0;  1 drivers
v0x61dd4c613170_0 .net *"_ivl_10", 19 0, L_0x61dd4c636050;  1 drivers
v0x61dd4c613250_0 .net *"_ivl_13", 6 0, L_0x61dd4c636440;  1 drivers
v0x61dd4c613310_0 .net *"_ivl_15", 4 0, L_0x61dd4c6364e0;  1 drivers
v0x61dd4c6133f0_0 .net *"_ivl_19", 0 0, L_0x61dd4c6366c0;  1 drivers
v0x61dd4c613520_0 .net *"_ivl_2", 19 0, L_0x61dd4c635880;  1 drivers
v0x61dd4c613600_0 .net *"_ivl_20", 19 0, L_0x61dd4c6367c0;  1 drivers
v0x61dd4c6136e0_0 .net *"_ivl_23", 0 0, L_0x61dd4c636bb0;  1 drivers
v0x61dd4c6137c0_0 .net *"_ivl_25", 5 0, L_0x61dd4c636cc0;  1 drivers
v0x61dd4c6138a0_0 .net *"_ivl_27", 3 0, L_0x61dd4c636d60;  1 drivers
L_0x7dbd56386138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61dd4c613980_0 .net/2u *"_ivl_28", 0 0, L_0x7dbd56386138;  1 drivers
v0x61dd4c613a60_0 .net *"_ivl_33", 0 0, L_0x61dd4c6370b0;  1 drivers
v0x61dd4c613b40_0 .net *"_ivl_34", 11 0, L_0x61dd4c6371e0;  1 drivers
v0x61dd4c613c20_0 .net *"_ivl_37", 7 0, L_0x61dd4c6373e0;  1 drivers
v0x61dd4c613d00_0 .net *"_ivl_39", 0 0, L_0x61dd4c637520;  1 drivers
v0x61dd4c613de0_0 .net *"_ivl_41", 9 0, L_0x61dd4c6375c0;  1 drivers
L_0x7dbd56386180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61dd4c613ec0_0 .net/2u *"_ivl_42", 0 0, L_0x7dbd56386180;  1 drivers
v0x61dd4c6140b0_0 .net *"_ivl_47", 19 0, L_0x61dd4c637850;  1 drivers
L_0x7dbd563861c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x61dd4c614190_0 .net/2u *"_ivl_48", 11 0, L_0x7dbd563861c8;  1 drivers
v0x61dd4c614270_0 .net *"_ivl_5", 11 0, L_0x61dd4c635dd0;  1 drivers
v0x61dd4c614350_0 .net *"_ivl_9", 0 0, L_0x61dd4c635fb0;  1 drivers
v0x61dd4c614430_0 .var "imm", 31 0;
v0x61dd4c614510_0 .net "imm_b", 31 0, L_0x61dd4c636e80;  1 drivers
v0x61dd4c6145f0_0 .net "imm_i", 31 0, L_0x61dd4c635e70;  1 drivers
v0x61dd4c6146d0_0 .net "imm_j", 31 0, L_0x61dd4c637480;  1 drivers
v0x61dd4c6147b0_0 .net "imm_s", 31 0, L_0x61dd4c6365d0;  1 drivers
v0x61dd4c614890_0 .net "imm_u", 31 0, L_0x61dd4c6379b0;  1 drivers
v0x61dd4c614970_0 .net "immsrc", 2 0, v0x61dd4c612760_0;  alias, 1 drivers
v0x61dd4c614a30_0 .net "instr", 31 7, L_0x61dd4c637af0;  1 drivers
E_0x61dd4c612fd0/0 .event anyedge, v0x61dd4c612760_0, v0x61dd4c6145f0_0, v0x61dd4c6147b0_0, v0x61dd4c614510_0;
E_0x61dd4c612fd0/1 .event anyedge, v0x61dd4c6146d0_0, v0x61dd4c614890_0;
E_0x61dd4c612fd0 .event/or E_0x61dd4c612fd0/0, E_0x61dd4c612fd0/1;
L_0x61dd4c6357e0 .part L_0x61dd4c637af0, 24, 1;
LS_0x61dd4c635880_0_0 .concat [ 1 1 1 1], L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0;
LS_0x61dd4c635880_0_4 .concat [ 1 1 1 1], L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0;
LS_0x61dd4c635880_0_8 .concat [ 1 1 1 1], L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0;
LS_0x61dd4c635880_0_12 .concat [ 1 1 1 1], L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0;
LS_0x61dd4c635880_0_16 .concat [ 1 1 1 1], L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0, L_0x61dd4c6357e0;
LS_0x61dd4c635880_1_0 .concat [ 4 4 4 4], LS_0x61dd4c635880_0_0, LS_0x61dd4c635880_0_4, LS_0x61dd4c635880_0_8, LS_0x61dd4c635880_0_12;
LS_0x61dd4c635880_1_4 .concat [ 4 0 0 0], LS_0x61dd4c635880_0_16;
L_0x61dd4c635880 .concat [ 16 4 0 0], LS_0x61dd4c635880_1_0, LS_0x61dd4c635880_1_4;
L_0x61dd4c635dd0 .part L_0x61dd4c637af0, 13, 12;
L_0x61dd4c635e70 .concat [ 12 20 0 0], L_0x61dd4c635dd0, L_0x61dd4c635880;
L_0x61dd4c635fb0 .part L_0x61dd4c637af0, 24, 1;
LS_0x61dd4c636050_0_0 .concat [ 1 1 1 1], L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0;
LS_0x61dd4c636050_0_4 .concat [ 1 1 1 1], L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0;
LS_0x61dd4c636050_0_8 .concat [ 1 1 1 1], L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0;
LS_0x61dd4c636050_0_12 .concat [ 1 1 1 1], L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0;
LS_0x61dd4c636050_0_16 .concat [ 1 1 1 1], L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0, L_0x61dd4c635fb0;
LS_0x61dd4c636050_1_0 .concat [ 4 4 4 4], LS_0x61dd4c636050_0_0, LS_0x61dd4c636050_0_4, LS_0x61dd4c636050_0_8, LS_0x61dd4c636050_0_12;
LS_0x61dd4c636050_1_4 .concat [ 4 0 0 0], LS_0x61dd4c636050_0_16;
L_0x61dd4c636050 .concat [ 16 4 0 0], LS_0x61dd4c636050_1_0, LS_0x61dd4c636050_1_4;
L_0x61dd4c636440 .part L_0x61dd4c637af0, 18, 7;
L_0x61dd4c6364e0 .part L_0x61dd4c637af0, 0, 5;
L_0x61dd4c6365d0 .concat [ 5 7 20 0], L_0x61dd4c6364e0, L_0x61dd4c636440, L_0x61dd4c636050;
L_0x61dd4c6366c0 .part L_0x61dd4c637af0, 24, 1;
LS_0x61dd4c6367c0_0_0 .concat [ 1 1 1 1], L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0;
LS_0x61dd4c6367c0_0_4 .concat [ 1 1 1 1], L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0;
LS_0x61dd4c6367c0_0_8 .concat [ 1 1 1 1], L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0;
LS_0x61dd4c6367c0_0_12 .concat [ 1 1 1 1], L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0;
LS_0x61dd4c6367c0_0_16 .concat [ 1 1 1 1], L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0, L_0x61dd4c6366c0;
LS_0x61dd4c6367c0_1_0 .concat [ 4 4 4 4], LS_0x61dd4c6367c0_0_0, LS_0x61dd4c6367c0_0_4, LS_0x61dd4c6367c0_0_8, LS_0x61dd4c6367c0_0_12;
LS_0x61dd4c6367c0_1_4 .concat [ 4 0 0 0], LS_0x61dd4c6367c0_0_16;
L_0x61dd4c6367c0 .concat [ 16 4 0 0], LS_0x61dd4c6367c0_1_0, LS_0x61dd4c6367c0_1_4;
L_0x61dd4c636bb0 .part L_0x61dd4c637af0, 0, 1;
L_0x61dd4c636cc0 .part L_0x61dd4c637af0, 18, 6;
L_0x61dd4c636d60 .part L_0x61dd4c637af0, 1, 4;
LS_0x61dd4c636e80_0_0 .concat [ 1 4 6 1], L_0x7dbd56386138, L_0x61dd4c636d60, L_0x61dd4c636cc0, L_0x61dd4c636bb0;
LS_0x61dd4c636e80_0_4 .concat [ 20 0 0 0], L_0x61dd4c6367c0;
L_0x61dd4c636e80 .concat [ 12 20 0 0], LS_0x61dd4c636e80_0_0, LS_0x61dd4c636e80_0_4;
L_0x61dd4c6370b0 .part L_0x61dd4c637af0, 24, 1;
LS_0x61dd4c6371e0_0_0 .concat [ 1 1 1 1], L_0x61dd4c6370b0, L_0x61dd4c6370b0, L_0x61dd4c6370b0, L_0x61dd4c6370b0;
LS_0x61dd4c6371e0_0_4 .concat [ 1 1 1 1], L_0x61dd4c6370b0, L_0x61dd4c6370b0, L_0x61dd4c6370b0, L_0x61dd4c6370b0;
LS_0x61dd4c6371e0_0_8 .concat [ 1 1 1 1], L_0x61dd4c6370b0, L_0x61dd4c6370b0, L_0x61dd4c6370b0, L_0x61dd4c6370b0;
L_0x61dd4c6371e0 .concat [ 4 4 4 0], LS_0x61dd4c6371e0_0_0, LS_0x61dd4c6371e0_0_4, LS_0x61dd4c6371e0_0_8;
L_0x61dd4c6373e0 .part L_0x61dd4c637af0, 5, 8;
L_0x61dd4c637520 .part L_0x61dd4c637af0, 13, 1;
L_0x61dd4c6375c0 .part L_0x61dd4c637af0, 14, 10;
LS_0x61dd4c637480_0_0 .concat [ 1 10 1 8], L_0x7dbd56386180, L_0x61dd4c6375c0, L_0x61dd4c637520, L_0x61dd4c6373e0;
LS_0x61dd4c637480_0_4 .concat [ 12 0 0 0], L_0x61dd4c6371e0;
L_0x61dd4c637480 .concat [ 20 12 0 0], LS_0x61dd4c637480_0_0, LS_0x61dd4c637480_0_4;
L_0x61dd4c637850 .part L_0x61dd4c637af0, 5, 20;
L_0x61dd4c6379b0 .concat [ 12 20 0 0], L_0x7dbd563861c8, L_0x61dd4c637850;
S_0x61dd4c614b70 .scope module, "reg_inst" "Reg_File" 10 54, 13 7 0, S_0x61dd4c611d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /OUTPUT 32 "rdata2";
L_0x7dbd56386210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x61dd4c614ec0_0 .net/2u *"_ivl_0", 4 0, L_0x7dbd56386210;  1 drivers
L_0x7dbd563862a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61dd4c614fa0_0 .net *"_ivl_11", 1 0, L_0x7dbd563862a0;  1 drivers
L_0x7dbd563862e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x61dd4c615080_0 .net/2u *"_ivl_14", 4 0, L_0x7dbd563862e8;  1 drivers
v0x61dd4c615170_0 .net *"_ivl_16", 0 0, L_0x61dd4c637f50;  1 drivers
L_0x7dbd56386330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61dd4c615230_0 .net/2u *"_ivl_18", 31 0, L_0x7dbd56386330;  1 drivers
v0x61dd4c615360_0 .net *"_ivl_2", 0 0, L_0x61dd4c637b90;  1 drivers
v0x61dd4c615420_0 .net *"_ivl_20", 31 0, L_0x61dd4c638040;  1 drivers
v0x61dd4c615500_0 .net *"_ivl_22", 6 0, L_0x61dd4c638120;  1 drivers
L_0x7dbd56386378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61dd4c6155e0_0 .net *"_ivl_25", 1 0, L_0x7dbd56386378;  1 drivers
L_0x7dbd56386258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61dd4c6156c0_0 .net/2u *"_ivl_4", 31 0, L_0x7dbd56386258;  1 drivers
v0x61dd4c6157a0_0 .net *"_ivl_6", 31 0, L_0x61dd4c637c30;  1 drivers
v0x61dd4c615880_0 .net *"_ivl_8", 6 0, L_0x61dd4c637cd0;  1 drivers
v0x61dd4c615960_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c615a20_0 .net "rd", 4 0, v0x61dd4c61f810_0;  alias, 1 drivers
v0x61dd4c615b00_0 .net "rdata1", 31 0, L_0x61dd4c637e10;  alias, 1 drivers
v0x61dd4c615be0_0 .net "rdata2", 31 0, L_0x61dd4c6382b0;  alias, 1 drivers
v0x61dd4c615cc0_0 .net "regwrite", 0 0, v0x61dd4c61f8d0_0;  alias, 1 drivers
v0x61dd4c615e90 .array "rg", 0 31, 31 0;
v0x61dd4c615f50_0 .net "rs1", 4 0, L_0x61dd4c6384d0;  1 drivers
v0x61dd4c616030_0 .net "rs2", 4 0, L_0x61dd4c638570;  1 drivers
v0x61dd4c616110_0 .net "rst", 0 0, v0x61dd4c624d20_0;  alias, 1 drivers
v0x61dd4c6161d0_0 .net "wd", 31 0, v0x61dd4c621550_0;  alias, 1 drivers
E_0x61dd4c614e60 .event posedge, v0x61dd4c615960_0;
L_0x61dd4c637b90 .cmp/eq 5, L_0x61dd4c6384d0, L_0x7dbd56386210;
L_0x61dd4c637c30 .array/port v0x61dd4c615e90, L_0x61dd4c637cd0;
L_0x61dd4c637cd0 .concat [ 5 2 0 0], L_0x61dd4c6384d0, L_0x7dbd563862a0;
L_0x61dd4c637e10 .functor MUXZ 32, L_0x61dd4c637c30, L_0x7dbd56386258, L_0x61dd4c637b90, C4<>;
L_0x61dd4c637f50 .cmp/eq 5, L_0x61dd4c638570, L_0x7dbd563862e8;
L_0x61dd4c638040 .array/port v0x61dd4c615e90, L_0x61dd4c638120;
L_0x61dd4c638120 .concat [ 5 2 0 0], L_0x61dd4c638570, L_0x7dbd56386378;
L_0x61dd4c6382b0 .functor MUXZ 32, L_0x61dd4c638040, L_0x7dbd56386330, L_0x61dd4c637f50, C4<>;
S_0x61dd4c6177d0 .scope module, "if_inst" "stage_IF" 3 94, 14 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "jalr_addr";
    .port_info 3 /INPUT 32 "branch_addr";
    .port_info 4 /INPUT 2 "pcsrc";
    .port_info 5 /OUTPUT 32 "instr";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "pc4";
v0x61dd4c619ca0_0 .net "branch_addr", 31 0, L_0x61dd4c6398c0;  alias, 1 drivers
v0x61dd4c619d80_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c619e20_0 .net "instr", 31 0, L_0x61dd4c635560;  alias, 1 drivers
v0x61dd4c619f20_0 .net "jalr_addr", 31 0, L_0x61dd4c639850;  alias, 1 drivers
v0x61dd4c619ff0_0 .net "pc", 31 0, v0x61dd4c619260_0;  alias, 1 drivers
v0x61dd4c61a0e0_0 .net "pc4", 31 0, L_0x61dd4c624de0;  alias, 1 drivers
v0x61dd4c61a1d0_0 .net "pc_next", 31 0, v0x61dd4c619980_0;  1 drivers
v0x61dd4c61a2e0_0 .net "pcsrc", 1 0, L_0x61dd4c6399c0;  alias, 1 drivers
v0x61dd4c61a3a0_0 .net "rst", 0 0, v0x61dd4c624d20_0;  alias, 1 drivers
S_0x61dd4c617b00 .scope module, "im_inst" "IM" 14 45, 15 6 0, S_0x61dd4c6177d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v0x61dd4c611f20_0 .net *"_ivl_0", 7 0, L_0x61dd4c634ee0;  1 drivers
v0x61dd4c617da0_0 .net *"_ivl_10", 31 0, L_0x61dd4c635160;  1 drivers
v0x61dd4c617e80_0 .net *"_ivl_12", 7 0, L_0x61dd4c6352a0;  1 drivers
L_0x7dbd563860f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x61dd4c617f70_0 .net/2u *"_ivl_14", 31 0, L_0x7dbd563860f0;  1 drivers
v0x61dd4c618050_0 .net *"_ivl_16", 31 0, L_0x61dd4c635340;  1 drivers
v0x61dd4c618180_0 .net *"_ivl_18", 7 0, L_0x61dd4c6354c0;  1 drivers
L_0x7dbd56386060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x61dd4c618260_0 .net/2u *"_ivl_2", 31 0, L_0x7dbd56386060;  1 drivers
v0x61dd4c618340_0 .net *"_ivl_4", 31 0, L_0x61dd4c634f80;  1 drivers
v0x61dd4c618420_0 .net *"_ivl_6", 7 0, L_0x61dd4c6350c0;  1 drivers
L_0x7dbd563860a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x61dd4c618500_0 .net/2u *"_ivl_8", 31 0, L_0x7dbd563860a8;  1 drivers
v0x61dd4c6185e0_0 .net "addr", 31 0, v0x61dd4c619260_0;  alias, 1 drivers
v0x61dd4c6186c0_0 .net "instr", 31 0, L_0x61dd4c635560;  alias, 1 drivers
v0x61dd4c6187a0 .array "mem", 8191 0, 7 0;
L_0x61dd4c634ee0 .array/port v0x61dd4c6187a0, L_0x61dd4c634f80;
L_0x61dd4c634f80 .arith/sum 32, v0x61dd4c619260_0, L_0x7dbd56386060;
L_0x61dd4c6350c0 .array/port v0x61dd4c6187a0, L_0x61dd4c635160;
L_0x61dd4c635160 .arith/sum 32, v0x61dd4c619260_0, L_0x7dbd563860a8;
L_0x61dd4c6352a0 .array/port v0x61dd4c6187a0, L_0x61dd4c635340;
L_0x61dd4c635340 .arith/sum 32, v0x61dd4c619260_0, L_0x7dbd563860f0;
L_0x61dd4c6354c0 .array/port v0x61dd4c6187a0, v0x61dd4c619260_0;
L_0x61dd4c635560 .concat [ 8 8 8 8], L_0x61dd4c6354c0, L_0x61dd4c6352a0, L_0x61dd4c6350c0, L_0x61dd4c634ee0;
S_0x61dd4c6188c0 .scope module, "pc4_inst" "Adder" 14 21, 8 1 0, S_0x61dd4c6177d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x61dd4c618aa0_0 .net "a", 31 0, v0x61dd4c619260_0;  alias, 1 drivers
L_0x7dbd56386018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61dd4c618b80_0 .net "b", 31 0, L_0x7dbd56386018;  1 drivers
v0x61dd4c618c40_0 .net "c", 31 0, L_0x61dd4c624de0;  alias, 1 drivers
L_0x61dd4c624de0 .arith/sum 32, v0x61dd4c619260_0, L_0x7dbd56386018;
S_0x61dd4c618db0 .scope module, "pc_inst" "PC" 14 37, 16 7 0, S_0x61dd4c6177d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x61dd4c618ff0_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c6190e0_0 .var "ff", 2 0;
v0x61dd4c6191a0_0 .net "pc_in", 31 0, v0x61dd4c619980_0;  alias, 1 drivers
v0x61dd4c619260_0 .var "pc_out", 31 0;
v0x61dd4c619370_0 .net "rst", 0 0, v0x61dd4c624d20_0;  alias, 1 drivers
S_0x61dd4c619530 .scope module, "pc_mux_inst" "PC_MUX" 14 27, 17 10 0, S_0x61dd4c6177d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_plus_4";
    .port_info 1 /INPUT 32 "branch_output";
    .port_info 2 /INPUT 32 "alu_output";
    .port_info 3 /INPUT 2 "pcsrc";
    .port_info 4 /OUTPUT 32 "pc_next";
v0x61dd4c6197a0_0 .net "alu_output", 31 0, L_0x61dd4c639850;  alias, 1 drivers
v0x61dd4c6198a0_0 .net "branch_output", 31 0, L_0x61dd4c6398c0;  alias, 1 drivers
v0x61dd4c619980_0 .var "pc_next", 31 0;
v0x61dd4c619a20_0 .net "pc_plus_4", 31 0, L_0x61dd4c624de0;  alias, 1 drivers
v0x61dd4c619af0_0 .net "pcsrc", 1 0, L_0x61dd4c6399c0;  alias, 1 drivers
E_0x61dd4c619710 .event anyedge, v0x61dd4c619af0_0, v0x61dd4c618c40_0, v0x61dd4c6198a0_0, v0x61dd4c6197a0_0;
S_0x61dd4c61a520 .scope module, "reg_ex_mem_inst" "reg_EX_MEM" 3 213, 18 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "ex_rd";
    .port_info 2 /INPUT 32 "ex_alu_output";
    .port_info 3 /INPUT 32 "ex_rdata2";
    .port_info 4 /INPUT 32 "ex_pc_plus_4";
    .port_info 5 /INPUT 32 "ex_imm";
    .port_info 6 /OUTPUT 5 "mem_rd";
    .port_info 7 /OUTPUT 32 "mem_alu_output";
    .port_info 8 /OUTPUT 32 "mem_rdata2";
    .port_info 9 /OUTPUT 32 "mem_pc_plus_4";
    .port_info 10 /OUTPUT 32 "mem_imm";
    .port_info 11 /INPUT 1 "ex_regwrite";
    .port_info 12 /INPUT 1 "ex_memwrite";
    .port_info 13 /INPUT 2 "ex_memtoreg";
    .port_info 14 /OUTPUT 1 "mem_regwrite";
    .port_info 15 /OUTPUT 1 "mem_memwrite";
    .port_info 16 /OUTPUT 2 "mem_memtoreg";
v0x61dd4c61a8e0_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c61aa30_0 .net "ex_alu_output", 31 0, v0x61dd4c60f3c0_0;  alias, 1 drivers
v0x61dd4c61aaf0_0 .net "ex_imm", 31 0, v0x61dd4c61c720_0;  alias, 1 drivers
v0x61dd4c61ab90_0 .net "ex_memtoreg", 1 0, v0x61dd4c61c7e0_0;  alias, 1 drivers
v0x61dd4c61ac70_0 .net "ex_memwrite", 0 0, v0x61dd4c61c930_0;  alias, 1 drivers
v0x61dd4c61ad80_0 .net "ex_pc_plus_4", 31 0, v0x61dd4c61ca70_0;  alias, 1 drivers
v0x61dd4c61ae60_0 .net "ex_rd", 4 0, v0x61dd4c61cb10_0;  alias, 1 drivers
v0x61dd4c61af40_0 .net "ex_rdata2", 31 0, v0x61dd4c61cc50_0;  alias, 1 drivers
v0x61dd4c61b050_0 .net "ex_regwrite", 0 0, v0x61dd4c61cd10_0;  alias, 1 drivers
v0x61dd4c61b1a0_0 .var "mem_alu_output", 31 0;
v0x61dd4c61b280_0 .var "mem_imm", 31 0;
v0x61dd4c61b360_0 .var "mem_memtoreg", 1 0;
v0x61dd4c61b440_0 .var "mem_memwrite", 0 0;
v0x61dd4c61b500_0 .var "mem_pc_plus_4", 31 0;
v0x61dd4c61b5e0_0 .var "mem_rd", 4 0;
v0x61dd4c61b6c0_0 .var "mem_rdata2", 31 0;
v0x61dd4c61b7a0_0 .var "mem_regwrite", 0 0;
S_0x61dd4c61bb90 .scope module, "reg_id_ex_inst" "reg_ID_EX" 3 143, 19 6 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "id_rdata1";
    .port_info 2 /INPUT 32 "id_rdata2";
    .port_info 3 /INPUT 5 "id_rd";
    .port_info 4 /INPUT 32 "id_imm";
    .port_info 5 /INPUT 1 "id_a_sel";
    .port_info 6 /INPUT 1 "id_b_sel";
    .port_info 7 /INPUT 2 "id_alu_op";
    .port_info 8 /INPUT 2 "id_branch_flag";
    .port_info 9 /INPUT 1 "id_regwrite";
    .port_info 10 /INPUT 1 "id_memwrite";
    .port_info 11 /INPUT 2 "id_memtoreg";
    .port_info 12 /INPUT 32 "id_pc";
    .port_info 13 /INPUT 32 "id_pc_plus_4";
    .port_info 14 /INPUT 3 "id_funct3";
    .port_info 15 /INPUT 7 "id_funct7";
    .port_info 16 /OUTPUT 32 "ex_rdata1";
    .port_info 17 /OUTPUT 32 "ex_rdata2";
    .port_info 18 /OUTPUT 5 "ex_rd";
    .port_info 19 /OUTPUT 32 "ex_imm";
    .port_info 20 /OUTPUT 1 "ex_a_sel";
    .port_info 21 /OUTPUT 1 "ex_b_sel";
    .port_info 22 /OUTPUT 2 "ex_alu_op";
    .port_info 23 /OUTPUT 2 "ex_branch_flag";
    .port_info 24 /OUTPUT 1 "ex_regwrite";
    .port_info 25 /OUTPUT 1 "ex_memwrite";
    .port_info 26 /OUTPUT 2 "ex_memtoreg";
    .port_info 27 /OUTPUT 32 "ex_pc";
    .port_info 28 /OUTPUT 32 "ex_pc_plus_4";
    .port_info 29 /OUTPUT 7 "ex_funct7";
    .port_info 30 /OUTPUT 3 "ex_funct3";
v0x61dd4c61c060_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c61c120_0 .var "ex_a_sel", 0 0;
v0x61dd4c61c230_0 .var "ex_alu_op", 1 0;
v0x61dd4c61c320_0 .var "ex_b_sel", 0 0;
v0x61dd4c61c410_0 .var "ex_branch_flag", 1 0;
v0x61dd4c61c550_0 .var "ex_funct3", 2 0;
v0x61dd4c61c610_0 .var "ex_funct7", 6 0;
v0x61dd4c61c720_0 .var "ex_imm", 31 0;
v0x61dd4c61c7e0_0 .var "ex_memtoreg", 1 0;
v0x61dd4c61c930_0 .var "ex_memwrite", 0 0;
v0x61dd4c61c9d0_0 .var "ex_pc", 31 0;
v0x61dd4c61ca70_0 .var "ex_pc_plus_4", 31 0;
v0x61dd4c61cb10_0 .var "ex_rd", 4 0;
v0x61dd4c61cbb0_0 .var "ex_rdata1", 31 0;
v0x61dd4c61cc50_0 .var "ex_rdata2", 31 0;
v0x61dd4c61cd10_0 .var "ex_regwrite", 0 0;
v0x61dd4c61cdb0_0 .net "id_a_sel", 0 0, v0x61dd4c6124d0_0;  alias, 1 drivers
v0x61dd4c61cf60_0 .net "id_alu_op", 1 0, v0x61dd4c6125b0_0;  alias, 1 drivers
v0x61dd4c61d050_0 .net "id_b_sel", 0 0, v0x61dd4c612690_0;  alias, 1 drivers
v0x61dd4c61d140_0 .net "id_branch_flag", 1 0, v0x61dd4c612b10_0;  alias, 1 drivers
v0x61dd4c61d250_0 .net "id_funct3", 2 0, L_0x61dd4c6389e0;  1 drivers
v0x61dd4c61d330_0 .net "id_funct7", 6 0, L_0x61dd4c638a80;  1 drivers
v0x61dd4c61d410_0 .net "id_imm", 31 0, v0x61dd4c614430_0;  alias, 1 drivers
v0x61dd4c61d520_0 .net "id_memtoreg", 1 0, v0x61dd4c612840_0;  alias, 1 drivers
v0x61dd4c61d630_0 .net "id_memwrite", 0 0, v0x61dd4c612970_0;  alias, 1 drivers
v0x61dd4c61d720_0 .net "id_pc", 31 0, v0x61dd4c61e4f0_0;  alias, 1 drivers
v0x61dd4c61d800_0 .net "id_pc_plus_4", 31 0, v0x61dd4c61e590_0;  alias, 1 drivers
v0x61dd4c61d8e0_0 .net "id_rd", 4 0, L_0x61dd4c638830;  alias, 1 drivers
v0x61dd4c61d9a0_0 .net "id_rdata1", 31 0, L_0x61dd4c637e10;  alias, 1 drivers
v0x61dd4c61da90_0 .net "id_rdata2", 31 0, L_0x61dd4c6382b0;  alias, 1 drivers
v0x61dd4c61dba0_0 .net "id_regwrite", 0 0, v0x61dd4c612bf0_0;  alias, 1 drivers
S_0x61dd4c61e070 .scope module, "reg_if_id_inst" "reg_IF_ID" 3 105, 20 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_instr";
    .port_info 3 /INPUT 32 "if_pc";
    .port_info 4 /INPUT 32 "if_pc_plus_4";
    .port_info 5 /OUTPUT 32 "id_instr";
    .port_info 6 /OUTPUT 32 "id_pc";
    .port_info 7 /OUTPUT 32 "id_pc_plus_4";
v0x61dd4c61e370_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c61e430_0 .var "id_instr", 31 0;
v0x61dd4c61e4f0_0 .var "id_pc", 31 0;
v0x61dd4c61e590_0 .var "id_pc_plus_4", 31 0;
v0x61dd4c61e630_0 .net "if_instr", 31 0, L_0x61dd4c635560;  alias, 1 drivers
v0x61dd4c61e770_0 .net "if_pc", 31 0, v0x61dd4c619260_0;  alias, 1 drivers
v0x61dd4c61e810_0 .net "if_pc_plus_4", 31 0, L_0x61dd4c624de0;  alias, 1 drivers
v0x61dd4c61e8d0_0 .net "rst", 0 0, v0x61dd4c624d20_0;  alias, 1 drivers
S_0x61dd4c61eb00 .scope module, "reg_mem_wb_inst" "reg_MEM_WB" 3 246, 21 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_mem_output";
    .port_info 2 /INPUT 32 "mem_alu_output";
    .port_info 3 /INPUT 32 "mem_imm";
    .port_info 4 /INPUT 32 "mem_pc_plus_4";
    .port_info 5 /INPUT 5 "mem_rd";
    .port_info 6 /OUTPUT 32 "wb_mem_output";
    .port_info 7 /OUTPUT 32 "wb_alu_output";
    .port_info 8 /OUTPUT 32 "wb_imm";
    .port_info 9 /OUTPUT 32 "wb_pc_plus_4";
    .port_info 10 /OUTPUT 5 "wb_rd";
    .port_info 11 /INPUT 2 "mem_memtoreg";
    .port_info 12 /INPUT 1 "mem_regwrite";
    .port_info 13 /OUTPUT 2 "wb_memtoreg";
    .port_info 14 /OUTPUT 1 "wb_regwrite";
v0x61dd4c61ee00_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c61eec0_0 .net "mem_alu_output", 31 0, v0x61dd4c61b1a0_0;  alias, 1 drivers
v0x61dd4c61ef80_0 .net "mem_imm", 31 0, v0x61dd4c61b280_0;  alias, 1 drivers
v0x61dd4c61f020_0 .net "mem_mem_output", 31 0, L_0x61dd4c639cb0;  alias, 1 drivers
v0x61dd4c61f0c0_0 .net "mem_memtoreg", 1 0, v0x61dd4c61b360_0;  alias, 1 drivers
v0x61dd4c61f180_0 .net "mem_pc_plus_4", 31 0, v0x61dd4c61b500_0;  alias, 1 drivers
v0x61dd4c61f220_0 .net "mem_rd", 4 0, v0x61dd4c61b5e0_0;  alias, 1 drivers
v0x61dd4c61f2c0_0 .net "mem_regwrite", 0 0, v0x61dd4c61b7a0_0;  alias, 1 drivers
v0x61dd4c61f360_0 .var "wb_alu_output", 31 0;
v0x61dd4c61f490_0 .var "wb_imm", 31 0;
v0x61dd4c61f570_0 .var "wb_mem_output", 31 0;
v0x61dd4c61f650_0 .var "wb_memtoreg", 1 0;
v0x61dd4c61f730_0 .var "wb_pc_plus_4", 31 0;
v0x61dd4c61f810_0 .var "wb_rd", 4 0;
v0x61dd4c61f8d0_0 .var "wb_regwrite", 0 0;
S_0x61dd4c61fba0 .scope module, "stage_mem_inst" "stage_MEM" 3 236, 22 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "alu_output";
    .port_info 2 /INPUT 32 "rdata2";
    .port_info 3 /INPUT 1 "memwrite";
    .port_info 4 /OUTPUT 32 "wb_data";
v0x61dd4c620930_0 .net "alu_output", 31 0, v0x61dd4c61b1a0_0;  alias, 1 drivers
v0x61dd4c620a10_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c620ad0_0 .net "memwrite", 0 0, v0x61dd4c61b440_0;  alias, 1 drivers
v0x61dd4c620b70_0 .net "rdata2", 31 0, v0x61dd4c61b6c0_0;  alias, 1 drivers
v0x61dd4c620c60_0 .net "wb_data", 31 0, L_0x61dd4c639cb0;  alias, 1 drivers
S_0x61dd4c61fd80 .scope module, "mem_inst" "Memory" 22 14, 23 10 0, S_0x61dd4c61fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memwrite";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wd2";
    .port_info 4 /OUTPUT 32 "data";
L_0x61dd4c639cb0 .functor BUFZ 32, L_0x61dd4c639ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61dd4c61ff80_0 .net "DMEM_index", 11 0, L_0x61dd4c639a30;  1 drivers
v0x61dd4c620080 .array "RAM", 4095 0, 31 0;
v0x61dd4c620140_0 .net *"_ivl_2", 31 0, L_0x61dd4c639ad0;  1 drivers
v0x61dd4c620200_0 .net *"_ivl_4", 13 0, L_0x61dd4c639b70;  1 drivers
L_0x7dbd56386450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61dd4c6202e0_0 .net *"_ivl_7", 1 0, L_0x7dbd56386450;  1 drivers
v0x61dd4c620410_0 .net "addr", 31 0, v0x61dd4c61b1a0_0;  alias, 1 drivers
v0x61dd4c620520_0 .net "clk", 0 0, v0x61dd4c624c80_0;  alias, 1 drivers
v0x61dd4c6206d0_0 .net "data", 31 0, L_0x61dd4c639cb0;  alias, 1 drivers
v0x61dd4c620790_0 .net "memwrite", 0 0, v0x61dd4c61b440_0;  alias, 1 drivers
v0x61dd4c620830_0 .net "wd2", 31 0, v0x61dd4c61b6c0_0;  alias, 1 drivers
L_0x61dd4c639a30 .part v0x61dd4c61b1a0_0, 2, 12;
L_0x61dd4c639ad0 .array/port v0x61dd4c620080, L_0x61dd4c639b70;
L_0x61dd4c639b70 .concat [ 12 2 0 0], L_0x61dd4c639a30, L_0x7dbd56386450;
S_0x61dd4c620e40 .scope module, "wb_inst" "stage_WB" 3 268, 24 1 0, S_0x61dd4c5eb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_output";
    .port_info 1 /INPUT 32 "mem_data";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 32 "pc_plus_4";
    .port_info 4 /INPUT 2 "memtoreg";
    .port_info 5 /OUTPUT 32 "wd";
v0x61dd4c6211f0_0 .net "alu_output", 31 0, v0x61dd4c61f360_0;  alias, 1 drivers
v0x61dd4c6212d0_0 .net "imm", 31 0, v0x61dd4c61f490_0;  alias, 1 drivers
v0x61dd4c621370_0 .net "mem_data", 31 0, v0x61dd4c61f570_0;  alias, 1 drivers
v0x61dd4c621410_0 .net "memtoreg", 1 0, v0x61dd4c61f650_0;  alias, 1 drivers
v0x61dd4c6214b0_0 .net "pc_plus_4", 31 0, v0x61dd4c61f730_0;  alias, 1 drivers
v0x61dd4c621550_0 .var "wd", 31 0;
E_0x61dd4c621190/0 .event anyedge, v0x61dd4c61f650_0, v0x61dd4c61f360_0, v0x61dd4c61f570_0, v0x61dd4c61f490_0;
E_0x61dd4c621190/1 .event anyedge, v0x61dd4c61f730_0;
E_0x61dd4c621190 .event/or E_0x61dd4c621190/0, E_0x61dd4c621190/1;
    .scope S_0x61dd4c619530;
T_0 ;
    %wait E_0x61dd4c619710;
    %load/vec4 v0x61dd4c619af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v0x61dd4c619a20_0;
    %store/vec4 v0x61dd4c619980_0, 0, 32;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x61dd4c619a20_0;
    %store/vec4 v0x61dd4c619980_0, 0, 32;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x61dd4c6198a0_0;
    %store/vec4 v0x61dd4c619980_0, 0, 32;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x61dd4c6198a0_0;
    %store/vec4 v0x61dd4c619980_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x61dd4c6197a0_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c619980_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x61dd4c618db0;
T_1 ;
    %wait E_0x61dd4c614e60;
    %load/vec4 v0x61dd4c619370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61dd4c619260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61dd4c6190e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61dd4c6190e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x61dd4c6190e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x61dd4c6190e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61dd4c6190e0_0, 0;
    %load/vec4 v0x61dd4c6191a0_0;
    %assign/vec4 v0x61dd4c619260_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61dd4c617b00;
T_2 ;
    %vpi_call 15 15 "$readmemh", "prog.hex", v0x61dd4c6187a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x61dd4c61e070;
T_3 ;
    %wait E_0x61dd4c614e60;
    %load/vec4 v0x61dd4c61e630_0;
    %assign/vec4 v0x61dd4c61e430_0, 0;
    %load/vec4 v0x61dd4c61e770_0;
    %assign/vec4 v0x61dd4c61e4f0_0, 0;
    %load/vec4 v0x61dd4c61e810_0;
    %assign/vec4 v0x61dd4c61e590_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61dd4c612180;
T_4 ;
    %wait E_0x61dd4c5490d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c6124d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c612690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61dd4c6125b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61dd4c612b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c612970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61dd4c612840_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %load/vec4 v0x61dd4c612a30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61dd4c6125b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61dd4c6125b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61dd4c612840_0, 0, 2;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612970_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61dd4c6125b0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61dd4c612b10_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61dd4c612840_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c6124d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61dd4c612b10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61dd4c612840_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x61dd4c612760_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612690_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61dd4c612b10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c612bf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x61dd4c612840_0, 0, 2;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61dd4c612dd0;
T_5 ;
    %wait E_0x61dd4c612fd0;
    %load/vec4 v0x61dd4c614970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61dd4c614430_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x61dd4c6145f0_0;
    %store/vec4 v0x61dd4c614430_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x61dd4c6147b0_0;
    %store/vec4 v0x61dd4c614430_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x61dd4c614510_0;
    %store/vec4 v0x61dd4c614430_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x61dd4c6146d0_0;
    %store/vec4 v0x61dd4c614430_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x61dd4c614890_0;
    %store/vec4 v0x61dd4c614430_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x61dd4c614b70;
T_6 ;
    %wait E_0x61dd4c614e60;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61dd4c615e90, 4, 0;
    %load/vec4 v0x61dd4c616110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 16384, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61dd4c615e90, 4, 0;
T_6.0 ;
    %load/vec4 v0x61dd4c615cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x61dd4c615a20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x61dd4c6161d0_0;
    %load/vec4 v0x61dd4c615a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61dd4c615e90, 0, 4;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61dd4c61bb90;
T_7 ;
    %wait E_0x61dd4c614e60;
    %load/vec4 v0x61dd4c61d9a0_0;
    %assign/vec4 v0x61dd4c61cbb0_0, 0;
    %load/vec4 v0x61dd4c61da90_0;
    %assign/vec4 v0x61dd4c61cc50_0, 0;
    %load/vec4 v0x61dd4c61d8e0_0;
    %assign/vec4 v0x61dd4c61cb10_0, 0;
    %load/vec4 v0x61dd4c61d410_0;
    %assign/vec4 v0x61dd4c61c720_0, 0;
    %load/vec4 v0x61dd4c61cdb0_0;
    %assign/vec4 v0x61dd4c61c120_0, 0;
    %load/vec4 v0x61dd4c61d050_0;
    %assign/vec4 v0x61dd4c61c320_0, 0;
    %load/vec4 v0x61dd4c61cf60_0;
    %assign/vec4 v0x61dd4c61c230_0, 0;
    %load/vec4 v0x61dd4c61d140_0;
    %assign/vec4 v0x61dd4c61c410_0, 0;
    %load/vec4 v0x61dd4c61dba0_0;
    %assign/vec4 v0x61dd4c61cd10_0, 0;
    %load/vec4 v0x61dd4c61d630_0;
    %assign/vec4 v0x61dd4c61c930_0, 0;
    %load/vec4 v0x61dd4c61d520_0;
    %assign/vec4 v0x61dd4c61c7e0_0, 0;
    %load/vec4 v0x61dd4c61d720_0;
    %assign/vec4 v0x61dd4c61c9d0_0, 0;
    %load/vec4 v0x61dd4c61d800_0;
    %assign/vec4 v0x61dd4c61ca70_0, 0;
    %load/vec4 v0x61dd4c61d250_0;
    %assign/vec4 v0x61dd4c61c550_0, 0;
    %load/vec4 v0x61dd4c61d330_0;
    %assign/vec4 v0x61dd4c61c610_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61dd4c60dc10;
T_8 ;
    %wait E_0x61dd4c54ad70;
    %load/vec4 v0x61dd4c5fad90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x61dd4c511400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.6 ;
    %load/vec4 v0x61dd4c60dea0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.11 ;
    %load/vec4 v0x61dd4c60dea0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.18, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x61dd4c511400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.25 ;
    %load/vec4 v0x61dd4c60dea0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.30, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_8.31, 8;
T_8.30 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_8.31, 8;
 ; End of false expr.
    %blend;
T_8.31;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61dd4c5d6850_0, 0, 4;
    %jmp T_8.29;
T_8.29 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61dd4c60e000;
T_9 ;
    %wait E_0x61dd4c533470;
    %load/vec4 v0x61dd4c60f170_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %load/vec4 v0x61dd4c60f240_0;
    %add;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %load/vec4 v0x61dd4c60f240_0;
    %sub;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %load/vec4 v0x61dd4c60f240_0;
    %and;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %load/vec4 v0x61dd4c60f240_0;
    %or;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %load/vec4 v0x61dd4c60f240_0;
    %xor;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %ix/getv 4, v0x61dd4c60f660_0;
    %shiftl 4;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %ix/getv 4, v0x61dd4c60f660_0;
    %shiftr 4;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0x61dd4c60f4a0_0;
    %ix/getv 4, v0x61dd4c60f660_0;
    %shiftr/s 4;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x61dd4c60f4a0_0;
    %load/vec4 v0x61dd4c60f580_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x61dd4c60f0b0_0;
    %load/vec4 v0x61dd4c60f240_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x61dd4c60f3c0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61dd4c610380;
T_10 ;
    %wait E_0x61dd4c5ff3d0;
    %load/vec4 v0x61dd4c6109c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x61dd4c6108f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %load/vec4 v0x61dd4c6109c0_0;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x61dd4c610630_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %load/vec4 v0x61dd4c6109c0_0;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x61dd4c610630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_10.12, 8;
    %load/vec4 v0x61dd4c6109c0_0;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x61dd4c610720_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x61dd4c6109c0_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x61dd4c610720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x61dd4c6109c0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x61dd4c6107f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x61dd4c6109c0_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x61dd4c6107f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x61dd4c6109c0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x61dd4c6109c0_0;
    %store/vec4 v0x61dd4c610ab0_0, 0, 2;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61dd4c61a520;
T_11 ;
    %wait E_0x61dd4c614e60;
    %load/vec4 v0x61dd4c61ae60_0;
    %assign/vec4 v0x61dd4c61b5e0_0, 0;
    %load/vec4 v0x61dd4c61aa30_0;
    %assign/vec4 v0x61dd4c61b1a0_0, 0;
    %load/vec4 v0x61dd4c61af40_0;
    %assign/vec4 v0x61dd4c61b6c0_0, 0;
    %load/vec4 v0x61dd4c61ad80_0;
    %assign/vec4 v0x61dd4c61b500_0, 0;
    %load/vec4 v0x61dd4c61aaf0_0;
    %assign/vec4 v0x61dd4c61b280_0, 0;
    %load/vec4 v0x61dd4c61b050_0;
    %assign/vec4 v0x61dd4c61b7a0_0, 0;
    %load/vec4 v0x61dd4c61ac70_0;
    %assign/vec4 v0x61dd4c61b440_0, 0;
    %load/vec4 v0x61dd4c61ab90_0;
    %assign/vec4 v0x61dd4c61b360_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x61dd4c61fd80;
T_12 ;
    %wait E_0x61dd4c614e60;
    %load/vec4 v0x61dd4c620790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x61dd4c620830_0;
    %load/vec4 v0x61dd4c61ff80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61dd4c620080, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x61dd4c61eb00;
T_13 ;
    %wait E_0x61dd4c614e60;
    %load/vec4 v0x61dd4c61f020_0;
    %assign/vec4 v0x61dd4c61f570_0, 0;
    %load/vec4 v0x61dd4c61eec0_0;
    %assign/vec4 v0x61dd4c61f360_0, 0;
    %load/vec4 v0x61dd4c61ef80_0;
    %assign/vec4 v0x61dd4c61f490_0, 0;
    %load/vec4 v0x61dd4c61f180_0;
    %assign/vec4 v0x61dd4c61f730_0, 0;
    %load/vec4 v0x61dd4c61f220_0;
    %assign/vec4 v0x61dd4c61f810_0, 0;
    %load/vec4 v0x61dd4c61f0c0_0;
    %assign/vec4 v0x61dd4c61f650_0, 0;
    %load/vec4 v0x61dd4c61f2c0_0;
    %assign/vec4 v0x61dd4c61f8d0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x61dd4c620e40;
T_14 ;
    %wait E_0x61dd4c621190;
    %load/vec4 v0x61dd4c621410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x61dd4c6211f0_0;
    %store/vec4 v0x61dd4c621550_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x61dd4c621370_0;
    %store/vec4 v0x61dd4c621550_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x61dd4c6212d0_0;
    %store/vec4 v0x61dd4c621550_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x61dd4c6214b0_0;
    %store/vec4 v0x61dd4c621550_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x61dd4c5d4640;
T_15 ;
    %vpi_call 2 19 "$dumpfile", "waves_Top_Module.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61dd4c5d4640 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x61dd4c5d4640;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c624c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c624d20_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x61dd4c5d4640;
T_17 ;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61dd4c624d20_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x61dd4c5d4640;
T_18 ;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61dd4c624d20_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x61dd4c5d4640;
T_19 ;
    %delay 1000, 0;
    %load/vec4 v0x61dd4c624c80_0;
    %inv;
    %store/vec4 v0x61dd4c624c80_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x61dd4c5d4640;
T_20 ;
    %delay 1000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "tb_Top_Module.v";
    "Top_Module.v";
    "stage_EX.v";
    "Mux_2to1.v";
    "ALU_Control.v";
    "ALU.v";
    "Adder.v";
    "Branch_Unit.v";
    "stage_ID.v";
    "Control_Unit.v";
    "ImmGen.v";
    "Reg_File.v";
    "stage_IF.v";
    "IM.v";
    "PC.v";
    "PC_MUX.v";
    "reg_EX_MEM.v";
    "reg_ID_EX.v";
    "reg_IF_ID.v";
    "reg_MEM_WB.v";
    "stage_MEM.v";
    "Memory.v";
    "stage_WB.v";
