// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
// Date        : Thu Jun 02 14:08:09 2016
// Host        : radar-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.srcs/sources_1/ip/axis_interconnect_1s2m/axis_interconnect_1s2m_funcsim.v
// Design      : axis_interconnect_1s2m
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* X_CORE_INFO = "axis_interconnect_v1_1_axis_interconnect_16x16_top,Vivado 2014.2" *) (* CHECK_LICENSE_TYPE = "axis_interconnect_1s2m,axis_interconnect_v1_1_axis_interconnect_16x16_top,{}" *) (* CORE_GENERATION_INFO = "axis_interconnect_1s2m,axis_interconnect_v1_1_axis_interconnect_16x16_top,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axis_interconnect,x_ipVersion=1.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,C_FAMILY=kintex7,C_NUM_MI_SLOTS=2,C_NUM_SI_SLOTS=1,C_SWITCH_MI_REG_CONFIG=0,C_SWITCH_SI_REG_CONFIG=1,C_SWITCH_MODE=1,C_SWITCH_MAX_XFERS_PER_ARB=1,C_SWITCH_NUM_CYCLES_TIMEOUT=0,C_SWITCH_TDATA_WIDTH=64,C_SWITCH_TID_WIDTH=1,C_SWITCH_TDEST_WIDTH=1,C_SWITCH_TUSER_WIDTH=8,C_SWITCH_SIGNAL_SET=0x007F,C_SWITCH_ACLK_RATIO=12,C_SWITCH_USE_ACLKEN=0,C_SYNCHRONIZER_STAGE=2,C_M00_AXIS_CONNECTIVITY=0x0001,C_M01_AXIS_CONNECTIVITY=0x0001,C_M02_AXIS_CONNECTIVITY=0x0000,C_M03_AXIS_CONNECTIVITY=0x0000,C_M04_AXIS_CONNECTIVITY=0x0000,C_M05_AXIS_CONNECTIVITY=0x0000,C_M06_AXIS_CONNECTIVITY=0x0000,C_M07_AXIS_CONNECTIVITY=0x0000,C_M08_AXIS_CONNECTIVITY=0x0000,C_M09_AXIS_CONNECTIVITY=0x0000,C_M10_AXIS_CONNECTIVITY=0x0000,C_M11_AXIS_CONNECTIVITY=0x0000,C_M12_AXIS_CONNECTIVITY=0x0000,C_M13_AXIS_CONNECTIVITY=0x0000,C_M14_AXIS_CONNECTIVITY=0x0000,C_M15_AXIS_CONNECTIVITY=0x0000,C_M00_AXIS_BASETDEST=0x0,C_M01_AXIS_BASETDEST=0x1,C_M02_AXIS_BASETDEST=0x00000002,C_M03_AXIS_BASETDEST=0x00000003,C_M04_AXIS_BASETDEST=0x00000004,C_M05_AXIS_BASETDEST=0x00000005,C_M06_AXIS_BASETDEST=0x00000006,C_M07_AXIS_BASETDEST=0x00000007,C_M08_AXIS_BASETDEST=0x00000008,C_M09_AXIS_BASETDEST=0x00000009,C_M10_AXIS_BASETDEST=0x0000000A,C_M11_AXIS_BASETDEST=0x0000000B,C_M12_AXIS_BASETDEST=0x0000000C,C_M13_AXIS_BASETDEST=0x0000000D,C_M14_AXIS_BASETDEST=0x0000000E,C_M15_AXIS_BASETDEST=0x0000000F,C_M00_AXIS_HIGHTDEST=0x0,C_M01_AXIS_HIGHTDEST=0x1,C_M02_AXIS_HIGHTDEST=0x00000002,C_M03_AXIS_HIGHTDEST=0x00000003,C_M04_AXIS_HIGHTDEST=0x00000004,C_M05_AXIS_HIGHTDEST=0x00000005,C_M06_AXIS_HIGHTDEST=0x00000006,C_M07_AXIS_HIGHTDEST=0x00000007,C_M08_AXIS_HIGHTDEST=0x00000008,C_M09_AXIS_HIGHTDEST=0x00000009,C_M10_AXIS_HIGHTDEST=0x0000000A,C_M11_AXIS_HIGHTDEST=0x0000000B,C_M12_AXIS_HIGHTDEST=0x0000000C,C_M13_AXIS_HIGHTDEST=0x0000000D,C_M14_AXIS_HIGHTDEST=0x0000000E,C_M15_AXIS_HIGHTDEST=0x0000000F,C_S00_AXIS_TDATA_WIDTH=64,C_S01_AXIS_TDATA_WIDTH=8,C_S02_AXIS_TDATA_WIDTH=8,C_S03_AXIS_TDATA_WIDTH=8,C_S04_AXIS_TDATA_WIDTH=8,C_S05_AXIS_TDATA_WIDTH=8,C_S06_AXIS_TDATA_WIDTH=8,C_S07_AXIS_TDATA_WIDTH=8,C_S08_AXIS_TDATA_WIDTH=8,C_S09_AXIS_TDATA_WIDTH=8,C_S10_AXIS_TDATA_WIDTH=8,C_S11_AXIS_TDATA_WIDTH=8,C_S12_AXIS_TDATA_WIDTH=8,C_S13_AXIS_TDATA_WIDTH=8,C_S14_AXIS_TDATA_WIDTH=8,C_S15_AXIS_TDATA_WIDTH=8,C_S00_AXIS_TUSER_WIDTH=8,C_S01_AXIS_TUSER_WIDTH=1,C_S02_AXIS_TUSER_WIDTH=1,C_S03_AXIS_TUSER_WIDTH=1,C_S04_AXIS_TUSER_WIDTH=1,C_S05_AXIS_TUSER_WIDTH=1,C_S06_AXIS_TUSER_WIDTH=1,C_S07_AXIS_TUSER_WIDTH=1,C_S08_AXIS_TUSER_WIDTH=1,C_S09_AXIS_TUSER_WIDTH=1,C_S10_AXIS_TUSER_WIDTH=1,C_S11_AXIS_TUSER_WIDTH=1,C_S12_AXIS_TUSER_WIDTH=1,C_S13_AXIS_TUSER_WIDTH=1,C_S14_AXIS_TUSER_WIDTH=1,C_S15_AXIS_TUSER_WIDTH=1,C_S00_AXIS_IS_ACLK_ASYNC=0,C_S01_AXIS_IS_ACLK_ASYNC=0,C_S02_AXIS_IS_ACLK_ASYNC=0,C_S03_AXIS_IS_ACLK_ASYNC=0,C_S04_AXIS_IS_ACLK_ASYNC=0,C_S05_AXIS_IS_ACLK_ASYNC=0,C_S06_AXIS_IS_ACLK_ASYNC=0,C_S07_AXIS_IS_ACLK_ASYNC=0,C_S08_AXIS_IS_ACLK_ASYNC=0,C_S09_AXIS_IS_ACLK_ASYNC=0,C_S10_AXIS_IS_ACLK_ASYNC=0,C_S11_AXIS_IS_ACLK_ASYNC=0,C_S12_AXIS_IS_ACLK_ASYNC=0,C_S13_AXIS_IS_ACLK_ASYNC=0,C_S14_AXIS_IS_ACLK_ASYNC=0,C_S15_AXIS_IS_ACLK_ASYNC=0,C_S00_AXIS_ACLK_RATIO=12,C_S01_AXIS_ACLK_RATIO=12,C_S02_AXIS_ACLK_RATIO=12,C_S03_AXIS_ACLK_RATIO=12,C_S04_AXIS_ACLK_RATIO=12,C_S05_AXIS_ACLK_RATIO=12,C_S06_AXIS_ACLK_RATIO=12,C_S07_AXIS_ACLK_RATIO=12,C_S08_AXIS_ACLK_RATIO=12,C_S09_AXIS_ACLK_RATIO=12,C_S10_AXIS_ACLK_RATIO=12,C_S11_AXIS_ACLK_RATIO=12,C_S12_AXIS_ACLK_RATIO=12,C_S13_AXIS_ACLK_RATIO=12,C_S14_AXIS_ACLK_RATIO=12,C_S15_AXIS_ACLK_RATIO=12,C_S00_AXIS_REG_CONFIG=0,C_S01_AXIS_REG_CONFIG=0,C_S02_AXIS_REG_CONFIG=0,C_S03_AXIS_REG_CONFIG=0,C_S04_AXIS_REG_CONFIG=0,C_S05_AXIS_REG_CONFIG=0,C_S06_AXIS_REG_CONFIG=0,C_S07_AXIS_REG_CONFIG=0,C_S08_AXIS_REG_CONFIG=0,C_S09_AXIS_REG_CONFIG=0,C_S10_AXIS_REG_CONFIG=0,C_S11_AXIS_REG_CONFIG=0,C_S12_AXIS_REG_CONFIG=0,C_S13_AXIS_REG_CONFIG=0,C_S14_AXIS_REG_CONFIG=0,C_S15_AXIS_REG_CONFIG=0,C_S00_AXIS_FIFO_DEPTH=32,C_S01_AXIS_FIFO_DEPTH=32,C_S02_AXIS_FIFO_DEPTH=32,C_S03_AXIS_FIFO_DEPTH=32,C_S04_AXIS_FIFO_DEPTH=32,C_S05_AXIS_FIFO_DEPTH=32,C_S06_AXIS_FIFO_DEPTH=32,C_S07_AXIS_FIFO_DEPTH=32,C_S08_AXIS_FIFO_DEPTH=32,C_S09_AXIS_FIFO_DEPTH=32,C_S10_AXIS_FIFO_DEPTH=32,C_S11_AXIS_FIFO_DEPTH=32,C_S12_AXIS_FIFO_DEPTH=32,C_S13_AXIS_FIFO_DEPTH=32,C_S14_AXIS_FIFO_DEPTH=32,C_S15_AXIS_FIFO_DEPTH=32,C_S00_AXIS_FIFO_MODE=0,C_S01_AXIS_FIFO_MODE=0,C_S02_AXIS_FIFO_MODE=0,C_S03_AXIS_FIFO_MODE=0,C_S04_AXIS_FIFO_MODE=0,C_S05_AXIS_FIFO_MODE=0,C_S06_AXIS_FIFO_MODE=0,C_S07_AXIS_FIFO_MODE=0,C_S08_AXIS_FIFO_MODE=0,C_S09_AXIS_FIFO_MODE=0,C_S10_AXIS_FIFO_MODE=0,C_S11_AXIS_FIFO_MODE=0,C_S12_AXIS_FIFO_MODE=0,C_S13_AXIS_FIFO_MODE=0,C_S14_AXIS_FIFO_MODE=0,C_S15_AXIS_FIFO_MODE=0,C_M00_AXIS_TDATA_WIDTH=64,C_M01_AXIS_TDATA_WIDTH=8,C_M02_AXIS_TDATA_WIDTH=8,C_M03_AXIS_TDATA_WIDTH=8,C_M04_AXIS_TDATA_WIDTH=8,C_M05_AXIS_TDATA_WIDTH=8,C_M06_AXIS_TDATA_WIDTH=8,C_M07_AXIS_TDATA_WIDTH=8,C_M08_AXIS_TDATA_WIDTH=8,C_M09_AXIS_TDATA_WIDTH=8,C_M10_AXIS_TDATA_WIDTH=8,C_M11_AXIS_TDATA_WIDTH=8,C_M12_AXIS_TDATA_WIDTH=8,C_M13_AXIS_TDATA_WIDTH=8,C_M14_AXIS_TDATA_WIDTH=8,C_M15_AXIS_TDATA_WIDTH=8,C_M00_AXIS_TUSER_WIDTH=8,C_M01_AXIS_TUSER_WIDTH=1,C_M02_AXIS_TUSER_WIDTH=1,C_M03_AXIS_TUSER_WIDTH=1,C_M04_AXIS_TUSER_WIDTH=1,C_M05_AXIS_TUSER_WIDTH=1,C_M06_AXIS_TUSER_WIDTH=1,C_M07_AXIS_TUSER_WIDTH=1,C_M08_AXIS_TUSER_WIDTH=1,C_M09_AXIS_TUSER_WIDTH=1,C_M10_AXIS_TUSER_WIDTH=1,C_M11_AXIS_TUSER_WIDTH=1,C_M12_AXIS_TUSER_WIDTH=1,C_M13_AXIS_TUSER_WIDTH=1,C_M14_AXIS_TUSER_WIDTH=1,C_M15_AXIS_TUSER_WIDTH=1,C_M00_AXIS_ACLK_RATIO=12,C_M01_AXIS_ACLK_RATIO=12,C_M02_AXIS_ACLK_RATIO=12,C_M03_AXIS_ACLK_RATIO=12,C_M04_AXIS_ACLK_RATIO=12,C_M05_AXIS_ACLK_RATIO=12,C_M06_AXIS_ACLK_RATIO=12,C_M07_AXIS_ACLK_RATIO=12,C_M08_AXIS_ACLK_RATIO=12,C_M09_AXIS_ACLK_RATIO=12,C_M10_AXIS_ACLK_RATIO=12,C_M11_AXIS_ACLK_RATIO=12,C_M12_AXIS_ACLK_RATIO=12,C_M13_AXIS_ACLK_RATIO=12,C_M14_AXIS_ACLK_RATIO=12,C_M15_AXIS_ACLK_RATIO=12,C_M00_AXIS_REG_CONFIG=0,C_M01_AXIS_REG_CONFIG=0,C_M02_AXIS_REG_CONFIG=0,C_M03_AXIS_REG_CONFIG=0,C_M04_AXIS_REG_CONFIG=0,C_M05_AXIS_REG_CONFIG=0,C_M06_AXIS_REG_CONFIG=0,C_M07_AXIS_REG_CONFIG=0,C_M08_AXIS_REG_CONFIG=0,C_M09_AXIS_REG_CONFIG=0,C_M10_AXIS_REG_CONFIG=0,C_M11_AXIS_REG_CONFIG=0,C_M12_AXIS_REG_CONFIG=0,C_M13_AXIS_REG_CONFIG=0,C_M14_AXIS_REG_CONFIG=0,C_M15_AXIS_REG_CONFIG=0,C_M00_AXIS_IS_ACLK_ASYNC=1,C_M01_AXIS_IS_ACLK_ASYNC=1,C_M02_AXIS_IS_ACLK_ASYNC=0,C_M03_AXIS_IS_ACLK_ASYNC=0,C_M04_AXIS_IS_ACLK_ASYNC=0,C_M05_AXIS_IS_ACLK_ASYNC=0,C_M06_AXIS_IS_ACLK_ASYNC=0,C_M07_AXIS_IS_ACLK_ASYNC=0,C_M08_AXIS_IS_ACLK_ASYNC=0,C_M09_AXIS_IS_ACLK_ASYNC=0,C_M10_AXIS_IS_ACLK_ASYNC=0,C_M11_AXIS_IS_ACLK_ASYNC=0,C_M12_AXIS_IS_ACLK_ASYNC=0,C_M13_AXIS_IS_ACLK_ASYNC=0,C_M14_AXIS_IS_ACLK_ASYNC=0,C_M15_AXIS_IS_ACLK_ASYNC=0,C_M00_AXIS_FIFO_DEPTH=2048,C_M01_AXIS_FIFO_DEPTH=8192,C_M02_AXIS_FIFO_DEPTH=32,C_M03_AXIS_FIFO_DEPTH=32,C_M04_AXIS_FIFO_DEPTH=32,C_M05_AXIS_FIFO_DEPTH=32,C_M06_AXIS_FIFO_DEPTH=32,C_M07_AXIS_FIFO_DEPTH=32,C_M08_AXIS_FIFO_DEPTH=32,C_M09_AXIS_FIFO_DEPTH=32,C_M10_AXIS_FIFO_DEPTH=32,C_M11_AXIS_FIFO_DEPTH=32,C_M12_AXIS_FIFO_DEPTH=32,C_M13_AXIS_FIFO_DEPTH=32,C_M14_AXIS_FIFO_DEPTH=32,C_M15_AXIS_FIFO_DEPTH=32,C_M00_AXIS_FIFO_MODE=1,C_M01_AXIS_FIFO_MODE=2,C_M02_AXIS_FIFO_MODE=0,C_M03_AXIS_FIFO_MODE=0,C_M04_AXIS_FIFO_MODE=0,C_M05_AXIS_FIFO_MODE=0,C_M06_AXIS_FIFO_MODE=0,C_M07_AXIS_FIFO_MODE=0,C_M08_AXIS_FIFO_MODE=0,C_M09_AXIS_FIFO_MODE=0,C_M10_AXIS_FIFO_MODE=0,C_M11_AXIS_FIFO_MODE=0,C_M12_AXIS_FIFO_MODE=0,C_M13_AXIS_FIFO_MODE=0,C_M14_AXIS_FIFO_MODE=0,C_M15_AXIS_FIFO_MODE=0}" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module axis_interconnect_1s2m
   (ACLK,
    ARESETN,
    S00_AXIS_ACLK,
    S00_AXIS_ARESETN,
    S00_AXIS_TVALID,
    S00_AXIS_TREADY,
    S00_AXIS_TDATA,
    S00_AXIS_TSTRB,
    S00_AXIS_TKEEP,
    S00_AXIS_TLAST,
    S00_AXIS_TID,
    S00_AXIS_TDEST,
    M00_AXIS_ACLK,
    M01_AXIS_ACLK,
    M00_AXIS_ARESETN,
    M01_AXIS_ARESETN,
    M00_AXIS_TVALID,
    M01_AXIS_TVALID,
    M00_AXIS_TREADY,
    M01_AXIS_TREADY,
    M00_AXIS_TDATA,
    M01_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M01_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M01_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M01_AXIS_TLAST,
    M00_AXIS_TID,
    M01_AXIS_TID,
    M00_AXIS_TDEST,
    M01_AXIS_TDEST,
    S00_DECODE_ERR,
    M00_FIFO_DATA_COUNT,
    M01_FIFO_DATA_COUNT);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_CLKIF CLK" *) input S00_AXIS_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_RSTIF RST" *) input S00_AXIS_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S00_AXIS TVALID" *) input S00_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S00_AXIS TREADY" *) output S00_AXIS_TREADY;
  input [63:0]S00_AXIS_TDATA;
  input [7:0]S00_AXIS_TSTRB;
  input [7:0]S00_AXIS_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S00_AXIS TLAST" *) input S00_AXIS_TLAST;
  input [0:0]S00_AXIS_TID;
  input [0:0]S00_AXIS_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M00_CLKIF CLK" *) input M00_AXIS_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M01_CLKIF CLK" *) input M01_AXIS_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 M00_RSTIF RST" *) input M00_AXIS_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 M01_RSTIF RST" *) input M01_AXIS_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TVALID" *) output M00_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M01_AXIS TVALID" *) output M01_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TREADY" *) input M00_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M01_AXIS TREADY" *) input M01_AXIS_TREADY;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M01_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output [0:0]M01_AXIS_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M00_AXIS TLAST" *) output M00_AXIS_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M01_AXIS TLAST" *) output M01_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M01_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [0:0]M01_AXIS_TDEST;
  output S00_DECODE_ERR;
  output [31:0]M00_FIFO_DATA_COUNT;
  output [31:0]M01_FIFO_DATA_COUNT;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire M00_AXIS_TVALID;
  wire [31:0]M00_FIFO_DATA_COUNT;
  wire M01_AXIS_ACLK;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire M01_AXIS_TVALID;
  wire [31:0]M01_FIFO_DATA_COUNT;
  wire S00_AXIS_ACLK;
  wire S00_AXIS_ARESETN;
  wire [63:0]S00_AXIS_TDATA;
  wire [0:0]S00_AXIS_TDEST;
  wire [0:0]S00_AXIS_TID;
  wire [7:0]S00_AXIS_TKEEP;
  wire S00_AXIS_TLAST;
  wire S00_AXIS_TREADY;
  wire [7:0]S00_AXIS_TSTRB;
  wire S00_AXIS_TVALID;
  wire S00_DECODE_ERR;
  wire NLW_inst_M00_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M00_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M01_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M01_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M02_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M02_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M02_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M02_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M03_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M03_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M03_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M03_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M04_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M04_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M04_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M04_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M05_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M05_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M05_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M05_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M06_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M06_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M06_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M06_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M07_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M07_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M07_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M07_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M08_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M08_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M08_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M08_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M09_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M09_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M09_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M09_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M10_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M10_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M10_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M10_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M11_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M11_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M11_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M11_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M12_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M12_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M12_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M12_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M13_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M13_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M13_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M13_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M14_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M14_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M14_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M14_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M15_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M15_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M15_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M15_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S00_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S00_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S01_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S01_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S01_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S01_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S02_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S02_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S02_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S02_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S03_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S03_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S03_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S03_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S04_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S04_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S04_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S04_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S05_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S05_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S05_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S05_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S06_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S06_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S06_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S06_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S07_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S07_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S07_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S07_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S08_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S08_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S08_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S08_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S09_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S09_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S09_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S09_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S10_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S10_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S10_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S10_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S11_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S11_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S11_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S11_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S12_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S12_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S12_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S12_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S13_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S13_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S13_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S13_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S14_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S14_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S14_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S14_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S15_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S15_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S15_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S15_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire [7:0]NLW_inst_M00_AXIS_TUSER_UNCONNECTED;
  wire [0:0]NLW_inst_M01_AXIS_TUSER_UNCONNECTED;
  wire [7:0]NLW_inst_M02_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M02_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M03_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M03_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M04_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M04_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M05_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M05_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M06_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M06_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M07_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M07_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M08_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M08_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M09_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M09_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M10_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M10_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M11_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M11_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M12_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M12_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M13_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M13_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M14_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M14_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M15_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M15_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S00_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S01_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S02_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S03_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S04_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S05_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S06_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S07_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S08_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S09_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S10_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S11_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S12_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S13_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S14_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S15_FIFO_DATA_COUNT_UNCONNECTED;

(* C_AXIS_TDATA_MAX_WIDTH = "64" *) 
   (* C_AXIS_TUSER_MAX_WIDTH = "8" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_M00_AXIS_ACLK_RATIO = "12" *) 
   (* C_M00_AXIS_BASETDEST = "0" *) 
   (* C_M00_AXIS_CONNECTIVITY = "16'b0000000000000001" *) 
   (* C_M00_AXIS_FIFO_DEPTH = "2048" *) 
   (* C_M00_AXIS_FIFO_MODE = "1" *) 
   (* C_M00_AXIS_HIGHTDEST = "0" *) 
   (* C_M00_AXIS_IS_ACLK_ASYNC = "1" *) 
   (* C_M00_AXIS_REG_CONFIG = "0" *) 
   (* C_M00_AXIS_TDATA_WIDTH = "64" *) 
   (* C_M00_AXIS_TUSER_WIDTH = "8" *) 
   (* C_M01_AXIS_ACLK_RATIO = "12" *) 
   (* C_M01_AXIS_BASETDEST = "1" *) 
   (* C_M01_AXIS_CONNECTIVITY = "16'b0000000000000001" *) 
   (* C_M01_AXIS_FIFO_DEPTH = "8192" *) 
   (* C_M01_AXIS_FIFO_MODE = "2" *) 
   (* C_M01_AXIS_HIGHTDEST = "1" *) 
   (* C_M01_AXIS_IS_ACLK_ASYNC = "1" *) 
   (* C_M01_AXIS_REG_CONFIG = "0" *) 
   (* C_M01_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M01_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M02_AXIS_ACLK_RATIO = "12" *) 
   (* C_M02_AXIS_BASETDEST = "2" *) 
   (* C_M02_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M02_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M02_AXIS_FIFO_MODE = "0" *) 
   (* C_M02_AXIS_HIGHTDEST = "2" *) 
   (* C_M02_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M02_AXIS_REG_CONFIG = "0" *) 
   (* C_M02_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M02_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M03_AXIS_ACLK_RATIO = "12" *) 
   (* C_M03_AXIS_BASETDEST = "3" *) 
   (* C_M03_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M03_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M03_AXIS_FIFO_MODE = "0" *) 
   (* C_M03_AXIS_HIGHTDEST = "3" *) 
   (* C_M03_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M03_AXIS_REG_CONFIG = "0" *) 
   (* C_M03_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M03_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M04_AXIS_ACLK_RATIO = "12" *) 
   (* C_M04_AXIS_BASETDEST = "4" *) 
   (* C_M04_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M04_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M04_AXIS_FIFO_MODE = "0" *) 
   (* C_M04_AXIS_HIGHTDEST = "4" *) 
   (* C_M04_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M04_AXIS_REG_CONFIG = "0" *) 
   (* C_M04_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M04_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M05_AXIS_ACLK_RATIO = "12" *) 
   (* C_M05_AXIS_BASETDEST = "5" *) 
   (* C_M05_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M05_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M05_AXIS_FIFO_MODE = "0" *) 
   (* C_M05_AXIS_HIGHTDEST = "5" *) 
   (* C_M05_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M05_AXIS_REG_CONFIG = "0" *) 
   (* C_M05_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M05_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M06_AXIS_ACLK_RATIO = "12" *) 
   (* C_M06_AXIS_BASETDEST = "6" *) 
   (* C_M06_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M06_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M06_AXIS_FIFO_MODE = "0" *) 
   (* C_M06_AXIS_HIGHTDEST = "6" *) 
   (* C_M06_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M06_AXIS_REG_CONFIG = "0" *) 
   (* C_M06_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M06_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M07_AXIS_ACLK_RATIO = "12" *) 
   (* C_M07_AXIS_BASETDEST = "7" *) 
   (* C_M07_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M07_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M07_AXIS_FIFO_MODE = "0" *) 
   (* C_M07_AXIS_HIGHTDEST = "7" *) 
   (* C_M07_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M07_AXIS_REG_CONFIG = "0" *) 
   (* C_M07_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M07_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M08_AXIS_ACLK_RATIO = "12" *) 
   (* C_M08_AXIS_BASETDEST = "8" *) 
   (* C_M08_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M08_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M08_AXIS_FIFO_MODE = "0" *) 
   (* C_M08_AXIS_HIGHTDEST = "8" *) 
   (* C_M08_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M08_AXIS_REG_CONFIG = "0" *) 
   (* C_M08_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M08_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M09_AXIS_ACLK_RATIO = "12" *) 
   (* C_M09_AXIS_BASETDEST = "9" *) 
   (* C_M09_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M09_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M09_AXIS_FIFO_MODE = "0" *) 
   (* C_M09_AXIS_HIGHTDEST = "9" *) 
   (* C_M09_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M09_AXIS_REG_CONFIG = "0" *) 
   (* C_M09_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M09_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M10_AXIS_ACLK_RATIO = "12" *) 
   (* C_M10_AXIS_BASETDEST = "10" *) 
   (* C_M10_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M10_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M10_AXIS_FIFO_MODE = "0" *) 
   (* C_M10_AXIS_HIGHTDEST = "10" *) 
   (* C_M10_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M10_AXIS_REG_CONFIG = "0" *) 
   (* C_M10_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M10_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M11_AXIS_ACLK_RATIO = "12" *) 
   (* C_M11_AXIS_BASETDEST = "11" *) 
   (* C_M11_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M11_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M11_AXIS_FIFO_MODE = "0" *) 
   (* C_M11_AXIS_HIGHTDEST = "11" *) 
   (* C_M11_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M11_AXIS_REG_CONFIG = "0" *) 
   (* C_M11_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M11_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M12_AXIS_ACLK_RATIO = "12" *) 
   (* C_M12_AXIS_BASETDEST = "12" *) 
   (* C_M12_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M12_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M12_AXIS_FIFO_MODE = "0" *) 
   (* C_M12_AXIS_HIGHTDEST = "12" *) 
   (* C_M12_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M12_AXIS_REG_CONFIG = "0" *) 
   (* C_M12_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M12_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M13_AXIS_ACLK_RATIO = "12" *) 
   (* C_M13_AXIS_BASETDEST = "13" *) 
   (* C_M13_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M13_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M13_AXIS_FIFO_MODE = "0" *) 
   (* C_M13_AXIS_HIGHTDEST = "13" *) 
   (* C_M13_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M13_AXIS_REG_CONFIG = "0" *) 
   (* C_M13_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M13_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M14_AXIS_ACLK_RATIO = "12" *) 
   (* C_M14_AXIS_BASETDEST = "14" *) 
   (* C_M14_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M14_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M14_AXIS_FIFO_MODE = "0" *) 
   (* C_M14_AXIS_HIGHTDEST = "14" *) 
   (* C_M14_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M14_AXIS_REG_CONFIG = "0" *) 
   (* C_M14_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M14_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M15_AXIS_ACLK_RATIO = "12" *) 
   (* C_M15_AXIS_BASETDEST = "15" *) 
   (* C_M15_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M15_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M15_AXIS_FIFO_MODE = "0" *) 
   (* C_M15_AXIS_HIGHTDEST = "15" *) 
   (* C_M15_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M15_AXIS_REG_CONFIG = "0" *) 
   (* C_M15_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M15_AXIS_TUSER_WIDTH = "1" *) 
   (* C_NUM_MI_SLOTS = "2" *) 
   (* C_NUM_SI_SLOTS = "1" *) 
   (* C_S00_AXIS_ACLK_RATIO = "12" *) 
   (* C_S00_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S00_AXIS_FIFO_MODE = "0" *) 
   (* C_S00_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S00_AXIS_REG_CONFIG = "0" *) 
   (* C_S00_AXIS_TDATA_WIDTH = "64" *) 
   (* C_S00_AXIS_TUSER_WIDTH = "8" *) 
   (* C_S01_AXIS_ACLK_RATIO = "12" *) 
   (* C_S01_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S01_AXIS_FIFO_MODE = "0" *) 
   (* C_S01_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S01_AXIS_REG_CONFIG = "0" *) 
   (* C_S01_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S01_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S02_AXIS_ACLK_RATIO = "12" *) 
   (* C_S02_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S02_AXIS_FIFO_MODE = "0" *) 
   (* C_S02_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S02_AXIS_REG_CONFIG = "0" *) 
   (* C_S02_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S02_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S03_AXIS_ACLK_RATIO = "12" *) 
   (* C_S03_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S03_AXIS_FIFO_MODE = "0" *) 
   (* C_S03_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S03_AXIS_REG_CONFIG = "0" *) 
   (* C_S03_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S03_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S04_AXIS_ACLK_RATIO = "12" *) 
   (* C_S04_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S04_AXIS_FIFO_MODE = "0" *) 
   (* C_S04_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S04_AXIS_REG_CONFIG = "0" *) 
   (* C_S04_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S04_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S05_AXIS_ACLK_RATIO = "12" *) 
   (* C_S05_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S05_AXIS_FIFO_MODE = "0" *) 
   (* C_S05_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S05_AXIS_REG_CONFIG = "0" *) 
   (* C_S05_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S05_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S06_AXIS_ACLK_RATIO = "12" *) 
   (* C_S06_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S06_AXIS_FIFO_MODE = "0" *) 
   (* C_S06_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S06_AXIS_REG_CONFIG = "0" *) 
   (* C_S06_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S06_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S07_AXIS_ACLK_RATIO = "12" *) 
   (* C_S07_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S07_AXIS_FIFO_MODE = "0" *) 
   (* C_S07_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S07_AXIS_REG_CONFIG = "0" *) 
   (* C_S07_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S07_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S08_AXIS_ACLK_RATIO = "12" *) 
   (* C_S08_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S08_AXIS_FIFO_MODE = "0" *) 
   (* C_S08_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S08_AXIS_REG_CONFIG = "0" *) 
   (* C_S08_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S08_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S09_AXIS_ACLK_RATIO = "12" *) 
   (* C_S09_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S09_AXIS_FIFO_MODE = "0" *) 
   (* C_S09_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S09_AXIS_REG_CONFIG = "0" *) 
   (* C_S09_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S09_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S10_AXIS_ACLK_RATIO = "12" *) 
   (* C_S10_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S10_AXIS_FIFO_MODE = "0" *) 
   (* C_S10_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S10_AXIS_REG_CONFIG = "0" *) 
   (* C_S10_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S10_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S11_AXIS_ACLK_RATIO = "12" *) 
   (* C_S11_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S11_AXIS_FIFO_MODE = "0" *) 
   (* C_S11_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S11_AXIS_REG_CONFIG = "0" *) 
   (* C_S11_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S11_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S12_AXIS_ACLK_RATIO = "12" *) 
   (* C_S12_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S12_AXIS_FIFO_MODE = "0" *) 
   (* C_S12_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S12_AXIS_REG_CONFIG = "0" *) 
   (* C_S12_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S12_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S13_AXIS_ACLK_RATIO = "12" *) 
   (* C_S13_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S13_AXIS_FIFO_MODE = "0" *) 
   (* C_S13_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S13_AXIS_REG_CONFIG = "0" *) 
   (* C_S13_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S13_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S14_AXIS_ACLK_RATIO = "12" *) 
   (* C_S14_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S14_AXIS_FIFO_MODE = "0" *) 
   (* C_S14_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S14_AXIS_REG_CONFIG = "0" *) 
   (* C_S14_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S14_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S15_AXIS_ACLK_RATIO = "12" *) 
   (* C_S15_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S15_AXIS_FIFO_MODE = "0" *) 
   (* C_S15_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S15_AXIS_REG_CONFIG = "0" *) 
   (* C_S15_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S15_AXIS_TUSER_WIDTH = "1" *) 
   (* C_SWITCH_ACLK_RATIO = "12" *) 
   (* C_SWITCH_MAX_XFERS_PER_ARB = "1" *) 
   (* C_SWITCH_MI_REG_CONFIG = "0" *) 
   (* C_SWITCH_MODE = "1" *) 
   (* C_SWITCH_NUM_CYCLES_TIMEOUT = "0" *) 
   (* C_SWITCH_SIGNAL_SET = "127" *) 
   (* C_SWITCH_SI_REG_CONFIG = "1" *) 
   (* C_SWITCH_TDATA_WIDTH = "64" *) 
   (* C_SWITCH_TDEST_WIDTH = "1" *) 
   (* C_SWITCH_TID_WIDTH = "1" *) 
   (* C_SWITCH_TUSER_WIDTH = "8" *) 
   (* C_SWITCH_USE_ACLKEN = "0" *) 
   (* C_SYNCHRONIZER_STAGE = "2" *) 
   (* P_M_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
   (* P_M_AXIS_BASETDEST_ARRAY = "16'b1010101010101010" *) 
   (* P_M_AXIS_CONNECTIVITY_ARRAY = "16'b0000000000000011" *) 
   (* P_M_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000001000000000000000000000000000000000100000000000" *) 
   (* P_M_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001" *) 
   (* P_M_AXIS_HIGHTDEST_ARRAY = "16'b1010101010101010" *) 
   (* P_M_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001" *) 
   (* P_M_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_M_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000000" *) 
   (* P_M_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000" *) 
   (* P_S_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
   (* P_S_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000" *) 
   (* P_S_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_S_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_S_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_S_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000000" *) 
   (* P_S_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000" *) 
   (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S00_AXIS TREADY" *) 
   axis_interconnect_1s2m_axis_interconnect_v1_1_axis_interconnect_16x16_top inst
       (.ACLK(ACLK),
        .ACLKEN(1'b1),
        .ARESETN(ARESETN),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ACLKEN(1'b1),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(NLW_inst_M00_AXIS_TUSER_UNCONNECTED[7:0]),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .M00_PACKER_ERR(NLW_inst_M00_PACKER_ERR_UNCONNECTED),
        .M00_SPARSE_TKEEP_REMOVED(NLW_inst_M00_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M01_AXIS_ACLK(M01_AXIS_ACLK),
        .M01_AXIS_ACLKEN(1'b1),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M01_AXIS_TUSER(NLW_inst_M01_AXIS_TUSER_UNCONNECTED[0]),
        .M01_AXIS_TVALID(M01_AXIS_TVALID),
        .M01_FIFO_DATA_COUNT(M01_FIFO_DATA_COUNT),
        .M01_PACKER_ERR(NLW_inst_M01_PACKER_ERR_UNCONNECTED),
        .M01_SPARSE_TKEEP_REMOVED(NLW_inst_M01_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M02_AXIS_ACLK(1'b1),
        .M02_AXIS_ACLKEN(1'b1),
        .M02_AXIS_ARESETN(1'b1),
        .M02_AXIS_TDATA(NLW_inst_M02_AXIS_TDATA_UNCONNECTED[7:0]),
        .M02_AXIS_TDEST(NLW_inst_M02_AXIS_TDEST_UNCONNECTED[0]),
        .M02_AXIS_TID(NLW_inst_M02_AXIS_TID_UNCONNECTED[0]),
        .M02_AXIS_TKEEP(NLW_inst_M02_AXIS_TKEEP_UNCONNECTED[0]),
        .M02_AXIS_TLAST(NLW_inst_M02_AXIS_TLAST_UNCONNECTED),
        .M02_AXIS_TREADY(1'b1),
        .M02_AXIS_TSTRB(NLW_inst_M02_AXIS_TSTRB_UNCONNECTED[0]),
        .M02_AXIS_TUSER(NLW_inst_M02_AXIS_TUSER_UNCONNECTED[0]),
        .M02_AXIS_TVALID(NLW_inst_M02_AXIS_TVALID_UNCONNECTED),
        .M02_FIFO_DATA_COUNT(NLW_inst_M02_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M02_PACKER_ERR(NLW_inst_M02_PACKER_ERR_UNCONNECTED),
        .M02_SPARSE_TKEEP_REMOVED(NLW_inst_M02_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M03_AXIS_ACLK(1'b1),
        .M03_AXIS_ACLKEN(1'b1),
        .M03_AXIS_ARESETN(1'b1),
        .M03_AXIS_TDATA(NLW_inst_M03_AXIS_TDATA_UNCONNECTED[7:0]),
        .M03_AXIS_TDEST(NLW_inst_M03_AXIS_TDEST_UNCONNECTED[0]),
        .M03_AXIS_TID(NLW_inst_M03_AXIS_TID_UNCONNECTED[0]),
        .M03_AXIS_TKEEP(NLW_inst_M03_AXIS_TKEEP_UNCONNECTED[0]),
        .M03_AXIS_TLAST(NLW_inst_M03_AXIS_TLAST_UNCONNECTED),
        .M03_AXIS_TREADY(1'b1),
        .M03_AXIS_TSTRB(NLW_inst_M03_AXIS_TSTRB_UNCONNECTED[0]),
        .M03_AXIS_TUSER(NLW_inst_M03_AXIS_TUSER_UNCONNECTED[0]),
        .M03_AXIS_TVALID(NLW_inst_M03_AXIS_TVALID_UNCONNECTED),
        .M03_FIFO_DATA_COUNT(NLW_inst_M03_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M03_PACKER_ERR(NLW_inst_M03_PACKER_ERR_UNCONNECTED),
        .M03_SPARSE_TKEEP_REMOVED(NLW_inst_M03_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M04_AXIS_ACLK(1'b1),
        .M04_AXIS_ACLKEN(1'b1),
        .M04_AXIS_ARESETN(1'b1),
        .M04_AXIS_TDATA(NLW_inst_M04_AXIS_TDATA_UNCONNECTED[7:0]),
        .M04_AXIS_TDEST(NLW_inst_M04_AXIS_TDEST_UNCONNECTED[0]),
        .M04_AXIS_TID(NLW_inst_M04_AXIS_TID_UNCONNECTED[0]),
        .M04_AXIS_TKEEP(NLW_inst_M04_AXIS_TKEEP_UNCONNECTED[0]),
        .M04_AXIS_TLAST(NLW_inst_M04_AXIS_TLAST_UNCONNECTED),
        .M04_AXIS_TREADY(1'b1),
        .M04_AXIS_TSTRB(NLW_inst_M04_AXIS_TSTRB_UNCONNECTED[0]),
        .M04_AXIS_TUSER(NLW_inst_M04_AXIS_TUSER_UNCONNECTED[0]),
        .M04_AXIS_TVALID(NLW_inst_M04_AXIS_TVALID_UNCONNECTED),
        .M04_FIFO_DATA_COUNT(NLW_inst_M04_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M04_PACKER_ERR(NLW_inst_M04_PACKER_ERR_UNCONNECTED),
        .M04_SPARSE_TKEEP_REMOVED(NLW_inst_M04_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M05_AXIS_ACLK(1'b1),
        .M05_AXIS_ACLKEN(1'b1),
        .M05_AXIS_ARESETN(1'b1),
        .M05_AXIS_TDATA(NLW_inst_M05_AXIS_TDATA_UNCONNECTED[7:0]),
        .M05_AXIS_TDEST(NLW_inst_M05_AXIS_TDEST_UNCONNECTED[0]),
        .M05_AXIS_TID(NLW_inst_M05_AXIS_TID_UNCONNECTED[0]),
        .M05_AXIS_TKEEP(NLW_inst_M05_AXIS_TKEEP_UNCONNECTED[0]),
        .M05_AXIS_TLAST(NLW_inst_M05_AXIS_TLAST_UNCONNECTED),
        .M05_AXIS_TREADY(1'b1),
        .M05_AXIS_TSTRB(NLW_inst_M05_AXIS_TSTRB_UNCONNECTED[0]),
        .M05_AXIS_TUSER(NLW_inst_M05_AXIS_TUSER_UNCONNECTED[0]),
        .M05_AXIS_TVALID(NLW_inst_M05_AXIS_TVALID_UNCONNECTED),
        .M05_FIFO_DATA_COUNT(NLW_inst_M05_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M05_PACKER_ERR(NLW_inst_M05_PACKER_ERR_UNCONNECTED),
        .M05_SPARSE_TKEEP_REMOVED(NLW_inst_M05_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M06_AXIS_ACLK(1'b1),
        .M06_AXIS_ACLKEN(1'b1),
        .M06_AXIS_ARESETN(1'b1),
        .M06_AXIS_TDATA(NLW_inst_M06_AXIS_TDATA_UNCONNECTED[7:0]),
        .M06_AXIS_TDEST(NLW_inst_M06_AXIS_TDEST_UNCONNECTED[0]),
        .M06_AXIS_TID(NLW_inst_M06_AXIS_TID_UNCONNECTED[0]),
        .M06_AXIS_TKEEP(NLW_inst_M06_AXIS_TKEEP_UNCONNECTED[0]),
        .M06_AXIS_TLAST(NLW_inst_M06_AXIS_TLAST_UNCONNECTED),
        .M06_AXIS_TREADY(1'b1),
        .M06_AXIS_TSTRB(NLW_inst_M06_AXIS_TSTRB_UNCONNECTED[0]),
        .M06_AXIS_TUSER(NLW_inst_M06_AXIS_TUSER_UNCONNECTED[0]),
        .M06_AXIS_TVALID(NLW_inst_M06_AXIS_TVALID_UNCONNECTED),
        .M06_FIFO_DATA_COUNT(NLW_inst_M06_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M06_PACKER_ERR(NLW_inst_M06_PACKER_ERR_UNCONNECTED),
        .M06_SPARSE_TKEEP_REMOVED(NLW_inst_M06_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M07_AXIS_ACLK(1'b1),
        .M07_AXIS_ACLKEN(1'b1),
        .M07_AXIS_ARESETN(1'b1),
        .M07_AXIS_TDATA(NLW_inst_M07_AXIS_TDATA_UNCONNECTED[7:0]),
        .M07_AXIS_TDEST(NLW_inst_M07_AXIS_TDEST_UNCONNECTED[0]),
        .M07_AXIS_TID(NLW_inst_M07_AXIS_TID_UNCONNECTED[0]),
        .M07_AXIS_TKEEP(NLW_inst_M07_AXIS_TKEEP_UNCONNECTED[0]),
        .M07_AXIS_TLAST(NLW_inst_M07_AXIS_TLAST_UNCONNECTED),
        .M07_AXIS_TREADY(1'b1),
        .M07_AXIS_TSTRB(NLW_inst_M07_AXIS_TSTRB_UNCONNECTED[0]),
        .M07_AXIS_TUSER(NLW_inst_M07_AXIS_TUSER_UNCONNECTED[0]),
        .M07_AXIS_TVALID(NLW_inst_M07_AXIS_TVALID_UNCONNECTED),
        .M07_FIFO_DATA_COUNT(NLW_inst_M07_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M07_PACKER_ERR(NLW_inst_M07_PACKER_ERR_UNCONNECTED),
        .M07_SPARSE_TKEEP_REMOVED(NLW_inst_M07_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M08_AXIS_ACLK(1'b1),
        .M08_AXIS_ACLKEN(1'b1),
        .M08_AXIS_ARESETN(1'b1),
        .M08_AXIS_TDATA(NLW_inst_M08_AXIS_TDATA_UNCONNECTED[7:0]),
        .M08_AXIS_TDEST(NLW_inst_M08_AXIS_TDEST_UNCONNECTED[0]),
        .M08_AXIS_TID(NLW_inst_M08_AXIS_TID_UNCONNECTED[0]),
        .M08_AXIS_TKEEP(NLW_inst_M08_AXIS_TKEEP_UNCONNECTED[0]),
        .M08_AXIS_TLAST(NLW_inst_M08_AXIS_TLAST_UNCONNECTED),
        .M08_AXIS_TREADY(1'b1),
        .M08_AXIS_TSTRB(NLW_inst_M08_AXIS_TSTRB_UNCONNECTED[0]),
        .M08_AXIS_TUSER(NLW_inst_M08_AXIS_TUSER_UNCONNECTED[0]),
        .M08_AXIS_TVALID(NLW_inst_M08_AXIS_TVALID_UNCONNECTED),
        .M08_FIFO_DATA_COUNT(NLW_inst_M08_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M08_PACKER_ERR(NLW_inst_M08_PACKER_ERR_UNCONNECTED),
        .M08_SPARSE_TKEEP_REMOVED(NLW_inst_M08_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M09_AXIS_ACLK(1'b1),
        .M09_AXIS_ACLKEN(1'b1),
        .M09_AXIS_ARESETN(1'b1),
        .M09_AXIS_TDATA(NLW_inst_M09_AXIS_TDATA_UNCONNECTED[7:0]),
        .M09_AXIS_TDEST(NLW_inst_M09_AXIS_TDEST_UNCONNECTED[0]),
        .M09_AXIS_TID(NLW_inst_M09_AXIS_TID_UNCONNECTED[0]),
        .M09_AXIS_TKEEP(NLW_inst_M09_AXIS_TKEEP_UNCONNECTED[0]),
        .M09_AXIS_TLAST(NLW_inst_M09_AXIS_TLAST_UNCONNECTED),
        .M09_AXIS_TREADY(1'b1),
        .M09_AXIS_TSTRB(NLW_inst_M09_AXIS_TSTRB_UNCONNECTED[0]),
        .M09_AXIS_TUSER(NLW_inst_M09_AXIS_TUSER_UNCONNECTED[0]),
        .M09_AXIS_TVALID(NLW_inst_M09_AXIS_TVALID_UNCONNECTED),
        .M09_FIFO_DATA_COUNT(NLW_inst_M09_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M09_PACKER_ERR(NLW_inst_M09_PACKER_ERR_UNCONNECTED),
        .M09_SPARSE_TKEEP_REMOVED(NLW_inst_M09_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M10_AXIS_ACLK(1'b1),
        .M10_AXIS_ACLKEN(1'b1),
        .M10_AXIS_ARESETN(1'b1),
        .M10_AXIS_TDATA(NLW_inst_M10_AXIS_TDATA_UNCONNECTED[7:0]),
        .M10_AXIS_TDEST(NLW_inst_M10_AXIS_TDEST_UNCONNECTED[0]),
        .M10_AXIS_TID(NLW_inst_M10_AXIS_TID_UNCONNECTED[0]),
        .M10_AXIS_TKEEP(NLW_inst_M10_AXIS_TKEEP_UNCONNECTED[0]),
        .M10_AXIS_TLAST(NLW_inst_M10_AXIS_TLAST_UNCONNECTED),
        .M10_AXIS_TREADY(1'b1),
        .M10_AXIS_TSTRB(NLW_inst_M10_AXIS_TSTRB_UNCONNECTED[0]),
        .M10_AXIS_TUSER(NLW_inst_M10_AXIS_TUSER_UNCONNECTED[0]),
        .M10_AXIS_TVALID(NLW_inst_M10_AXIS_TVALID_UNCONNECTED),
        .M10_FIFO_DATA_COUNT(NLW_inst_M10_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M10_PACKER_ERR(NLW_inst_M10_PACKER_ERR_UNCONNECTED),
        .M10_SPARSE_TKEEP_REMOVED(NLW_inst_M10_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M11_AXIS_ACLK(1'b1),
        .M11_AXIS_ACLKEN(1'b1),
        .M11_AXIS_ARESETN(1'b1),
        .M11_AXIS_TDATA(NLW_inst_M11_AXIS_TDATA_UNCONNECTED[7:0]),
        .M11_AXIS_TDEST(NLW_inst_M11_AXIS_TDEST_UNCONNECTED[0]),
        .M11_AXIS_TID(NLW_inst_M11_AXIS_TID_UNCONNECTED[0]),
        .M11_AXIS_TKEEP(NLW_inst_M11_AXIS_TKEEP_UNCONNECTED[0]),
        .M11_AXIS_TLAST(NLW_inst_M11_AXIS_TLAST_UNCONNECTED),
        .M11_AXIS_TREADY(1'b1),
        .M11_AXIS_TSTRB(NLW_inst_M11_AXIS_TSTRB_UNCONNECTED[0]),
        .M11_AXIS_TUSER(NLW_inst_M11_AXIS_TUSER_UNCONNECTED[0]),
        .M11_AXIS_TVALID(NLW_inst_M11_AXIS_TVALID_UNCONNECTED),
        .M11_FIFO_DATA_COUNT(NLW_inst_M11_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M11_PACKER_ERR(NLW_inst_M11_PACKER_ERR_UNCONNECTED),
        .M11_SPARSE_TKEEP_REMOVED(NLW_inst_M11_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M12_AXIS_ACLK(1'b1),
        .M12_AXIS_ACLKEN(1'b1),
        .M12_AXIS_ARESETN(1'b1),
        .M12_AXIS_TDATA(NLW_inst_M12_AXIS_TDATA_UNCONNECTED[7:0]),
        .M12_AXIS_TDEST(NLW_inst_M12_AXIS_TDEST_UNCONNECTED[0]),
        .M12_AXIS_TID(NLW_inst_M12_AXIS_TID_UNCONNECTED[0]),
        .M12_AXIS_TKEEP(NLW_inst_M12_AXIS_TKEEP_UNCONNECTED[0]),
        .M12_AXIS_TLAST(NLW_inst_M12_AXIS_TLAST_UNCONNECTED),
        .M12_AXIS_TREADY(1'b1),
        .M12_AXIS_TSTRB(NLW_inst_M12_AXIS_TSTRB_UNCONNECTED[0]),
        .M12_AXIS_TUSER(NLW_inst_M12_AXIS_TUSER_UNCONNECTED[0]),
        .M12_AXIS_TVALID(NLW_inst_M12_AXIS_TVALID_UNCONNECTED),
        .M12_FIFO_DATA_COUNT(NLW_inst_M12_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M12_PACKER_ERR(NLW_inst_M12_PACKER_ERR_UNCONNECTED),
        .M12_SPARSE_TKEEP_REMOVED(NLW_inst_M12_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M13_AXIS_ACLK(1'b1),
        .M13_AXIS_ACLKEN(1'b1),
        .M13_AXIS_ARESETN(1'b1),
        .M13_AXIS_TDATA(NLW_inst_M13_AXIS_TDATA_UNCONNECTED[7:0]),
        .M13_AXIS_TDEST(NLW_inst_M13_AXIS_TDEST_UNCONNECTED[0]),
        .M13_AXIS_TID(NLW_inst_M13_AXIS_TID_UNCONNECTED[0]),
        .M13_AXIS_TKEEP(NLW_inst_M13_AXIS_TKEEP_UNCONNECTED[0]),
        .M13_AXIS_TLAST(NLW_inst_M13_AXIS_TLAST_UNCONNECTED),
        .M13_AXIS_TREADY(1'b1),
        .M13_AXIS_TSTRB(NLW_inst_M13_AXIS_TSTRB_UNCONNECTED[0]),
        .M13_AXIS_TUSER(NLW_inst_M13_AXIS_TUSER_UNCONNECTED[0]),
        .M13_AXIS_TVALID(NLW_inst_M13_AXIS_TVALID_UNCONNECTED),
        .M13_FIFO_DATA_COUNT(NLW_inst_M13_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M13_PACKER_ERR(NLW_inst_M13_PACKER_ERR_UNCONNECTED),
        .M13_SPARSE_TKEEP_REMOVED(NLW_inst_M13_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M14_AXIS_ACLK(1'b1),
        .M14_AXIS_ACLKEN(1'b1),
        .M14_AXIS_ARESETN(1'b1),
        .M14_AXIS_TDATA(NLW_inst_M14_AXIS_TDATA_UNCONNECTED[7:0]),
        .M14_AXIS_TDEST(NLW_inst_M14_AXIS_TDEST_UNCONNECTED[0]),
        .M14_AXIS_TID(NLW_inst_M14_AXIS_TID_UNCONNECTED[0]),
        .M14_AXIS_TKEEP(NLW_inst_M14_AXIS_TKEEP_UNCONNECTED[0]),
        .M14_AXIS_TLAST(NLW_inst_M14_AXIS_TLAST_UNCONNECTED),
        .M14_AXIS_TREADY(1'b1),
        .M14_AXIS_TSTRB(NLW_inst_M14_AXIS_TSTRB_UNCONNECTED[0]),
        .M14_AXIS_TUSER(NLW_inst_M14_AXIS_TUSER_UNCONNECTED[0]),
        .M14_AXIS_TVALID(NLW_inst_M14_AXIS_TVALID_UNCONNECTED),
        .M14_FIFO_DATA_COUNT(NLW_inst_M14_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M14_PACKER_ERR(NLW_inst_M14_PACKER_ERR_UNCONNECTED),
        .M14_SPARSE_TKEEP_REMOVED(NLW_inst_M14_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M15_AXIS_ACLK(1'b1),
        .M15_AXIS_ACLKEN(1'b1),
        .M15_AXIS_ARESETN(1'b1),
        .M15_AXIS_TDATA(NLW_inst_M15_AXIS_TDATA_UNCONNECTED[7:0]),
        .M15_AXIS_TDEST(NLW_inst_M15_AXIS_TDEST_UNCONNECTED[0]),
        .M15_AXIS_TID(NLW_inst_M15_AXIS_TID_UNCONNECTED[0]),
        .M15_AXIS_TKEEP(NLW_inst_M15_AXIS_TKEEP_UNCONNECTED[0]),
        .M15_AXIS_TLAST(NLW_inst_M15_AXIS_TLAST_UNCONNECTED),
        .M15_AXIS_TREADY(1'b1),
        .M15_AXIS_TSTRB(NLW_inst_M15_AXIS_TSTRB_UNCONNECTED[0]),
        .M15_AXIS_TUSER(NLW_inst_M15_AXIS_TUSER_UNCONNECTED[0]),
        .M15_AXIS_TVALID(NLW_inst_M15_AXIS_TVALID_UNCONNECTED),
        .M15_FIFO_DATA_COUNT(NLW_inst_M15_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M15_PACKER_ERR(NLW_inst_M15_PACKER_ERR_UNCONNECTED),
        .M15_SPARSE_TKEEP_REMOVED(NLW_inst_M15_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S00_ARB_REQ_SUPPRESS(1'b0),
        .S00_AXIS_ACLK(S00_AXIS_ACLK),
        .S00_AXIS_ACLKEN(1'b1),
        .S00_AXIS_ARESETN(S00_AXIS_ARESETN),
        .S00_AXIS_TDATA(S00_AXIS_TDATA),
        .S00_AXIS_TDEST(S00_AXIS_TDEST),
        .S00_AXIS_TID(S00_AXIS_TID),
        .S00_AXIS_TKEEP(S00_AXIS_TKEEP),
        .S00_AXIS_TLAST(S00_AXIS_TLAST),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TSTRB(S00_AXIS_TSTRB),
        .S00_AXIS_TUSER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S00_DECODE_ERR(S00_DECODE_ERR),
        .S00_FIFO_DATA_COUNT(NLW_inst_S00_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S00_PACKER_ERR(NLW_inst_S00_PACKER_ERR_UNCONNECTED),
        .S00_SPARSE_TKEEP_REMOVED(NLW_inst_S00_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S01_ARB_REQ_SUPPRESS(1'b0),
        .S01_AXIS_ACLK(1'b1),
        .S01_AXIS_ACLKEN(1'b1),
        .S01_AXIS_ARESETN(1'b1),
        .S01_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S01_AXIS_TDEST(1'b0),
        .S01_AXIS_TID(1'b0),
        .S01_AXIS_TKEEP(1'b1),
        .S01_AXIS_TLAST(1'b1),
        .S01_AXIS_TREADY(NLW_inst_S01_AXIS_TREADY_UNCONNECTED),
        .S01_AXIS_TSTRB(1'b1),
        .S01_AXIS_TUSER(1'b0),
        .S01_AXIS_TVALID(1'b1),
        .S01_DECODE_ERR(NLW_inst_S01_DECODE_ERR_UNCONNECTED),
        .S01_FIFO_DATA_COUNT(NLW_inst_S01_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S01_PACKER_ERR(NLW_inst_S01_PACKER_ERR_UNCONNECTED),
        .S01_SPARSE_TKEEP_REMOVED(NLW_inst_S01_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S02_ARB_REQ_SUPPRESS(1'b0),
        .S02_AXIS_ACLK(1'b1),
        .S02_AXIS_ACLKEN(1'b1),
        .S02_AXIS_ARESETN(1'b1),
        .S02_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S02_AXIS_TDEST(1'b0),
        .S02_AXIS_TID(1'b0),
        .S02_AXIS_TKEEP(1'b1),
        .S02_AXIS_TLAST(1'b1),
        .S02_AXIS_TREADY(NLW_inst_S02_AXIS_TREADY_UNCONNECTED),
        .S02_AXIS_TSTRB(1'b1),
        .S02_AXIS_TUSER(1'b0),
        .S02_AXIS_TVALID(1'b1),
        .S02_DECODE_ERR(NLW_inst_S02_DECODE_ERR_UNCONNECTED),
        .S02_FIFO_DATA_COUNT(NLW_inst_S02_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S02_PACKER_ERR(NLW_inst_S02_PACKER_ERR_UNCONNECTED),
        .S02_SPARSE_TKEEP_REMOVED(NLW_inst_S02_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S03_ARB_REQ_SUPPRESS(1'b0),
        .S03_AXIS_ACLK(1'b1),
        .S03_AXIS_ACLKEN(1'b1),
        .S03_AXIS_ARESETN(1'b1),
        .S03_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S03_AXIS_TDEST(1'b0),
        .S03_AXIS_TID(1'b0),
        .S03_AXIS_TKEEP(1'b1),
        .S03_AXIS_TLAST(1'b1),
        .S03_AXIS_TREADY(NLW_inst_S03_AXIS_TREADY_UNCONNECTED),
        .S03_AXIS_TSTRB(1'b1),
        .S03_AXIS_TUSER(1'b0),
        .S03_AXIS_TVALID(1'b1),
        .S03_DECODE_ERR(NLW_inst_S03_DECODE_ERR_UNCONNECTED),
        .S03_FIFO_DATA_COUNT(NLW_inst_S03_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S03_PACKER_ERR(NLW_inst_S03_PACKER_ERR_UNCONNECTED),
        .S03_SPARSE_TKEEP_REMOVED(NLW_inst_S03_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S04_ARB_REQ_SUPPRESS(1'b0),
        .S04_AXIS_ACLK(1'b1),
        .S04_AXIS_ACLKEN(1'b1),
        .S04_AXIS_ARESETN(1'b1),
        .S04_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S04_AXIS_TDEST(1'b0),
        .S04_AXIS_TID(1'b0),
        .S04_AXIS_TKEEP(1'b1),
        .S04_AXIS_TLAST(1'b1),
        .S04_AXIS_TREADY(NLW_inst_S04_AXIS_TREADY_UNCONNECTED),
        .S04_AXIS_TSTRB(1'b1),
        .S04_AXIS_TUSER(1'b0),
        .S04_AXIS_TVALID(1'b1),
        .S04_DECODE_ERR(NLW_inst_S04_DECODE_ERR_UNCONNECTED),
        .S04_FIFO_DATA_COUNT(NLW_inst_S04_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S04_PACKER_ERR(NLW_inst_S04_PACKER_ERR_UNCONNECTED),
        .S04_SPARSE_TKEEP_REMOVED(NLW_inst_S04_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S05_ARB_REQ_SUPPRESS(1'b0),
        .S05_AXIS_ACLK(1'b1),
        .S05_AXIS_ACLKEN(1'b1),
        .S05_AXIS_ARESETN(1'b1),
        .S05_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S05_AXIS_TDEST(1'b0),
        .S05_AXIS_TID(1'b0),
        .S05_AXIS_TKEEP(1'b1),
        .S05_AXIS_TLAST(1'b1),
        .S05_AXIS_TREADY(NLW_inst_S05_AXIS_TREADY_UNCONNECTED),
        .S05_AXIS_TSTRB(1'b1),
        .S05_AXIS_TUSER(1'b0),
        .S05_AXIS_TVALID(1'b1),
        .S05_DECODE_ERR(NLW_inst_S05_DECODE_ERR_UNCONNECTED),
        .S05_FIFO_DATA_COUNT(NLW_inst_S05_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S05_PACKER_ERR(NLW_inst_S05_PACKER_ERR_UNCONNECTED),
        .S05_SPARSE_TKEEP_REMOVED(NLW_inst_S05_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S06_ARB_REQ_SUPPRESS(1'b0),
        .S06_AXIS_ACLK(1'b1),
        .S06_AXIS_ACLKEN(1'b1),
        .S06_AXIS_ARESETN(1'b1),
        .S06_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S06_AXIS_TDEST(1'b0),
        .S06_AXIS_TID(1'b0),
        .S06_AXIS_TKEEP(1'b1),
        .S06_AXIS_TLAST(1'b1),
        .S06_AXIS_TREADY(NLW_inst_S06_AXIS_TREADY_UNCONNECTED),
        .S06_AXIS_TSTRB(1'b1),
        .S06_AXIS_TUSER(1'b0),
        .S06_AXIS_TVALID(1'b1),
        .S06_DECODE_ERR(NLW_inst_S06_DECODE_ERR_UNCONNECTED),
        .S06_FIFO_DATA_COUNT(NLW_inst_S06_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S06_PACKER_ERR(NLW_inst_S06_PACKER_ERR_UNCONNECTED),
        .S06_SPARSE_TKEEP_REMOVED(NLW_inst_S06_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S07_ARB_REQ_SUPPRESS(1'b0),
        .S07_AXIS_ACLK(1'b1),
        .S07_AXIS_ACLKEN(1'b1),
        .S07_AXIS_ARESETN(1'b1),
        .S07_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S07_AXIS_TDEST(1'b0),
        .S07_AXIS_TID(1'b0),
        .S07_AXIS_TKEEP(1'b1),
        .S07_AXIS_TLAST(1'b1),
        .S07_AXIS_TREADY(NLW_inst_S07_AXIS_TREADY_UNCONNECTED),
        .S07_AXIS_TSTRB(1'b1),
        .S07_AXIS_TUSER(1'b0),
        .S07_AXIS_TVALID(1'b1),
        .S07_DECODE_ERR(NLW_inst_S07_DECODE_ERR_UNCONNECTED),
        .S07_FIFO_DATA_COUNT(NLW_inst_S07_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S07_PACKER_ERR(NLW_inst_S07_PACKER_ERR_UNCONNECTED),
        .S07_SPARSE_TKEEP_REMOVED(NLW_inst_S07_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S08_ARB_REQ_SUPPRESS(1'b0),
        .S08_AXIS_ACLK(1'b1),
        .S08_AXIS_ACLKEN(1'b1),
        .S08_AXIS_ARESETN(1'b1),
        .S08_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S08_AXIS_TDEST(1'b0),
        .S08_AXIS_TID(1'b0),
        .S08_AXIS_TKEEP(1'b1),
        .S08_AXIS_TLAST(1'b1),
        .S08_AXIS_TREADY(NLW_inst_S08_AXIS_TREADY_UNCONNECTED),
        .S08_AXIS_TSTRB(1'b1),
        .S08_AXIS_TUSER(1'b0),
        .S08_AXIS_TVALID(1'b1),
        .S08_DECODE_ERR(NLW_inst_S08_DECODE_ERR_UNCONNECTED),
        .S08_FIFO_DATA_COUNT(NLW_inst_S08_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S08_PACKER_ERR(NLW_inst_S08_PACKER_ERR_UNCONNECTED),
        .S08_SPARSE_TKEEP_REMOVED(NLW_inst_S08_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S09_ARB_REQ_SUPPRESS(1'b0),
        .S09_AXIS_ACLK(1'b1),
        .S09_AXIS_ACLKEN(1'b1),
        .S09_AXIS_ARESETN(1'b1),
        .S09_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S09_AXIS_TDEST(1'b0),
        .S09_AXIS_TID(1'b0),
        .S09_AXIS_TKEEP(1'b1),
        .S09_AXIS_TLAST(1'b1),
        .S09_AXIS_TREADY(NLW_inst_S09_AXIS_TREADY_UNCONNECTED),
        .S09_AXIS_TSTRB(1'b1),
        .S09_AXIS_TUSER(1'b0),
        .S09_AXIS_TVALID(1'b1),
        .S09_DECODE_ERR(NLW_inst_S09_DECODE_ERR_UNCONNECTED),
        .S09_FIFO_DATA_COUNT(NLW_inst_S09_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S09_PACKER_ERR(NLW_inst_S09_PACKER_ERR_UNCONNECTED),
        .S09_SPARSE_TKEEP_REMOVED(NLW_inst_S09_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S10_ARB_REQ_SUPPRESS(1'b0),
        .S10_AXIS_ACLK(1'b1),
        .S10_AXIS_ACLKEN(1'b1),
        .S10_AXIS_ARESETN(1'b1),
        .S10_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXIS_TDEST(1'b0),
        .S10_AXIS_TID(1'b0),
        .S10_AXIS_TKEEP(1'b1),
        .S10_AXIS_TLAST(1'b1),
        .S10_AXIS_TREADY(NLW_inst_S10_AXIS_TREADY_UNCONNECTED),
        .S10_AXIS_TSTRB(1'b1),
        .S10_AXIS_TUSER(1'b0),
        .S10_AXIS_TVALID(1'b1),
        .S10_DECODE_ERR(NLW_inst_S10_DECODE_ERR_UNCONNECTED),
        .S10_FIFO_DATA_COUNT(NLW_inst_S10_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S10_PACKER_ERR(NLW_inst_S10_PACKER_ERR_UNCONNECTED),
        .S10_SPARSE_TKEEP_REMOVED(NLW_inst_S10_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S11_ARB_REQ_SUPPRESS(1'b0),
        .S11_AXIS_ACLK(1'b1),
        .S11_AXIS_ACLKEN(1'b1),
        .S11_AXIS_ARESETN(1'b1),
        .S11_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXIS_TDEST(1'b0),
        .S11_AXIS_TID(1'b0),
        .S11_AXIS_TKEEP(1'b1),
        .S11_AXIS_TLAST(1'b1),
        .S11_AXIS_TREADY(NLW_inst_S11_AXIS_TREADY_UNCONNECTED),
        .S11_AXIS_TSTRB(1'b1),
        .S11_AXIS_TUSER(1'b0),
        .S11_AXIS_TVALID(1'b1),
        .S11_DECODE_ERR(NLW_inst_S11_DECODE_ERR_UNCONNECTED),
        .S11_FIFO_DATA_COUNT(NLW_inst_S11_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S11_PACKER_ERR(NLW_inst_S11_PACKER_ERR_UNCONNECTED),
        .S11_SPARSE_TKEEP_REMOVED(NLW_inst_S11_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S12_ARB_REQ_SUPPRESS(1'b0),
        .S12_AXIS_ACLK(1'b1),
        .S12_AXIS_ACLKEN(1'b1),
        .S12_AXIS_ARESETN(1'b1),
        .S12_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXIS_TDEST(1'b0),
        .S12_AXIS_TID(1'b0),
        .S12_AXIS_TKEEP(1'b1),
        .S12_AXIS_TLAST(1'b1),
        .S12_AXIS_TREADY(NLW_inst_S12_AXIS_TREADY_UNCONNECTED),
        .S12_AXIS_TSTRB(1'b1),
        .S12_AXIS_TUSER(1'b0),
        .S12_AXIS_TVALID(1'b1),
        .S12_DECODE_ERR(NLW_inst_S12_DECODE_ERR_UNCONNECTED),
        .S12_FIFO_DATA_COUNT(NLW_inst_S12_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S12_PACKER_ERR(NLW_inst_S12_PACKER_ERR_UNCONNECTED),
        .S12_SPARSE_TKEEP_REMOVED(NLW_inst_S12_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S13_ARB_REQ_SUPPRESS(1'b0),
        .S13_AXIS_ACLK(1'b1),
        .S13_AXIS_ACLKEN(1'b1),
        .S13_AXIS_ARESETN(1'b1),
        .S13_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXIS_TDEST(1'b0),
        .S13_AXIS_TID(1'b0),
        .S13_AXIS_TKEEP(1'b1),
        .S13_AXIS_TLAST(1'b1),
        .S13_AXIS_TREADY(NLW_inst_S13_AXIS_TREADY_UNCONNECTED),
        .S13_AXIS_TSTRB(1'b1),
        .S13_AXIS_TUSER(1'b0),
        .S13_AXIS_TVALID(1'b1),
        .S13_DECODE_ERR(NLW_inst_S13_DECODE_ERR_UNCONNECTED),
        .S13_FIFO_DATA_COUNT(NLW_inst_S13_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S13_PACKER_ERR(NLW_inst_S13_PACKER_ERR_UNCONNECTED),
        .S13_SPARSE_TKEEP_REMOVED(NLW_inst_S13_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S14_ARB_REQ_SUPPRESS(1'b0),
        .S14_AXIS_ACLK(1'b1),
        .S14_AXIS_ACLKEN(1'b1),
        .S14_AXIS_ARESETN(1'b1),
        .S14_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXIS_TDEST(1'b0),
        .S14_AXIS_TID(1'b0),
        .S14_AXIS_TKEEP(1'b1),
        .S14_AXIS_TLAST(1'b1),
        .S14_AXIS_TREADY(NLW_inst_S14_AXIS_TREADY_UNCONNECTED),
        .S14_AXIS_TSTRB(1'b1),
        .S14_AXIS_TUSER(1'b0),
        .S14_AXIS_TVALID(1'b1),
        .S14_DECODE_ERR(NLW_inst_S14_DECODE_ERR_UNCONNECTED),
        .S14_FIFO_DATA_COUNT(NLW_inst_S14_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S14_PACKER_ERR(NLW_inst_S14_PACKER_ERR_UNCONNECTED),
        .S14_SPARSE_TKEEP_REMOVED(NLW_inst_S14_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S15_ARB_REQ_SUPPRESS(1'b0),
        .S15_AXIS_ACLK(1'b1),
        .S15_AXIS_ACLKEN(1'b1),
        .S15_AXIS_ARESETN(1'b1),
        .S15_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXIS_TDEST(1'b0),
        .S15_AXIS_TID(1'b0),
        .S15_AXIS_TKEEP(1'b1),
        .S15_AXIS_TLAST(1'b1),
        .S15_AXIS_TREADY(NLW_inst_S15_AXIS_TREADY_UNCONNECTED),
        .S15_AXIS_TSTRB(1'b1),
        .S15_AXIS_TUSER(1'b0),
        .S15_AXIS_TVALID(1'b1),
        .S15_DECODE_ERR(NLW_inst_S15_DECODE_ERR_UNCONNECTED),
        .S15_FIFO_DATA_COUNT(NLW_inst_S15_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S15_PACKER_ERR(NLW_inst_S15_PACKER_ERR_UNCONNECTED),
        .S15_SPARSE_TKEEP_REMOVED(NLW_inst_S15_SPARSE_TKEEP_REMOVED_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_clock_converter" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_clock_converter
   (int_tready_0,
    int_tvalid,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    int_tlast,
    m_axis_tid,
    m_axis_tdest,
    M_AXIS_ACLK,
    ACLK,
    int_tvalid_8,
    I1,
    I2,
    I3,
    int_tlast_4,
    I4,
    I5,
    m_axis_tuser,
    int_tready,
    ARESETN,
    M01_AXIS_ARESETN);
  output int_tready_0;
  output int_tvalid;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output int_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input int_tvalid_8;
  input [63:0]I1;
  input [7:0]I2;
  input [7:0]I3;
  input int_tlast_4;
  input [0:0]I4;
  input [0:0]I5;
  input [7:0]m_axis_tuser;
  input int_tready;
  input ARESETN;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire [63:0]I1;
  wire [7:0]I2;
  wire [7:0]I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire M01_AXIS_ARESETN;
  wire [0:0]M_AXIS_ACLK;
  wire int_tlast;
  wire int_tlast_4;
  wire int_tready;
  wire int_tready_0;
  wire int_tvalid;
  wire int_tvalid_8;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire [7:0]m_axis_tstrb;
  wire [7:0]m_axis_tuser;

axis_interconnect_1s2m_axis_interconnect_v1_1_axis_data_fifo__parameterized0 \gen_fifo_gen_ck_conv.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .int_tlast(int_tlast),
        .int_tlast_4(int_tlast_4),
        .int_tready(int_tready),
        .int_tready_0(int_tready_0),
        .int_tvalid(int_tvalid),
        .int_tvalid_8(int_tvalid_8),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(m_axis_tuser));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_data_fifo
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire \n_609_gen_fifo_generator.fifo_generator_inst ;
  wire \n_610_gen_fifo_generator.fifo_generator_inst ;
  wire \n_611_gen_fifo_generator.fifo_generator_inst ;
  wire \n_612_gen_fifo_generator.fifo_generator_inst ;
  wire \n_613_gen_fifo_generator.fifo_generator_inst ;
  wire \n_614_gen_fifo_generator.fifo_generator_inst ;
  wire \n_615_gen_fifo_generator.fifo_generator_inst ;
  wire \n_616_gen_fifo_generator.fifo_generator_inst ;
  wire \n_617_gen_fifo_generator.fifo_generator_inst ;
  wire \n_618_gen_fifo_generator.fifo_generator_inst ;
  wire \n_619_gen_fifo_generator.fifo_generator_inst ;
  wire \n_620_gen_fifo_generator.fifo_generator_inst ;
  wire p_23_out;
(* RTL_KEEP = "true" *)   wire s_and_m_aresetn_i;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_almost_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_bready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_rready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wlast_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_arready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_awready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rlast_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_wready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_valid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_wr_ack_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_wr_rst_busy_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_wr_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_wr_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_wr_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_wr_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_wr_data_count_UNCONNECTED ;
  wire [11:0]\NLW_gen_fifo_generator.fifo_generator_inst_axis_data_count_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_data_count_UNCONNECTED ;
  wire [17:0]\NLW_gen_fifo_generator.fifo_generator_inst_dout_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_araddr_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arburst_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arcache_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlen_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlock_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arprot_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arqos_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arregion_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arsize_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_aruser_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awaddr_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awburst_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awcache_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlen_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlock_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awprot_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awqos_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awregion_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awsize_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awuser_UNCONNECTED ;
  wire [63:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wuser_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_rd_data_count_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bid_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bresp_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_buser_UNCONNECTED ;
  wire [63:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rid_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rresp_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_ruser_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_wr_data_count_UNCONNECTED ;

(* C_ADD_NGC_CONSTRAINT = "0" *) 
   (* C_APPLICATION_TYPE_AXIS = "0" *) 
   (* C_APPLICATION_TYPE_RACH = "0" *) 
   (* C_APPLICATION_TYPE_RDCH = "0" *) 
   (* C_APPLICATION_TYPE_WACH = "0" *) 
   (* C_APPLICATION_TYPE_WDCH = "0" *) 
   (* C_APPLICATION_TYPE_WRCH = "0" *) 
   (* C_AXIS_TDATA_WIDTH = "64" *) 
   (* C_AXIS_TDEST_WIDTH = "1" *) 
   (* C_AXIS_TID_WIDTH = "1" *) 
   (* C_AXIS_TKEEP_WIDTH = "8" *) 
   (* C_AXIS_TSTRB_WIDTH = "8" *) 
   (* C_AXIS_TUSER_WIDTH = "8" *) 
   (* C_AXIS_TYPE = "0" *) 
   (* C_AXI_ADDR_WIDTH = "32" *) 
   (* C_AXI_ARUSER_WIDTH = "1" *) 
   (* C_AXI_AWUSER_WIDTH = "1" *) 
   (* C_AXI_BUSER_WIDTH = "1" *) 
   (* C_AXI_DATA_WIDTH = "64" *) 
   (* C_AXI_ID_WIDTH = "4" *) 
   (* C_AXI_LEN_WIDTH = "8" *) 
   (* C_AXI_LOCK_WIDTH = "2" *) 
   (* C_AXI_RUSER_WIDTH = "1" *) 
   (* C_AXI_TYPE = "0" *) 
   (* C_AXI_WUSER_WIDTH = "1" *) 
   (* C_COMMON_CLOCK = "0" *) 
   (* C_COUNT_TYPE = "0" *) 
   (* C_DATA_COUNT_WIDTH = "10" *) 
   (* C_DEFAULT_VALUE = "BlankString" *) 
   (* C_DIN_WIDTH = "18" *) 
   (* C_DIN_WIDTH_AXIS = "83" *) 
   (* C_DIN_WIDTH_RACH = "32" *) 
   (* C_DIN_WIDTH_RDCH = "64" *) 
   (* C_DIN_WIDTH_WACH = "32" *) 
   (* C_DIN_WIDTH_WDCH = "64" *) 
   (* C_DIN_WIDTH_WRCH = "2" *) 
   (* C_DOUT_RST_VAL = "0" *) 
   (* C_DOUT_WIDTH = "18" *) 
   (* C_ENABLE_RLOCS = "0" *) 
   (* C_ENABLE_RST_SYNC = "1" *) 
   (* C_ERROR_INJECTION_TYPE = "0" *) 
   (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
   (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_FULL_FLAGS_RST_VAL = "1" *) 
   (* C_HAS_ALMOST_EMPTY = "0" *) 
   (* C_HAS_ALMOST_FULL = "0" *) 
   (* C_HAS_AXIS_TDATA = "1" *) 
   (* C_HAS_AXIS_TDEST = "1" *) 
   (* C_HAS_AXIS_TID = "1" *) 
   (* C_HAS_AXIS_TKEEP = "1" *) 
   (* C_HAS_AXIS_TLAST = "1" *) 
   (* C_HAS_AXIS_TREADY = "1" *) 
   (* C_HAS_AXIS_TSTRB = "1" *) 
   (* C_HAS_AXIS_TUSER = "0" *) 
   (* C_HAS_AXI_ARUSER = "0" *) 
   (* C_HAS_AXI_AWUSER = "0" *) 
   (* C_HAS_AXI_BUSER = "0" *) 
   (* C_HAS_AXI_ID = "0" *) 
   (* C_HAS_AXI_RD_CHANNEL = "0" *) 
   (* C_HAS_AXI_RUSER = "0" *) 
   (* C_HAS_AXI_WR_CHANNEL = "0" *) 
   (* C_HAS_AXI_WUSER = "0" *) 
   (* C_HAS_BACKUP = "0" *) 
   (* C_HAS_DATA_COUNT = "0" *) 
   (* C_HAS_DATA_COUNTS_AXIS = "1" *) 
   (* C_HAS_DATA_COUNTS_RACH = "0" *) 
   (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
   (* C_HAS_DATA_COUNTS_WACH = "0" *) 
   (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
   (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
   (* C_HAS_INT_CLK = "0" *) 
   (* C_HAS_MASTER_CE = "0" *) 
   (* C_HAS_MEMINIT_FILE = "0" *) 
   (* C_HAS_OVERFLOW = "0" *) 
   (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
   (* C_HAS_PROG_FLAGS_RACH = "0" *) 
   (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
   (* C_HAS_PROG_FLAGS_WACH = "0" *) 
   (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
   (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
   (* C_HAS_RD_DATA_COUNT = "0" *) 
   (* C_HAS_RD_RST = "0" *) 
   (* C_HAS_RST = "1" *) 
   (* C_HAS_SLAVE_CE = "0" *) 
   (* C_HAS_SRST = "0" *) 
   (* C_HAS_UNDERFLOW = "0" *) 
   (* C_HAS_VALID = "0" *) 
   (* C_HAS_WR_ACK = "0" *) 
   (* C_HAS_WR_DATA_COUNT = "0" *) 
   (* C_HAS_WR_RST = "0" *) 
   (* C_IMPLEMENTATION_TYPE = "0" *) 
   (* C_IMPLEMENTATION_TYPE_AXIS = "11" *) 
   (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
   (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
   (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
   (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
   (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
   (* C_INIT_WR_PNTR_VAL = "0" *) 
   (* C_INTERFACE_TYPE = "1" *) 
   (* C_MEMORY_TYPE = "1" *) 
   (* C_MIF_FILE_NAME = "BlankString" *) 
   (* C_MSGON_VAL = "0" *) 
   (* C_OPTIMIZATION_MODE = "0" *) 
   (* C_OVERFLOW_LOW = "0" *) 
   (* C_POWER_SAVING_MODE = "0" *) 
   (* C_PRELOAD_LATENCY = "1" *) 
   (* C_PRELOAD_REGS = "0" *) 
   (* C_PRIM_FIFO_TYPE = "4kx4" *) 
   (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "2046" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
   (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
   (* C_PROG_EMPTY_TYPE = "0" *) 
   (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
   (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
   (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "2047" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
   (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
   (* C_PROG_FULL_TYPE = "0" *) 
   (* C_PROG_FULL_TYPE_AXIS = "0" *) 
   (* C_PROG_FULL_TYPE_RACH = "0" *) 
   (* C_PROG_FULL_TYPE_RDCH = "0" *) 
   (* C_PROG_FULL_TYPE_WACH = "0" *) 
   (* C_PROG_FULL_TYPE_WDCH = "0" *) 
   (* C_PROG_FULL_TYPE_WRCH = "0" *) 
   (* C_RACH_TYPE = "0" *) 
   (* C_RDCH_TYPE = "0" *) 
   (* C_RD_DATA_COUNT_WIDTH = "10" *) 
   (* C_RD_DEPTH = "1024" *) 
   (* C_RD_FREQ = "1" *) 
   (* C_RD_PNTR_WIDTH = "10" *) 
   (* C_REG_SLICE_MODE_AXIS = "0" *) 
   (* C_REG_SLICE_MODE_RACH = "0" *) 
   (* C_REG_SLICE_MODE_RDCH = "0" *) 
   (* C_REG_SLICE_MODE_WACH = "0" *) 
   (* C_REG_SLICE_MODE_WDCH = "0" *) 
   (* C_REG_SLICE_MODE_WRCH = "0" *) 
   (* C_SYNCHRONIZER_STAGE = "2" *) 
   (* C_UNDERFLOW_LOW = "0" *) 
   (* C_USE_COMMON_OVERFLOW = "0" *) 
   (* C_USE_COMMON_UNDERFLOW = "0" *) 
   (* C_USE_DEFAULT_SETTINGS = "0" *) 
   (* C_USE_DOUT_RST = "1" *) 
   (* C_USE_ECC = "0" *) 
   (* C_USE_ECC_AXIS = "0" *) 
   (* C_USE_ECC_RACH = "0" *) 
   (* C_USE_ECC_RDCH = "0" *) 
   (* C_USE_ECC_WACH = "0" *) 
   (* C_USE_ECC_WDCH = "0" *) 
   (* C_USE_ECC_WRCH = "0" *) 
   (* C_USE_EMBEDDED_REG = "0" *) 
   (* C_USE_FIFO16_FLAGS = "0" *) 
   (* C_USE_FWFT_DATA_COUNT = "0" *) 
   (* C_USE_PIPELINE_REG = "0" *) 
   (* C_VALID_LOW = "0" *) 
   (* C_WACH_TYPE = "0" *) 
   (* C_WDCH_TYPE = "0" *) 
   (* C_WRCH_TYPE = "0" *) 
   (* C_WR_ACK_LOW = "0" *) 
   (* C_WR_DATA_COUNT_WIDTH = "10" *) 
   (* C_WR_DEPTH = "1024" *) 
   (* C_WR_DEPTH_AXIS = "2048" *) 
   (* C_WR_DEPTH_RACH = "16" *) 
   (* C_WR_DEPTH_RDCH = "1024" *) 
   (* C_WR_DEPTH_WACH = "16" *) 
   (* C_WR_DEPTH_WDCH = "1024" *) 
   (* C_WR_DEPTH_WRCH = "16" *) 
   (* C_WR_FREQ = "1" *) 
   (* C_WR_PNTR_WIDTH = "10" *) 
   (* C_WR_PNTR_WIDTH_AXIS = "11" *) 
   (* C_WR_PNTR_WIDTH_RACH = "4" *) 
   (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
   (* C_WR_PNTR_WIDTH_WACH = "4" *) 
   (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
   (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
   (* C_WR_RESPONSE_LATENCY = "1" *) 
   (* DONT_TOUCH *) 
   (* xilinx_generatecore = "1" *) 
   axis_interconnect_1s2m_fifo_generator_v12_0 \gen_fifo_generator.fifo_generator_inst 
       (.almost_empty(\NLW_gen_fifo_generator.fifo_generator_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_fifo_generator.fifo_generator_inst_almost_full_UNCONNECTED ),
        .axi_ar_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_data_count_UNCONNECTED [4:0]),
        .axi_ar_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_dbiterr_UNCONNECTED ),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_overflow_UNCONNECTED ),
        .axi_ar_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_empty_UNCONNECTED ),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_full_UNCONNECTED ),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_rd_data_count_UNCONNECTED [4:0]),
        .axi_ar_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_sbiterr_UNCONNECTED ),
        .axi_ar_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_underflow_UNCONNECTED ),
        .axi_ar_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_wr_data_count_UNCONNECTED [4:0]),
        .axi_aw_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_data_count_UNCONNECTED [4:0]),
        .axi_aw_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_dbiterr_UNCONNECTED ),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_overflow_UNCONNECTED ),
        .axi_aw_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_empty_UNCONNECTED ),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_full_UNCONNECTED ),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_rd_data_count_UNCONNECTED [4:0]),
        .axi_aw_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_sbiterr_UNCONNECTED ),
        .axi_aw_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_underflow_UNCONNECTED ),
        .axi_aw_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_wr_data_count_UNCONNECTED [4:0]),
        .axi_b_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_data_count_UNCONNECTED [4:0]),
        .axi_b_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_dbiterr_UNCONNECTED ),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_overflow_UNCONNECTED ),
        .axi_b_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_empty_UNCONNECTED ),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_full_UNCONNECTED ),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_rd_data_count_UNCONNECTED [4:0]),
        .axi_b_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_sbiterr_UNCONNECTED ),
        .axi_b_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_underflow_UNCONNECTED ),
        .axi_b_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_wr_data_count_UNCONNECTED [4:0]),
        .axi_r_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_data_count_UNCONNECTED [10:0]),
        .axi_r_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_dbiterr_UNCONNECTED ),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_overflow_UNCONNECTED ),
        .axi_r_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_empty_UNCONNECTED ),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_full_UNCONNECTED ),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_rd_data_count_UNCONNECTED [10:0]),
        .axi_r_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_sbiterr_UNCONNECTED ),
        .axi_r_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_underflow_UNCONNECTED ),
        .axi_r_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_wr_data_count_UNCONNECTED [10:0]),
        .axi_w_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_data_count_UNCONNECTED [10:0]),
        .axi_w_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_dbiterr_UNCONNECTED ),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_overflow_UNCONNECTED ),
        .axi_w_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_empty_UNCONNECTED ),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_full_UNCONNECTED ),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_rd_data_count_UNCONNECTED [10:0]),
        .axi_w_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_sbiterr_UNCONNECTED ),
        .axi_w_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_underflow_UNCONNECTED ),
        .axi_w_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_wr_data_count_UNCONNECTED [10:0]),
        .axis_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axis_data_count_UNCONNECTED [11:0]),
        .axis_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axis_dbiterr_UNCONNECTED ),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axis_overflow_UNCONNECTED ),
        .axis_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_empty_UNCONNECTED ),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_full_UNCONNECTED ),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(M_FIFO_DATA_COUNT),
        .axis_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axis_sbiterr_UNCONNECTED ),
        .axis_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axis_underflow_UNCONNECTED ),
        .axis_wr_data_count({\n_609_gen_fifo_generator.fifo_generator_inst ,\n_610_gen_fifo_generator.fifo_generator_inst ,\n_611_gen_fifo_generator.fifo_generator_inst ,\n_612_gen_fifo_generator.fifo_generator_inst ,\n_613_gen_fifo_generator.fifo_generator_inst ,\n_614_gen_fifo_generator.fifo_generator_inst ,\n_615_gen_fifo_generator.fifo_generator_inst ,\n_616_gen_fifo_generator.fifo_generator_inst ,\n_617_gen_fifo_generator.fifo_generator_inst ,\n_618_gen_fifo_generator.fifo_generator_inst ,\n_619_gen_fifo_generator.fifo_generator_inst ,\n_620_gen_fifo_generator.fifo_generator_inst }),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(\NLW_gen_fifo_generator.fifo_generator_inst_data_count_UNCONNECTED [9:0]),
        .dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(\NLW_gen_fifo_generator.fifo_generator_inst_dout_UNCONNECTED [17:0]),
        .empty(\NLW_gen_fifo_generator.fifo_generator_inst_empty_UNCONNECTED ),
        .full(\NLW_gen_fifo_generator.fifo_generator_inst_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(M_AXIS_ACLK),
        .m_aclk_en(1'b1),
        .m_axi_araddr(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_araddr_UNCONNECTED [31:0]),
        .m_axi_arburst(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arburst_UNCONNECTED [1:0]),
        .m_axi_arcache(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arcache_UNCONNECTED [3:0]),
        .m_axi_arid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arid_UNCONNECTED [3:0]),
        .m_axi_arlen(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlen_UNCONNECTED [7:0]),
        .m_axi_arlock(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlock_UNCONNECTED [1:0]),
        .m_axi_arprot(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arprot_UNCONNECTED [2:0]),
        .m_axi_arqos(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arqos_UNCONNECTED [3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arregion_UNCONNECTED [3:0]),
        .m_axi_arsize(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arsize_UNCONNECTED [2:0]),
        .m_axi_aruser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_aruser_UNCONNECTED [0]),
        .m_axi_arvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arvalid_UNCONNECTED ),
        .m_axi_awaddr(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awaddr_UNCONNECTED [31:0]),
        .m_axi_awburst(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awburst_UNCONNECTED [1:0]),
        .m_axi_awcache(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awcache_UNCONNECTED [3:0]),
        .m_axi_awid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awid_UNCONNECTED [3:0]),
        .m_axi_awlen(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlen_UNCONNECTED [7:0]),
        .m_axi_awlock(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlock_UNCONNECTED [1:0]),
        .m_axi_awprot(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awprot_UNCONNECTED [2:0]),
        .m_axi_awqos(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awqos_UNCONNECTED [3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awregion_UNCONNECTED [3:0]),
        .m_axi_awsize(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awsize_UNCONNECTED [2:0]),
        .m_axi_awuser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awuser_UNCONNECTED [0]),
        .m_axi_awvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awvalid_UNCONNECTED ),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_bready_UNCONNECTED ),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_rready_UNCONNECTED ),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wdata_UNCONNECTED [63:0]),
        .m_axi_wid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wid_UNCONNECTED [3:0]),
        .m_axi_wlast(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wlast_UNCONNECTED ),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wstrb_UNCONNECTED [7:0]),
        .m_axi_wuser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wuser_UNCONNECTED [0]),
        .m_axi_wvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wvalid_UNCONNECTED ),
        .m_axis_tdata(M00_AXIS_TDATA),
        .m_axis_tdest(M00_AXIS_TDEST),
        .m_axis_tid(M00_AXIS_TID),
        .m_axis_tkeep(M00_AXIS_TKEEP),
        .m_axis_tlast(M00_AXIS_TLAST),
        .m_axis_tready(M00_AXIS_TREADY),
        .m_axis_tstrb(M00_AXIS_TSTRB),
        .m_axis_tuser(M00_AXIS_TUSER),
        .m_axis_tvalid(M00_AXIS_TVALID),
        .overflow(\NLW_gen_fifo_generator.fifo_generator_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_prog_empty_UNCONNECTED ),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_prog_full_UNCONNECTED ),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_rd_data_count_UNCONNECTED [9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(\NLW_gen_fifo_generator.fifo_generator_inst_rd_rst_busy_UNCONNECTED ),
        .rst(1'b0),
        .s_aclk(ACLK),
        .s_aclk_en(1'b1),
        .s_aresetn(s_and_m_aresetn_i),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_arready_UNCONNECTED ),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_awready_UNCONNECTED ),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bid_UNCONNECTED [3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bresp_UNCONNECTED [1:0]),
        .s_axi_buser(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_buser_UNCONNECTED [0]),
        .s_axi_bvalid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bvalid_UNCONNECTED ),
        .s_axi_rdata(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rdata_UNCONNECTED [63:0]),
        .s_axi_rid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rid_UNCONNECTED [3:0]),
        .s_axi_rlast(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rlast_UNCONNECTED ),
        .s_axi_rready(1'b0),
        .s_axi_rresp(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rresp_UNCONNECTED [1:0]),
        .s_axi_ruser(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_ruser_UNCONNECTED [0]),
        .s_axi_rvalid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rvalid_UNCONNECTED ),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_wready_UNCONNECTED ),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata(Q[63:0]),
        .s_axis_tdest(Q[82]),
        .s_axis_tid(Q[81]),
        .s_axis_tkeep(Q[79:72]),
        .s_axis_tlast(Q[80]),
        .s_axis_tready(p_23_out),
        .s_axis_tstrb(Q[71:64]),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(mi_tvalid),
        .sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(\NLW_gen_fifo_generator.fifo_generator_inst_underflow_UNCONNECTED ),
        .valid(\NLW_gen_fifo_generator.fifo_generator_inst_valid_UNCONNECTED ),
        .wr_ack(\NLW_gen_fifo_generator.fifo_generator_inst_wr_ack_UNCONNECTED ),
        .wr_clk(1'b0),
        .wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_wr_data_count_UNCONNECTED [9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(\NLW_gen_fifo_generator.fifo_generator_inst_wr_rst_busy_UNCONNECTED ));
LUT2 #(
    .INIT(4'h8)) 
     s_and_m_aresetn_i_inferred_i_1
       (.I0(ARESETN),
        .I1(M00_AXIS_ARESETN),
        .O(s_and_m_aresetn_i));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_data_fifo__parameterized0
   (int_tready_0,
    int_tvalid,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    int_tlast,
    m_axis_tid,
    m_axis_tdest,
    M_AXIS_ACLK,
    ACLK,
    int_tvalid_8,
    I1,
    I2,
    I3,
    int_tlast_4,
    I4,
    I5,
    m_axis_tuser,
    int_tready,
    ARESETN,
    M01_AXIS_ARESETN);
  output int_tready_0;
  output int_tvalid;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output int_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input int_tvalid_8;
  input [63:0]I1;
  input [7:0]I2;
  input [7:0]I3;
  input int_tlast_4;
  input [0:0]I4;
  input [0:0]I5;
  input [7:0]m_axis_tuser;
  input int_tready;
  input ARESETN;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire [63:0]I1;
  wire [7:0]I2;
  wire [7:0]I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire M01_AXIS_ARESETN;
  wire [0:0]M_AXIS_ACLK;
  wire int_tlast;
  wire int_tlast_4;
  wire int_tready;
  wire int_tready_0;
  wire [7:0]int_tuser;
  wire int_tvalid;
  wire int_tvalid_8;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire [7:0]m_axis_tstrb;
  wire [7:0]m_axis_tuser;
  wire \n_603_gen_fifo_generator.fifo_generator_inst ;
  wire \n_604_gen_fifo_generator.fifo_generator_inst ;
  wire \n_605_gen_fifo_generator.fifo_generator_inst ;
  wire \n_606_gen_fifo_generator.fifo_generator_inst ;
  wire \n_607_gen_fifo_generator.fifo_generator_inst ;
  wire \n_608_gen_fifo_generator.fifo_generator_inst ;
  wire \n_609_gen_fifo_generator.fifo_generator_inst ;
  wire \n_610_gen_fifo_generator.fifo_generator_inst ;
  wire \n_611_gen_fifo_generator.fifo_generator_inst ;
  wire \n_612_gen_fifo_generator.fifo_generator_inst ;
  wire \n_613_gen_fifo_generator.fifo_generator_inst ;
  wire \n_614_gen_fifo_generator.fifo_generator_inst ;
(* RTL_KEEP = "true" *)   wire s_and_m_aresetn_i;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_almost_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_bready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_rready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wlast_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_arready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_awready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rlast_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_wready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_valid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_wr_ack_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_wr_rst_busy_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_wr_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_wr_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_wr_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_wr_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_wr_data_count_UNCONNECTED ;
  wire [5:0]\NLW_gen_fifo_generator.fifo_generator_inst_axis_data_count_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_data_count_UNCONNECTED ;
  wire [17:0]\NLW_gen_fifo_generator.fifo_generator_inst_dout_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_araddr_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arburst_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arcache_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlen_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlock_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arprot_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arqos_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arregion_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arsize_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_aruser_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awaddr_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awburst_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awcache_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlen_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlock_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awprot_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awqos_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awregion_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awsize_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awuser_UNCONNECTED ;
  wire [63:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wuser_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_rd_data_count_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bid_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bresp_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_buser_UNCONNECTED ;
  wire [63:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rid_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rresp_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_ruser_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_wr_data_count_UNCONNECTED ;

(* C_ADD_NGC_CONSTRAINT = "0" *) 
   (* C_APPLICATION_TYPE_AXIS = "0" *) 
   (* C_APPLICATION_TYPE_RACH = "0" *) 
   (* C_APPLICATION_TYPE_RDCH = "0" *) 
   (* C_APPLICATION_TYPE_WACH = "0" *) 
   (* C_APPLICATION_TYPE_WDCH = "0" *) 
   (* C_APPLICATION_TYPE_WRCH = "0" *) 
   (* C_AXIS_TDATA_WIDTH = "64" *) 
   (* C_AXIS_TDEST_WIDTH = "1" *) 
   (* C_AXIS_TID_WIDTH = "1" *) 
   (* C_AXIS_TKEEP_WIDTH = "8" *) 
   (* C_AXIS_TSTRB_WIDTH = "8" *) 
   (* C_AXIS_TUSER_WIDTH = "8" *) 
   (* C_AXIS_TYPE = "0" *) 
   (* C_AXI_ADDR_WIDTH = "32" *) 
   (* C_AXI_ARUSER_WIDTH = "1" *) 
   (* C_AXI_AWUSER_WIDTH = "1" *) 
   (* C_AXI_BUSER_WIDTH = "1" *) 
   (* C_AXI_DATA_WIDTH = "64" *) 
   (* C_AXI_ID_WIDTH = "4" *) 
   (* C_AXI_LEN_WIDTH = "8" *) 
   (* C_AXI_LOCK_WIDTH = "2" *) 
   (* C_AXI_RUSER_WIDTH = "1" *) 
   (* C_AXI_TYPE = "0" *) 
   (* C_AXI_WUSER_WIDTH = "1" *) 
   (* C_COMMON_CLOCK = "0" *) 
   (* C_COUNT_TYPE = "0" *) 
   (* C_DATA_COUNT_WIDTH = "10" *) 
   (* C_DEFAULT_VALUE = "BlankString" *) 
   (* C_DIN_WIDTH = "18" *) 
   (* C_DIN_WIDTH_AXIS = "83" *) 
   (* C_DIN_WIDTH_RACH = "32" *) 
   (* C_DIN_WIDTH_RDCH = "64" *) 
   (* C_DIN_WIDTH_WACH = "32" *) 
   (* C_DIN_WIDTH_WDCH = "64" *) 
   (* C_DIN_WIDTH_WRCH = "2" *) 
   (* C_DOUT_RST_VAL = "0" *) 
   (* C_DOUT_WIDTH = "18" *) 
   (* C_ENABLE_RLOCS = "0" *) 
   (* C_ENABLE_RST_SYNC = "1" *) 
   (* C_ERROR_INJECTION_TYPE = "0" *) 
   (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
   (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_FULL_FLAGS_RST_VAL = "1" *) 
   (* C_HAS_ALMOST_EMPTY = "0" *) 
   (* C_HAS_ALMOST_FULL = "0" *) 
   (* C_HAS_AXIS_TDATA = "1" *) 
   (* C_HAS_AXIS_TDEST = "1" *) 
   (* C_HAS_AXIS_TID = "1" *) 
   (* C_HAS_AXIS_TKEEP = "1" *) 
   (* C_HAS_AXIS_TLAST = "1" *) 
   (* C_HAS_AXIS_TREADY = "1" *) 
   (* C_HAS_AXIS_TSTRB = "1" *) 
   (* C_HAS_AXIS_TUSER = "0" *) 
   (* C_HAS_AXI_ARUSER = "0" *) 
   (* C_HAS_AXI_AWUSER = "0" *) 
   (* C_HAS_AXI_BUSER = "0" *) 
   (* C_HAS_AXI_ID = "0" *) 
   (* C_HAS_AXI_RD_CHANNEL = "0" *) 
   (* C_HAS_AXI_RUSER = "0" *) 
   (* C_HAS_AXI_WR_CHANNEL = "0" *) 
   (* C_HAS_AXI_WUSER = "0" *) 
   (* C_HAS_BACKUP = "0" *) 
   (* C_HAS_DATA_COUNT = "0" *) 
   (* C_HAS_DATA_COUNTS_AXIS = "1" *) 
   (* C_HAS_DATA_COUNTS_RACH = "0" *) 
   (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
   (* C_HAS_DATA_COUNTS_WACH = "0" *) 
   (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
   (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
   (* C_HAS_INT_CLK = "0" *) 
   (* C_HAS_MASTER_CE = "0" *) 
   (* C_HAS_MEMINIT_FILE = "0" *) 
   (* C_HAS_OVERFLOW = "0" *) 
   (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
   (* C_HAS_PROG_FLAGS_RACH = "0" *) 
   (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
   (* C_HAS_PROG_FLAGS_WACH = "0" *) 
   (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
   (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
   (* C_HAS_RD_DATA_COUNT = "0" *) 
   (* C_HAS_RD_RST = "0" *) 
   (* C_HAS_RST = "1" *) 
   (* C_HAS_SLAVE_CE = "0" *) 
   (* C_HAS_SRST = "0" *) 
   (* C_HAS_UNDERFLOW = "0" *) 
   (* C_HAS_VALID = "0" *) 
   (* C_HAS_WR_ACK = "0" *) 
   (* C_HAS_WR_DATA_COUNT = "0" *) 
   (* C_HAS_WR_RST = "0" *) 
   (* C_IMPLEMENTATION_TYPE = "0" *) 
   (* C_IMPLEMENTATION_TYPE_AXIS = "12" *) 
   (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
   (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
   (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
   (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
   (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
   (* C_INIT_WR_PNTR_VAL = "0" *) 
   (* C_INTERFACE_TYPE = "1" *) 
   (* C_MEMORY_TYPE = "1" *) 
   (* C_MIF_FILE_NAME = "BlankString" *) 
   (* C_MSGON_VAL = "0" *) 
   (* C_OPTIMIZATION_MODE = "0" *) 
   (* C_OVERFLOW_LOW = "0" *) 
   (* C_POWER_SAVING_MODE = "0" *) 
   (* C_PRELOAD_LATENCY = "1" *) 
   (* C_PRELOAD_REGS = "0" *) 
   (* C_PRIM_FIFO_TYPE = "4kx4" *) 
   (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "30" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
   (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
   (* C_PROG_EMPTY_TYPE = "0" *) 
   (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
   (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
   (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "31" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
   (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
   (* C_PROG_FULL_TYPE = "0" *) 
   (* C_PROG_FULL_TYPE_AXIS = "0" *) 
   (* C_PROG_FULL_TYPE_RACH = "0" *) 
   (* C_PROG_FULL_TYPE_RDCH = "0" *) 
   (* C_PROG_FULL_TYPE_WACH = "0" *) 
   (* C_PROG_FULL_TYPE_WDCH = "0" *) 
   (* C_PROG_FULL_TYPE_WRCH = "0" *) 
   (* C_RACH_TYPE = "0" *) 
   (* C_RDCH_TYPE = "0" *) 
   (* C_RD_DATA_COUNT_WIDTH = "10" *) 
   (* C_RD_DEPTH = "1024" *) 
   (* C_RD_FREQ = "1" *) 
   (* C_RD_PNTR_WIDTH = "10" *) 
   (* C_REG_SLICE_MODE_AXIS = "0" *) 
   (* C_REG_SLICE_MODE_RACH = "0" *) 
   (* C_REG_SLICE_MODE_RDCH = "0" *) 
   (* C_REG_SLICE_MODE_WACH = "0" *) 
   (* C_REG_SLICE_MODE_WDCH = "0" *) 
   (* C_REG_SLICE_MODE_WRCH = "0" *) 
   (* C_SYNCHRONIZER_STAGE = "2" *) 
   (* C_UNDERFLOW_LOW = "0" *) 
   (* C_USE_COMMON_OVERFLOW = "0" *) 
   (* C_USE_COMMON_UNDERFLOW = "0" *) 
   (* C_USE_DEFAULT_SETTINGS = "0" *) 
   (* C_USE_DOUT_RST = "1" *) 
   (* C_USE_ECC = "0" *) 
   (* C_USE_ECC_AXIS = "0" *) 
   (* C_USE_ECC_RACH = "0" *) 
   (* C_USE_ECC_RDCH = "0" *) 
   (* C_USE_ECC_WACH = "0" *) 
   (* C_USE_ECC_WDCH = "0" *) 
   (* C_USE_ECC_WRCH = "0" *) 
   (* C_USE_EMBEDDED_REG = "0" *) 
   (* C_USE_FIFO16_FLAGS = "0" *) 
   (* C_USE_FWFT_DATA_COUNT = "0" *) 
   (* C_USE_PIPELINE_REG = "0" *) 
   (* C_VALID_LOW = "0" *) 
   (* C_WACH_TYPE = "0" *) 
   (* C_WDCH_TYPE = "0" *) 
   (* C_WRCH_TYPE = "0" *) 
   (* C_WR_ACK_LOW = "0" *) 
   (* C_WR_DATA_COUNT_WIDTH = "10" *) 
   (* C_WR_DEPTH = "1024" *) 
   (* C_WR_DEPTH_AXIS = "32" *) 
   (* C_WR_DEPTH_RACH = "16" *) 
   (* C_WR_DEPTH_RDCH = "1024" *) 
   (* C_WR_DEPTH_WACH = "16" *) 
   (* C_WR_DEPTH_WDCH = "1024" *) 
   (* C_WR_DEPTH_WRCH = "16" *) 
   (* C_WR_FREQ = "1" *) 
   (* C_WR_PNTR_WIDTH = "10" *) 
   (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
   (* C_WR_PNTR_WIDTH_RACH = "4" *) 
   (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
   (* C_WR_PNTR_WIDTH_WACH = "4" *) 
   (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
   (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
   (* C_WR_RESPONSE_LATENCY = "1" *) 
   (* DONT_TOUCH *) 
   (* xilinx_generatecore = "1" *) 
   axis_interconnect_1s2m_fifo_generator_v12_0__parameterized0 \gen_fifo_generator.fifo_generator_inst 
       (.almost_empty(\NLW_gen_fifo_generator.fifo_generator_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_fifo_generator.fifo_generator_inst_almost_full_UNCONNECTED ),
        .axi_ar_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_data_count_UNCONNECTED [4:0]),
        .axi_ar_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_dbiterr_UNCONNECTED ),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_overflow_UNCONNECTED ),
        .axi_ar_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_empty_UNCONNECTED ),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_full_UNCONNECTED ),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_rd_data_count_UNCONNECTED [4:0]),
        .axi_ar_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_sbiterr_UNCONNECTED ),
        .axi_ar_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_underflow_UNCONNECTED ),
        .axi_ar_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_wr_data_count_UNCONNECTED [4:0]),
        .axi_aw_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_data_count_UNCONNECTED [4:0]),
        .axi_aw_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_dbiterr_UNCONNECTED ),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_overflow_UNCONNECTED ),
        .axi_aw_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_empty_UNCONNECTED ),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_full_UNCONNECTED ),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_rd_data_count_UNCONNECTED [4:0]),
        .axi_aw_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_sbiterr_UNCONNECTED ),
        .axi_aw_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_underflow_UNCONNECTED ),
        .axi_aw_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_wr_data_count_UNCONNECTED [4:0]),
        .axi_b_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_data_count_UNCONNECTED [4:0]),
        .axi_b_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_dbiterr_UNCONNECTED ),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_overflow_UNCONNECTED ),
        .axi_b_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_empty_UNCONNECTED ),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_full_UNCONNECTED ),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_rd_data_count_UNCONNECTED [4:0]),
        .axi_b_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_sbiterr_UNCONNECTED ),
        .axi_b_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_underflow_UNCONNECTED ),
        .axi_b_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_wr_data_count_UNCONNECTED [4:0]),
        .axi_r_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_data_count_UNCONNECTED [10:0]),
        .axi_r_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_dbiterr_UNCONNECTED ),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_overflow_UNCONNECTED ),
        .axi_r_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_empty_UNCONNECTED ),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_full_UNCONNECTED ),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_rd_data_count_UNCONNECTED [10:0]),
        .axi_r_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_sbiterr_UNCONNECTED ),
        .axi_r_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_underflow_UNCONNECTED ),
        .axi_r_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_wr_data_count_UNCONNECTED [10:0]),
        .axi_w_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_data_count_UNCONNECTED [10:0]),
        .axi_w_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_dbiterr_UNCONNECTED ),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_overflow_UNCONNECTED ),
        .axi_w_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_empty_UNCONNECTED ),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_full_UNCONNECTED ),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_rd_data_count_UNCONNECTED [10:0]),
        .axi_w_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_sbiterr_UNCONNECTED ),
        .axi_w_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_underflow_UNCONNECTED ),
        .axi_w_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_wr_data_count_UNCONNECTED [10:0]),
        .axis_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axis_data_count_UNCONNECTED [5:0]),
        .axis_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axis_dbiterr_UNCONNECTED ),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axis_overflow_UNCONNECTED ),
        .axis_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_empty_UNCONNECTED ),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_full_UNCONNECTED ),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count({\n_609_gen_fifo_generator.fifo_generator_inst ,\n_610_gen_fifo_generator.fifo_generator_inst ,\n_611_gen_fifo_generator.fifo_generator_inst ,\n_612_gen_fifo_generator.fifo_generator_inst ,\n_613_gen_fifo_generator.fifo_generator_inst ,\n_614_gen_fifo_generator.fifo_generator_inst }),
        .axis_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axis_sbiterr_UNCONNECTED ),
        .axis_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axis_underflow_UNCONNECTED ),
        .axis_wr_data_count({\n_603_gen_fifo_generator.fifo_generator_inst ,\n_604_gen_fifo_generator.fifo_generator_inst ,\n_605_gen_fifo_generator.fifo_generator_inst ,\n_606_gen_fifo_generator.fifo_generator_inst ,\n_607_gen_fifo_generator.fifo_generator_inst ,\n_608_gen_fifo_generator.fifo_generator_inst }),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(\NLW_gen_fifo_generator.fifo_generator_inst_data_count_UNCONNECTED [9:0]),
        .dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(\NLW_gen_fifo_generator.fifo_generator_inst_dout_UNCONNECTED [17:0]),
        .empty(\NLW_gen_fifo_generator.fifo_generator_inst_empty_UNCONNECTED ),
        .full(\NLW_gen_fifo_generator.fifo_generator_inst_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(M_AXIS_ACLK),
        .m_aclk_en(1'b1),
        .m_axi_araddr(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_araddr_UNCONNECTED [31:0]),
        .m_axi_arburst(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arburst_UNCONNECTED [1:0]),
        .m_axi_arcache(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arcache_UNCONNECTED [3:0]),
        .m_axi_arid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arid_UNCONNECTED [3:0]),
        .m_axi_arlen(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlen_UNCONNECTED [7:0]),
        .m_axi_arlock(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlock_UNCONNECTED [1:0]),
        .m_axi_arprot(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arprot_UNCONNECTED [2:0]),
        .m_axi_arqos(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arqos_UNCONNECTED [3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arregion_UNCONNECTED [3:0]),
        .m_axi_arsize(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arsize_UNCONNECTED [2:0]),
        .m_axi_aruser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_aruser_UNCONNECTED [0]),
        .m_axi_arvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arvalid_UNCONNECTED ),
        .m_axi_awaddr(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awaddr_UNCONNECTED [31:0]),
        .m_axi_awburst(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awburst_UNCONNECTED [1:0]),
        .m_axi_awcache(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awcache_UNCONNECTED [3:0]),
        .m_axi_awid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awid_UNCONNECTED [3:0]),
        .m_axi_awlen(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlen_UNCONNECTED [7:0]),
        .m_axi_awlock(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlock_UNCONNECTED [1:0]),
        .m_axi_awprot(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awprot_UNCONNECTED [2:0]),
        .m_axi_awqos(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awqos_UNCONNECTED [3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awregion_UNCONNECTED [3:0]),
        .m_axi_awsize(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awsize_UNCONNECTED [2:0]),
        .m_axi_awuser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awuser_UNCONNECTED [0]),
        .m_axi_awvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awvalid_UNCONNECTED ),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_bready_UNCONNECTED ),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_rready_UNCONNECTED ),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wdata_UNCONNECTED [63:0]),
        .m_axi_wid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wid_UNCONNECTED [3:0]),
        .m_axi_wlast(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wlast_UNCONNECTED ),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wstrb_UNCONNECTED [7:0]),
        .m_axi_wuser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wuser_UNCONNECTED [0]),
        .m_axi_wvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wvalid_UNCONNECTED ),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(int_tlast),
        .m_axis_tready(int_tready),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(int_tuser),
        .m_axis_tvalid(int_tvalid),
        .overflow(\NLW_gen_fifo_generator.fifo_generator_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_prog_empty_UNCONNECTED ),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_prog_full_UNCONNECTED ),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_rd_data_count_UNCONNECTED [9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(\NLW_gen_fifo_generator.fifo_generator_inst_rd_rst_busy_UNCONNECTED ),
        .rst(1'b0),
        .s_aclk(ACLK),
        .s_aclk_en(1'b1),
        .s_aresetn(s_and_m_aresetn_i),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_arready_UNCONNECTED ),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_awready_UNCONNECTED ),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bid_UNCONNECTED [3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bresp_UNCONNECTED [1:0]),
        .s_axi_buser(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_buser_UNCONNECTED [0]),
        .s_axi_bvalid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bvalid_UNCONNECTED ),
        .s_axi_rdata(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rdata_UNCONNECTED [63:0]),
        .s_axi_rid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rid_UNCONNECTED [3:0]),
        .s_axi_rlast(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rlast_UNCONNECTED ),
        .s_axi_rready(1'b0),
        .s_axi_rresp(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rresp_UNCONNECTED [1:0]),
        .s_axi_ruser(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_ruser_UNCONNECTED [0]),
        .s_axi_rvalid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rvalid_UNCONNECTED ),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_wready_UNCONNECTED ),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata(I1),
        .s_axis_tdest(I5),
        .s_axis_tid(I4),
        .s_axis_tkeep(I3),
        .s_axis_tlast(int_tlast_4),
        .s_axis_tready(int_tready_0),
        .s_axis_tstrb(I2),
        .s_axis_tuser(m_axis_tuser),
        .s_axis_tvalid(int_tvalid_8),
        .sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(\NLW_gen_fifo_generator.fifo_generator_inst_underflow_UNCONNECTED ),
        .valid(\NLW_gen_fifo_generator.fifo_generator_inst_valid_UNCONNECTED ),
        .wr_ack(\NLW_gen_fifo_generator.fifo_generator_inst_wr_ack_UNCONNECTED ),
        .wr_clk(1'b0),
        .wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_wr_data_count_UNCONNECTED [9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(\NLW_gen_fifo_generator.fifo_generator_inst_wr_rst_busy_UNCONNECTED ));
LUT2 #(
    .INIT(4'h8)) 
     s_and_m_aresetn_i_inferred_i_1__0
       (.I0(ARESETN),
        .I1(M01_AXIS_ARESETN),
        .O(s_and_m_aresetn_i));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_data_fifo__parameterized1
   (p_11_out,
    int_tvalid_8,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    int_tlast_4,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    D,
    ACLK,
    mi_tvalid,
    Q,
    int_tready_0,
    ARESETN);
  output p_11_out;
  output int_tvalid_8;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output int_tlast_4;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [7:0]m_axis_tuser;
  output [13:0]D;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input int_tready_0;
  input ARESETN;

  wire ACLK;
  wire [13:0]D;
  wire [82:0]Q;
  wire int_tlast_4;
  wire int_tready_0;
  wire int_tvalid_8;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire [7:0]m_axis_tstrb;
  wire [7:0]m_axis_tuser;
  wire [0:0]mi_tvalid;
  wire p_11_out;
(* RTL_KEEP = "true" *)   wire s_and_m_aresetn_i;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_almost_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_b_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_r_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axi_w_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_axis_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_bready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_rready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wlast_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_overflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_prog_empty_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_prog_full_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_arready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_awready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rlast_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rvalid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_s_axi_wready_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_underflow_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_valid_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_wr_ack_UNCONNECTED ;
  wire \NLW_gen_fifo_generator.fifo_generator_inst_wr_rst_busy_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_wr_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_wr_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_wr_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_wr_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_rd_data_count_UNCONNECTED ;
  wire [10:0]\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_wr_data_count_UNCONNECTED ;
  wire [13:0]\NLW_gen_fifo_generator.fifo_generator_inst_axis_rd_data_count_UNCONNECTED ;
  wire [13:0]\NLW_gen_fifo_generator.fifo_generator_inst_axis_wr_data_count_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_data_count_UNCONNECTED ;
  wire [17:0]\NLW_gen_fifo_generator.fifo_generator_inst_dout_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_araddr_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arburst_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arcache_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlen_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlock_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arprot_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arqos_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arregion_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arsize_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_aruser_UNCONNECTED ;
  wire [31:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awaddr_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awburst_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awcache_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlen_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlock_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awprot_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awqos_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awregion_UNCONNECTED ;
  wire [2:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awsize_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awuser_UNCONNECTED ;
  wire [63:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wid_UNCONNECTED ;
  wire [7:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wstrb_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wuser_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_rd_data_count_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bid_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bresp_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_buser_UNCONNECTED ;
  wire [63:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rdata_UNCONNECTED ;
  wire [3:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rid_UNCONNECTED ;
  wire [1:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rresp_UNCONNECTED ;
  wire [0:0]\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_ruser_UNCONNECTED ;
  wire [9:0]\NLW_gen_fifo_generator.fifo_generator_inst_wr_data_count_UNCONNECTED ;

  assign s_and_m_aresetn_i = ARESETN;
(* C_ADD_NGC_CONSTRAINT = "0" *) 
   (* C_APPLICATION_TYPE_AXIS = "1" *) 
   (* C_APPLICATION_TYPE_RACH = "0" *) 
   (* C_APPLICATION_TYPE_RDCH = "0" *) 
   (* C_APPLICATION_TYPE_WACH = "0" *) 
   (* C_APPLICATION_TYPE_WDCH = "0" *) 
   (* C_APPLICATION_TYPE_WRCH = "0" *) 
   (* C_AXIS_TDATA_WIDTH = "64" *) 
   (* C_AXIS_TDEST_WIDTH = "1" *) 
   (* C_AXIS_TID_WIDTH = "1" *) 
   (* C_AXIS_TKEEP_WIDTH = "8" *) 
   (* C_AXIS_TSTRB_WIDTH = "8" *) 
   (* C_AXIS_TUSER_WIDTH = "8" *) 
   (* C_AXIS_TYPE = "0" *) 
   (* C_AXI_ADDR_WIDTH = "32" *) 
   (* C_AXI_ARUSER_WIDTH = "1" *) 
   (* C_AXI_AWUSER_WIDTH = "1" *) 
   (* C_AXI_BUSER_WIDTH = "1" *) 
   (* C_AXI_DATA_WIDTH = "64" *) 
   (* C_AXI_ID_WIDTH = "4" *) 
   (* C_AXI_LEN_WIDTH = "8" *) 
   (* C_AXI_LOCK_WIDTH = "2" *) 
   (* C_AXI_RUSER_WIDTH = "1" *) 
   (* C_AXI_TYPE = "0" *) 
   (* C_AXI_WUSER_WIDTH = "1" *) 
   (* C_COMMON_CLOCK = "1" *) 
   (* C_COUNT_TYPE = "0" *) 
   (* C_DATA_COUNT_WIDTH = "10" *) 
   (* C_DEFAULT_VALUE = "BlankString" *) 
   (* C_DIN_WIDTH = "18" *) 
   (* C_DIN_WIDTH_AXIS = "83" *) 
   (* C_DIN_WIDTH_RACH = "32" *) 
   (* C_DIN_WIDTH_RDCH = "64" *) 
   (* C_DIN_WIDTH_WACH = "32" *) 
   (* C_DIN_WIDTH_WDCH = "64" *) 
   (* C_DIN_WIDTH_WRCH = "2" *) 
   (* C_DOUT_RST_VAL = "0" *) 
   (* C_DOUT_WIDTH = "18" *) 
   (* C_ENABLE_RLOCS = "0" *) 
   (* C_ENABLE_RST_SYNC = "1" *) 
   (* C_ERROR_INJECTION_TYPE = "0" *) 
   (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
   (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
   (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
   (* C_FAMILY = "kintex7" *) 
   (* C_FULL_FLAGS_RST_VAL = "1" *) 
   (* C_HAS_ALMOST_EMPTY = "0" *) 
   (* C_HAS_ALMOST_FULL = "0" *) 
   (* C_HAS_AXIS_TDATA = "1" *) 
   (* C_HAS_AXIS_TDEST = "1" *) 
   (* C_HAS_AXIS_TID = "1" *) 
   (* C_HAS_AXIS_TKEEP = "1" *) 
   (* C_HAS_AXIS_TLAST = "1" *) 
   (* C_HAS_AXIS_TREADY = "1" *) 
   (* C_HAS_AXIS_TSTRB = "1" *) 
   (* C_HAS_AXIS_TUSER = "0" *) 
   (* C_HAS_AXI_ARUSER = "0" *) 
   (* C_HAS_AXI_AWUSER = "0" *) 
   (* C_HAS_AXI_BUSER = "0" *) 
   (* C_HAS_AXI_ID = "0" *) 
   (* C_HAS_AXI_RD_CHANNEL = "0" *) 
   (* C_HAS_AXI_RUSER = "0" *) 
   (* C_HAS_AXI_WR_CHANNEL = "0" *) 
   (* C_HAS_AXI_WUSER = "0" *) 
   (* C_HAS_BACKUP = "0" *) 
   (* C_HAS_DATA_COUNT = "0" *) 
   (* C_HAS_DATA_COUNTS_AXIS = "1" *) 
   (* C_HAS_DATA_COUNTS_RACH = "0" *) 
   (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
   (* C_HAS_DATA_COUNTS_WACH = "0" *) 
   (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
   (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
   (* C_HAS_INT_CLK = "0" *) 
   (* C_HAS_MASTER_CE = "0" *) 
   (* C_HAS_MEMINIT_FILE = "0" *) 
   (* C_HAS_OVERFLOW = "0" *) 
   (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
   (* C_HAS_PROG_FLAGS_RACH = "0" *) 
   (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
   (* C_HAS_PROG_FLAGS_WACH = "0" *) 
   (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
   (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
   (* C_HAS_RD_DATA_COUNT = "0" *) 
   (* C_HAS_RD_RST = "0" *) 
   (* C_HAS_RST = "1" *) 
   (* C_HAS_SLAVE_CE = "0" *) 
   (* C_HAS_SRST = "0" *) 
   (* C_HAS_UNDERFLOW = "0" *) 
   (* C_HAS_VALID = "0" *) 
   (* C_HAS_WR_ACK = "0" *) 
   (* C_HAS_WR_DATA_COUNT = "0" *) 
   (* C_HAS_WR_RST = "0" *) 
   (* C_IMPLEMENTATION_TYPE = "0" *) 
   (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
   (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
   (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
   (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
   (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
   (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
   (* C_INIT_WR_PNTR_VAL = "0" *) 
   (* C_INTERFACE_TYPE = "1" *) 
   (* C_MEMORY_TYPE = "1" *) 
   (* C_MIF_FILE_NAME = "BlankString" *) 
   (* C_MSGON_VAL = "1" *) 
   (* C_OPTIMIZATION_MODE = "0" *) 
   (* C_OVERFLOW_LOW = "0" *) 
   (* C_POWER_SAVING_MODE = "0" *) 
   (* C_PRELOAD_LATENCY = "1" *) 
   (* C_PRELOAD_REGS = "0" *) 
   (* C_PRIM_FIFO_TYPE = "4kx4" *) 
   (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
   (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "8190" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
   (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
   (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
   (* C_PROG_EMPTY_TYPE = "0" *) 
   (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
   (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
   (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
   (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "8191" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
   (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
   (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
   (* C_PROG_FULL_TYPE = "0" *) 
   (* C_PROG_FULL_TYPE_AXIS = "0" *) 
   (* C_PROG_FULL_TYPE_RACH = "0" *) 
   (* C_PROG_FULL_TYPE_RDCH = "0" *) 
   (* C_PROG_FULL_TYPE_WACH = "0" *) 
   (* C_PROG_FULL_TYPE_WDCH = "0" *) 
   (* C_PROG_FULL_TYPE_WRCH = "0" *) 
   (* C_RACH_TYPE = "0" *) 
   (* C_RDCH_TYPE = "0" *) 
   (* C_RD_DATA_COUNT_WIDTH = "10" *) 
   (* C_RD_DEPTH = "1024" *) 
   (* C_RD_FREQ = "1" *) 
   (* C_RD_PNTR_WIDTH = "10" *) 
   (* C_REG_SLICE_MODE_AXIS = "0" *) 
   (* C_REG_SLICE_MODE_RACH = "0" *) 
   (* C_REG_SLICE_MODE_RDCH = "0" *) 
   (* C_REG_SLICE_MODE_WACH = "0" *) 
   (* C_REG_SLICE_MODE_WDCH = "0" *) 
   (* C_REG_SLICE_MODE_WRCH = "0" *) 
   (* C_SYNCHRONIZER_STAGE = "2" *) 
   (* C_UNDERFLOW_LOW = "0" *) 
   (* C_USE_COMMON_OVERFLOW = "0" *) 
   (* C_USE_COMMON_UNDERFLOW = "0" *) 
   (* C_USE_DEFAULT_SETTINGS = "0" *) 
   (* C_USE_DOUT_RST = "1" *) 
   (* C_USE_ECC = "0" *) 
   (* C_USE_ECC_AXIS = "0" *) 
   (* C_USE_ECC_RACH = "0" *) 
   (* C_USE_ECC_RDCH = "0" *) 
   (* C_USE_ECC_WACH = "0" *) 
   (* C_USE_ECC_WDCH = "0" *) 
   (* C_USE_ECC_WRCH = "0" *) 
   (* C_USE_EMBEDDED_REG = "0" *) 
   (* C_USE_FIFO16_FLAGS = "0" *) 
   (* C_USE_FWFT_DATA_COUNT = "0" *) 
   (* C_USE_PIPELINE_REG = "0" *) 
   (* C_VALID_LOW = "0" *) 
   (* C_WACH_TYPE = "0" *) 
   (* C_WDCH_TYPE = "0" *) 
   (* C_WRCH_TYPE = "0" *) 
   (* C_WR_ACK_LOW = "0" *) 
   (* C_WR_DATA_COUNT_WIDTH = "10" *) 
   (* C_WR_DEPTH = "1024" *) 
   (* C_WR_DEPTH_AXIS = "8192" *) 
   (* C_WR_DEPTH_RACH = "16" *) 
   (* C_WR_DEPTH_RDCH = "1024" *) 
   (* C_WR_DEPTH_WACH = "16" *) 
   (* C_WR_DEPTH_WDCH = "1024" *) 
   (* C_WR_DEPTH_WRCH = "16" *) 
   (* C_WR_FREQ = "1" *) 
   (* C_WR_PNTR_WIDTH = "10" *) 
   (* C_WR_PNTR_WIDTH_AXIS = "13" *) 
   (* C_WR_PNTR_WIDTH_RACH = "4" *) 
   (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
   (* C_WR_PNTR_WIDTH_WACH = "4" *) 
   (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
   (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
   (* C_WR_RESPONSE_LATENCY = "1" *) 
   (* DONT_TOUCH *) 
   (* xilinx_generatecore = "1" *) 
   axis_interconnect_1s2m_fifo_generator_v12_0__parameterized1 \gen_fifo_generator.fifo_generator_inst 
       (.almost_empty(\NLW_gen_fifo_generator.fifo_generator_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gen_fifo_generator.fifo_generator_inst_almost_full_UNCONNECTED ),
        .axi_ar_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_data_count_UNCONNECTED [4:0]),
        .axi_ar_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_dbiterr_UNCONNECTED ),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_overflow_UNCONNECTED ),
        .axi_ar_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_empty_UNCONNECTED ),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_prog_full_UNCONNECTED ),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_rd_data_count_UNCONNECTED [4:0]),
        .axi_ar_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_sbiterr_UNCONNECTED ),
        .axi_ar_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_underflow_UNCONNECTED ),
        .axi_ar_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_ar_wr_data_count_UNCONNECTED [4:0]),
        .axi_aw_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_data_count_UNCONNECTED [4:0]),
        .axi_aw_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_dbiterr_UNCONNECTED ),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_overflow_UNCONNECTED ),
        .axi_aw_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_empty_UNCONNECTED ),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_prog_full_UNCONNECTED ),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_rd_data_count_UNCONNECTED [4:0]),
        .axi_aw_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_sbiterr_UNCONNECTED ),
        .axi_aw_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_underflow_UNCONNECTED ),
        .axi_aw_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_aw_wr_data_count_UNCONNECTED [4:0]),
        .axi_b_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_data_count_UNCONNECTED [4:0]),
        .axi_b_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_dbiterr_UNCONNECTED ),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_overflow_UNCONNECTED ),
        .axi_b_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_empty_UNCONNECTED ),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_prog_full_UNCONNECTED ),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_rd_data_count_UNCONNECTED [4:0]),
        .axi_b_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_sbiterr_UNCONNECTED ),
        .axi_b_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_underflow_UNCONNECTED ),
        .axi_b_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_b_wr_data_count_UNCONNECTED [4:0]),
        .axi_r_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_data_count_UNCONNECTED [10:0]),
        .axi_r_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_dbiterr_UNCONNECTED ),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_overflow_UNCONNECTED ),
        .axi_r_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_empty_UNCONNECTED ),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_prog_full_UNCONNECTED ),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_rd_data_count_UNCONNECTED [10:0]),
        .axi_r_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_sbiterr_UNCONNECTED ),
        .axi_r_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_underflow_UNCONNECTED ),
        .axi_r_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_r_wr_data_count_UNCONNECTED [10:0]),
        .axi_w_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_data_count_UNCONNECTED [10:0]),
        .axi_w_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_dbiterr_UNCONNECTED ),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_overflow_UNCONNECTED ),
        .axi_w_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_empty_UNCONNECTED ),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_prog_full_UNCONNECTED ),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_rd_data_count_UNCONNECTED [10:0]),
        .axi_w_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_sbiterr_UNCONNECTED ),
        .axi_w_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_underflow_UNCONNECTED ),
        .axi_w_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axi_w_wr_data_count_UNCONNECTED [10:0]),
        .axis_data_count(D),
        .axis_dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axis_dbiterr_UNCONNECTED ),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(\NLW_gen_fifo_generator.fifo_generator_inst_axis_overflow_UNCONNECTED ),
        .axis_prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_empty_UNCONNECTED ),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_axis_prog_full_UNCONNECTED ),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axis_rd_data_count_UNCONNECTED [13:0]),
        .axis_sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_axis_sbiterr_UNCONNECTED ),
        .axis_underflow(\NLW_gen_fifo_generator.fifo_generator_inst_axis_underflow_UNCONNECTED ),
        .axis_wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_axis_wr_data_count_UNCONNECTED [13:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(\NLW_gen_fifo_generator.fifo_generator_inst_data_count_UNCONNECTED [9:0]),
        .dbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(\NLW_gen_fifo_generator.fifo_generator_inst_dout_UNCONNECTED [17:0]),
        .empty(\NLW_gen_fifo_generator.fifo_generator_inst_empty_UNCONNECTED ),
        .full(\NLW_gen_fifo_generator.fifo_generator_inst_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(ACLK),
        .m_aclk_en(1'b1),
        .m_axi_araddr(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_araddr_UNCONNECTED [31:0]),
        .m_axi_arburst(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arburst_UNCONNECTED [1:0]),
        .m_axi_arcache(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arcache_UNCONNECTED [3:0]),
        .m_axi_arid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arid_UNCONNECTED [3:0]),
        .m_axi_arlen(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlen_UNCONNECTED [7:0]),
        .m_axi_arlock(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arlock_UNCONNECTED [1:0]),
        .m_axi_arprot(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arprot_UNCONNECTED [2:0]),
        .m_axi_arqos(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arqos_UNCONNECTED [3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arregion_UNCONNECTED [3:0]),
        .m_axi_arsize(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arsize_UNCONNECTED [2:0]),
        .m_axi_aruser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_aruser_UNCONNECTED [0]),
        .m_axi_arvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_arvalid_UNCONNECTED ),
        .m_axi_awaddr(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awaddr_UNCONNECTED [31:0]),
        .m_axi_awburst(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awburst_UNCONNECTED [1:0]),
        .m_axi_awcache(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awcache_UNCONNECTED [3:0]),
        .m_axi_awid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awid_UNCONNECTED [3:0]),
        .m_axi_awlen(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlen_UNCONNECTED [7:0]),
        .m_axi_awlock(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awlock_UNCONNECTED [1:0]),
        .m_axi_awprot(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awprot_UNCONNECTED [2:0]),
        .m_axi_awqos(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awqos_UNCONNECTED [3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awregion_UNCONNECTED [3:0]),
        .m_axi_awsize(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awsize_UNCONNECTED [2:0]),
        .m_axi_awuser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awuser_UNCONNECTED [0]),
        .m_axi_awvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_awvalid_UNCONNECTED ),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_bready_UNCONNECTED ),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_rready_UNCONNECTED ),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wdata_UNCONNECTED [63:0]),
        .m_axi_wid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wid_UNCONNECTED [3:0]),
        .m_axi_wlast(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wlast_UNCONNECTED ),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wstrb_UNCONNECTED [7:0]),
        .m_axi_wuser(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wuser_UNCONNECTED [0]),
        .m_axi_wvalid(\NLW_gen_fifo_generator.fifo_generator_inst_m_axi_wvalid_UNCONNECTED ),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tlast(int_tlast_4),
        .m_axis_tready(int_tready_0),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(int_tvalid_8),
        .overflow(\NLW_gen_fifo_generator.fifo_generator_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_gen_fifo_generator.fifo_generator_inst_prog_empty_UNCONNECTED ),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(\NLW_gen_fifo_generator.fifo_generator_inst_prog_full_UNCONNECTED ),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_rd_data_count_UNCONNECTED [9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(\NLW_gen_fifo_generator.fifo_generator_inst_rd_rst_busy_UNCONNECTED ),
        .rst(1'b0),
        .s_aclk(ACLK),
        .s_aclk_en(1'b1),
        .s_aresetn(s_and_m_aresetn_i),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_arready_UNCONNECTED ),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_awready_UNCONNECTED ),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bid_UNCONNECTED [3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bresp_UNCONNECTED [1:0]),
        .s_axi_buser(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_buser_UNCONNECTED [0]),
        .s_axi_bvalid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_bvalid_UNCONNECTED ),
        .s_axi_rdata(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rdata_UNCONNECTED [63:0]),
        .s_axi_rid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rid_UNCONNECTED [3:0]),
        .s_axi_rlast(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rlast_UNCONNECTED ),
        .s_axi_rready(1'b0),
        .s_axi_rresp(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rresp_UNCONNECTED [1:0]),
        .s_axi_ruser(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_ruser_UNCONNECTED [0]),
        .s_axi_rvalid(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_rvalid_UNCONNECTED ),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(\NLW_gen_fifo_generator.fifo_generator_inst_s_axi_wready_UNCONNECTED ),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata(Q[63:0]),
        .s_axis_tdest(Q[82]),
        .s_axis_tid(Q[81]),
        .s_axis_tkeep(Q[79:72]),
        .s_axis_tlast(Q[80]),
        .s_axis_tready(p_11_out),
        .s_axis_tstrb(Q[71:64]),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(mi_tvalid),
        .sbiterr(\NLW_gen_fifo_generator.fifo_generator_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(\NLW_gen_fifo_generator.fifo_generator_inst_underflow_UNCONNECTED ),
        .valid(\NLW_gen_fifo_generator.fifo_generator_inst_valid_UNCONNECTED ),
        .wr_ack(\NLW_gen_fifo_generator.fifo_generator_inst_wr_ack_UNCONNECTED ),
        .wr_clk(1'b0),
        .wr_data_count(\NLW_gen_fifo_generator.fifo_generator_inst_wr_data_count_UNCONNECTED [9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(\NLW_gen_fifo_generator.fifo_generator_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_dwidth_converter" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_dwidth_converter
   (int_tready,
    O1,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M_AXIS_ACLK,
    int_tlast,
    m_axis_tid,
    m_axis_tdest,
    M01_AXIS_TREADY,
    int_tvalid,
    M01_AXIS_ARESETN,
    D,
    I1,
    I2);
  output int_tready;
  output O1;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input [0:0]M_AXIS_ACLK;
  input int_tlast;
  input [0:0]m_axis_tid;
  input [0:0]m_axis_tdest;
  input M01_AXIS_TREADY;
  input int_tvalid;
  input M01_AXIS_ARESETN;
  input [7:0]D;
  input [63:0]I1;
  input [7:0]I2;

  wire [7:0]D;
  wire [63:0]I1;
  wire [7:0]I2;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [0:0]M_AXIS_ACLK;
  wire O1;
  wire areset_r;
  wire int_tlast;
  wire int_tready;
  wire int_tvalid;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire n_0_areset_r_i_1__0;

LUT1 #(
    .INIT(2'h1)) 
     areset_r_i_1__0
       (.I0(M01_AXIS_ARESETN),
        .O(n_0_areset_r_i_1__0));
FDRE areset_r_reg
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(n_0_areset_r_i_1__0),
        .Q(areset_r),
        .R(1'b0));
axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D(D),
        .I1(I1),
        .I2(I2),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .O1(int_tready),
        .O2(O1),
        .areset_r(areset_r),
        .int_tlast(int_tlast),
        .int_tvalid(int_tvalid),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_interconnect" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_interconnect
   (O1,
    O2,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    S00_AXIS_TREADY,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M01_AXIS_TREADY,
    S00_AXIS_TVALID,
    ACLK,
    M_AXIS_ACLK,
    M00_AXIS_TREADY,
    ARESETN,
    S00_AXIS_TDEST,
    D,
    M01_AXIS_ARESETN,
    M00_AXIS_ARESETN);
  output O1;
  output O2;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [25:0]M_FIFO_DATA_COUNT;
  output S00_AXIS_TREADY;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input M01_AXIS_TREADY;
  input S00_AXIS_TVALID;
  input ACLK;
  input [1:0]M_AXIS_ACLK;
  input M00_AXIS_TREADY;
  input ARESETN;
  input [0:0]S00_AXIS_TDEST;
  input [81:0]D;
  input M01_AXIS_ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire [81:0]D;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [1:0]M_AXIS_ACLK;
  wire [25:0]M_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [0:0]S00_AXIS_TDEST;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [127:64]mi_tdata;
  wire [1:1]mi_tdest;
  wire [1:1]mi_tid;
  wire [15:8]mi_tkeep;
  wire [1:1]mi_tlast;
  wire [15:8]mi_tstrb;
  wire [1:0]mi_tvalid;
  wire p_11_out;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_axis_switch \gen_switch.axis_switch_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .D({S00_AXIS_TDEST,D}),
        .O1(O1),
        .Q({mi_tdest,mi_tid,mi_tlast,mi_tkeep,mi_tstrb,mi_tdata}),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out),
        .p_23_out(p_23_out));
axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized6 \inst_mi_datapath[0].dynamic_datapath_mi 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK[0]),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT[11:0]),
        .Q({mi_tdest,mi_tid,mi_tlast,mi_tkeep,mi_tstrb,mi_tdata}),
        .mi_tvalid(mi_tvalid[0]),
        .p_23_out(p_23_out));
axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized13 \inst_mi_datapath[1].dynamic_datapath_mi 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK(M_AXIS_ACLK[1]),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT[25:12]),
        .O1(O2),
        .Q({mi_tdest,mi_tid,mi_tlast,mi_tkeep,mi_tstrb,mi_tdata}),
        .mi_tvalid(mi_tvalid[1]),
        .p_11_out(p_11_out));
endmodule

(* C_FAMILY = "kintex7" *) (* C_NUM_MI_SLOTS = "2" *) (* C_NUM_SI_SLOTS = "1" *) 
(* C_SWITCH_MI_REG_CONFIG = "0" *) (* C_SWITCH_SI_REG_CONFIG = "1" *) (* C_SWITCH_MODE = "1" *) 
(* C_SWITCH_MAX_XFERS_PER_ARB = "1" *) (* C_SWITCH_NUM_CYCLES_TIMEOUT = "0" *) (* C_SWITCH_TDATA_WIDTH = "64" *) 
(* C_SWITCH_TID_WIDTH = "1" *) (* C_SWITCH_TDEST_WIDTH = "1" *) (* C_SWITCH_TUSER_WIDTH = "8" *) 
(* C_SWITCH_SIGNAL_SET = "127" *) (* C_SWITCH_ACLK_RATIO = "12" *) (* C_SWITCH_USE_ACLKEN = "0" *) 
(* C_SYNCHRONIZER_STAGE = "2" *) (* C_M00_AXIS_CONNECTIVITY = "16'b0000000000000001" *) (* C_M01_AXIS_CONNECTIVITY = "16'b0000000000000001" *) 
(* C_M02_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M03_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M04_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M05_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M06_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M07_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M08_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M09_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M10_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M11_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M12_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M13_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M14_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M15_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M00_AXIS_BASETDEST = "0" *) 
(* C_M01_AXIS_BASETDEST = "1" *) (* C_M02_AXIS_BASETDEST = "2" *) (* C_M03_AXIS_BASETDEST = "3" *) 
(* C_M04_AXIS_BASETDEST = "4" *) (* C_M05_AXIS_BASETDEST = "5" *) (* C_M06_AXIS_BASETDEST = "6" *) 
(* C_M07_AXIS_BASETDEST = "7" *) (* C_M08_AXIS_BASETDEST = "8" *) (* C_M09_AXIS_BASETDEST = "9" *) 
(* C_M10_AXIS_BASETDEST = "10" *) (* C_M11_AXIS_BASETDEST = "11" *) (* C_M12_AXIS_BASETDEST = "12" *) 
(* C_M13_AXIS_BASETDEST = "13" *) (* C_M14_AXIS_BASETDEST = "14" *) (* C_M15_AXIS_BASETDEST = "15" *) 
(* C_M00_AXIS_HIGHTDEST = "0" *) (* C_M01_AXIS_HIGHTDEST = "1" *) (* C_M02_AXIS_HIGHTDEST = "2" *) 
(* C_M03_AXIS_HIGHTDEST = "3" *) (* C_M04_AXIS_HIGHTDEST = "4" *) (* C_M05_AXIS_HIGHTDEST = "5" *) 
(* C_M06_AXIS_HIGHTDEST = "6" *) (* C_M07_AXIS_HIGHTDEST = "7" *) (* C_M08_AXIS_HIGHTDEST = "8" *) 
(* C_M09_AXIS_HIGHTDEST = "9" *) (* C_M10_AXIS_HIGHTDEST = "10" *) (* C_M11_AXIS_HIGHTDEST = "11" *) 
(* C_M12_AXIS_HIGHTDEST = "12" *) (* C_M13_AXIS_HIGHTDEST = "13" *) (* C_M14_AXIS_HIGHTDEST = "14" *) 
(* C_M15_AXIS_HIGHTDEST = "15" *) (* C_S00_AXIS_TDATA_WIDTH = "64" *) (* C_S01_AXIS_TDATA_WIDTH = "8" *) 
(* C_S02_AXIS_TDATA_WIDTH = "8" *) (* C_S03_AXIS_TDATA_WIDTH = "8" *) (* C_S04_AXIS_TDATA_WIDTH = "8" *) 
(* C_S05_AXIS_TDATA_WIDTH = "8" *) (* C_S06_AXIS_TDATA_WIDTH = "8" *) (* C_S07_AXIS_TDATA_WIDTH = "8" *) 
(* C_S08_AXIS_TDATA_WIDTH = "8" *) (* C_S09_AXIS_TDATA_WIDTH = "8" *) (* C_S10_AXIS_TDATA_WIDTH = "8" *) 
(* C_S11_AXIS_TDATA_WIDTH = "8" *) (* C_S12_AXIS_TDATA_WIDTH = "8" *) (* C_S13_AXIS_TDATA_WIDTH = "8" *) 
(* C_S14_AXIS_TDATA_WIDTH = "8" *) (* C_S15_AXIS_TDATA_WIDTH = "8" *) (* C_S00_AXIS_TUSER_WIDTH = "8" *) 
(* C_S01_AXIS_TUSER_WIDTH = "1" *) (* C_S02_AXIS_TUSER_WIDTH = "1" *) (* C_S03_AXIS_TUSER_WIDTH = "1" *) 
(* C_S04_AXIS_TUSER_WIDTH = "1" *) (* C_S05_AXIS_TUSER_WIDTH = "1" *) (* C_S06_AXIS_TUSER_WIDTH = "1" *) 
(* C_S07_AXIS_TUSER_WIDTH = "1" *) (* C_S08_AXIS_TUSER_WIDTH = "1" *) (* C_S09_AXIS_TUSER_WIDTH = "1" *) 
(* C_S10_AXIS_TUSER_WIDTH = "1" *) (* C_S11_AXIS_TUSER_WIDTH = "1" *) (* C_S12_AXIS_TUSER_WIDTH = "1" *) 
(* C_S13_AXIS_TUSER_WIDTH = "1" *) (* C_S14_AXIS_TUSER_WIDTH = "1" *) (* C_S15_AXIS_TUSER_WIDTH = "1" *) 
(* C_S00_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S01_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S02_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S03_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S04_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S05_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S06_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S07_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S08_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S09_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S10_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S11_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S12_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S13_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S14_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S15_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S00_AXIS_ACLK_RATIO = "12" *) (* C_S01_AXIS_ACLK_RATIO = "12" *) 
(* C_S02_AXIS_ACLK_RATIO = "12" *) (* C_S03_AXIS_ACLK_RATIO = "12" *) (* C_S04_AXIS_ACLK_RATIO = "12" *) 
(* C_S05_AXIS_ACLK_RATIO = "12" *) (* C_S06_AXIS_ACLK_RATIO = "12" *) (* C_S07_AXIS_ACLK_RATIO = "12" *) 
(* C_S08_AXIS_ACLK_RATIO = "12" *) (* C_S09_AXIS_ACLK_RATIO = "12" *) (* C_S10_AXIS_ACLK_RATIO = "12" *) 
(* C_S11_AXIS_ACLK_RATIO = "12" *) (* C_S12_AXIS_ACLK_RATIO = "12" *) (* C_S13_AXIS_ACLK_RATIO = "12" *) 
(* C_S14_AXIS_ACLK_RATIO = "12" *) (* C_S15_AXIS_ACLK_RATIO = "12" *) (* C_S00_AXIS_REG_CONFIG = "0" *) 
(* C_S01_AXIS_REG_CONFIG = "0" *) (* C_S02_AXIS_REG_CONFIG = "0" *) (* C_S03_AXIS_REG_CONFIG = "0" *) 
(* C_S04_AXIS_REG_CONFIG = "0" *) (* C_S05_AXIS_REG_CONFIG = "0" *) (* C_S06_AXIS_REG_CONFIG = "0" *) 
(* C_S07_AXIS_REG_CONFIG = "0" *) (* C_S08_AXIS_REG_CONFIG = "0" *) (* C_S09_AXIS_REG_CONFIG = "0" *) 
(* C_S10_AXIS_REG_CONFIG = "0" *) (* C_S11_AXIS_REG_CONFIG = "0" *) (* C_S12_AXIS_REG_CONFIG = "0" *) 
(* C_S13_AXIS_REG_CONFIG = "0" *) (* C_S14_AXIS_REG_CONFIG = "0" *) (* C_S15_AXIS_REG_CONFIG = "0" *) 
(* C_S00_AXIS_FIFO_DEPTH = "32" *) (* C_S01_AXIS_FIFO_DEPTH = "32" *) (* C_S02_AXIS_FIFO_DEPTH = "32" *) 
(* C_S03_AXIS_FIFO_DEPTH = "32" *) (* C_S04_AXIS_FIFO_DEPTH = "32" *) (* C_S05_AXIS_FIFO_DEPTH = "32" *) 
(* C_S06_AXIS_FIFO_DEPTH = "32" *) (* C_S07_AXIS_FIFO_DEPTH = "32" *) (* C_S08_AXIS_FIFO_DEPTH = "32" *) 
(* C_S09_AXIS_FIFO_DEPTH = "32" *) (* C_S10_AXIS_FIFO_DEPTH = "32" *) (* C_S11_AXIS_FIFO_DEPTH = "32" *) 
(* C_S12_AXIS_FIFO_DEPTH = "32" *) (* C_S13_AXIS_FIFO_DEPTH = "32" *) (* C_S14_AXIS_FIFO_DEPTH = "32" *) 
(* C_S15_AXIS_FIFO_DEPTH = "32" *) (* C_S00_AXIS_FIFO_MODE = "0" *) (* C_S01_AXIS_FIFO_MODE = "0" *) 
(* C_S02_AXIS_FIFO_MODE = "0" *) (* C_S03_AXIS_FIFO_MODE = "0" *) (* C_S04_AXIS_FIFO_MODE = "0" *) 
(* C_S05_AXIS_FIFO_MODE = "0" *) (* C_S06_AXIS_FIFO_MODE = "0" *) (* C_S07_AXIS_FIFO_MODE = "0" *) 
(* C_S08_AXIS_FIFO_MODE = "0" *) (* C_S09_AXIS_FIFO_MODE = "0" *) (* C_S10_AXIS_FIFO_MODE = "0" *) 
(* C_S11_AXIS_FIFO_MODE = "0" *) (* C_S12_AXIS_FIFO_MODE = "0" *) (* C_S13_AXIS_FIFO_MODE = "0" *) 
(* C_S14_AXIS_FIFO_MODE = "0" *) (* C_S15_AXIS_FIFO_MODE = "0" *) (* C_M00_AXIS_TDATA_WIDTH = "64" *) 
(* C_M01_AXIS_TDATA_WIDTH = "8" *) (* C_M02_AXIS_TDATA_WIDTH = "8" *) (* C_M03_AXIS_TDATA_WIDTH = "8" *) 
(* C_M04_AXIS_TDATA_WIDTH = "8" *) (* C_M05_AXIS_TDATA_WIDTH = "8" *) (* C_M06_AXIS_TDATA_WIDTH = "8" *) 
(* C_M07_AXIS_TDATA_WIDTH = "8" *) (* C_M08_AXIS_TDATA_WIDTH = "8" *) (* C_M09_AXIS_TDATA_WIDTH = "8" *) 
(* C_M10_AXIS_TDATA_WIDTH = "8" *) (* C_M11_AXIS_TDATA_WIDTH = "8" *) (* C_M12_AXIS_TDATA_WIDTH = "8" *) 
(* C_M13_AXIS_TDATA_WIDTH = "8" *) (* C_M14_AXIS_TDATA_WIDTH = "8" *) (* C_M15_AXIS_TDATA_WIDTH = "8" *) 
(* C_M00_AXIS_TUSER_WIDTH = "8" *) (* C_M01_AXIS_TUSER_WIDTH = "1" *) (* C_M02_AXIS_TUSER_WIDTH = "1" *) 
(* C_M03_AXIS_TUSER_WIDTH = "1" *) (* C_M04_AXIS_TUSER_WIDTH = "1" *) (* C_M05_AXIS_TUSER_WIDTH = "1" *) 
(* C_M06_AXIS_TUSER_WIDTH = "1" *) (* C_M07_AXIS_TUSER_WIDTH = "1" *) (* C_M08_AXIS_TUSER_WIDTH = "1" *) 
(* C_M09_AXIS_TUSER_WIDTH = "1" *) (* C_M10_AXIS_TUSER_WIDTH = "1" *) (* C_M11_AXIS_TUSER_WIDTH = "1" *) 
(* C_M12_AXIS_TUSER_WIDTH = "1" *) (* C_M13_AXIS_TUSER_WIDTH = "1" *) (* C_M14_AXIS_TUSER_WIDTH = "1" *) 
(* C_M15_AXIS_TUSER_WIDTH = "1" *) (* C_M00_AXIS_ACLK_RATIO = "12" *) (* C_M01_AXIS_ACLK_RATIO = "12" *) 
(* C_M02_AXIS_ACLK_RATIO = "12" *) (* C_M03_AXIS_ACLK_RATIO = "12" *) (* C_M04_AXIS_ACLK_RATIO = "12" *) 
(* C_M05_AXIS_ACLK_RATIO = "12" *) (* C_M06_AXIS_ACLK_RATIO = "12" *) (* C_M07_AXIS_ACLK_RATIO = "12" *) 
(* C_M08_AXIS_ACLK_RATIO = "12" *) (* C_M09_AXIS_ACLK_RATIO = "12" *) (* C_M10_AXIS_ACLK_RATIO = "12" *) 
(* C_M11_AXIS_ACLK_RATIO = "12" *) (* C_M12_AXIS_ACLK_RATIO = "12" *) (* C_M13_AXIS_ACLK_RATIO = "12" *) 
(* C_M14_AXIS_ACLK_RATIO = "12" *) (* C_M15_AXIS_ACLK_RATIO = "12" *) (* C_M00_AXIS_REG_CONFIG = "0" *) 
(* C_M01_AXIS_REG_CONFIG = "0" *) (* C_M02_AXIS_REG_CONFIG = "0" *) (* C_M03_AXIS_REG_CONFIG = "0" *) 
(* C_M04_AXIS_REG_CONFIG = "0" *) (* C_M05_AXIS_REG_CONFIG = "0" *) (* C_M06_AXIS_REG_CONFIG = "0" *) 
(* C_M07_AXIS_REG_CONFIG = "0" *) (* C_M08_AXIS_REG_CONFIG = "0" *) (* C_M09_AXIS_REG_CONFIG = "0" *) 
(* C_M10_AXIS_REG_CONFIG = "0" *) (* C_M11_AXIS_REG_CONFIG = "0" *) (* C_M12_AXIS_REG_CONFIG = "0" *) 
(* C_M13_AXIS_REG_CONFIG = "0" *) (* C_M14_AXIS_REG_CONFIG = "0" *) (* C_M15_AXIS_REG_CONFIG = "0" *) 
(* C_M00_AXIS_IS_ACLK_ASYNC = "1" *) (* C_M01_AXIS_IS_ACLK_ASYNC = "1" *) (* C_M02_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M03_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M04_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M05_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M06_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M07_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M08_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M09_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M10_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M11_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M12_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M13_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M14_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M15_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M00_AXIS_FIFO_DEPTH = "2048" *) (* C_M01_AXIS_FIFO_DEPTH = "8192" *) 
(* C_M02_AXIS_FIFO_DEPTH = "32" *) (* C_M03_AXIS_FIFO_DEPTH = "32" *) (* C_M04_AXIS_FIFO_DEPTH = "32" *) 
(* C_M05_AXIS_FIFO_DEPTH = "32" *) (* C_M06_AXIS_FIFO_DEPTH = "32" *) (* C_M07_AXIS_FIFO_DEPTH = "32" *) 
(* C_M08_AXIS_FIFO_DEPTH = "32" *) (* C_M09_AXIS_FIFO_DEPTH = "32" *) (* C_M10_AXIS_FIFO_DEPTH = "32" *) 
(* C_M11_AXIS_FIFO_DEPTH = "32" *) (* C_M12_AXIS_FIFO_DEPTH = "32" *) (* C_M13_AXIS_FIFO_DEPTH = "32" *) 
(* C_M14_AXIS_FIFO_DEPTH = "32" *) (* C_M15_AXIS_FIFO_DEPTH = "32" *) (* C_M00_AXIS_FIFO_MODE = "1" *) 
(* C_M01_AXIS_FIFO_MODE = "2" *) (* C_M02_AXIS_FIFO_MODE = "0" *) (* C_M03_AXIS_FIFO_MODE = "0" *) 
(* C_M04_AXIS_FIFO_MODE = "0" *) (* C_M05_AXIS_FIFO_MODE = "0" *) (* C_M06_AXIS_FIFO_MODE = "0" *) 
(* C_M07_AXIS_FIFO_MODE = "0" *) (* C_M08_AXIS_FIFO_MODE = "0" *) (* C_M09_AXIS_FIFO_MODE = "0" *) 
(* C_M10_AXIS_FIFO_MODE = "0" *) (* C_M11_AXIS_FIFO_MODE = "0" *) (* C_M12_AXIS_FIFO_MODE = "0" *) 
(* C_M13_AXIS_FIFO_MODE = "0" *) (* C_M14_AXIS_FIFO_MODE = "0" *) (* C_M15_AXIS_FIFO_MODE = "0" *) 
(* C_AXIS_TDATA_MAX_WIDTH = "64" *) (* C_AXIS_TUSER_MAX_WIDTH = "8" *) (* P_M_AXIS_CONNECTIVITY_ARRAY = "16'b0000000000000011" *) 
(* P_M_AXIS_BASETDEST_ARRAY = "16'b1010101010101010" *) (* P_M_AXIS_HIGHTDEST_ARRAY = "16'b1010101010101010" *) (* P_S_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000000" *) 
(* P_S_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000" *) (* P_S_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
(* P_S_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000" *) (* P_S_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* P_M_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000000" *) (* P_M_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000001000" *) (* P_M_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
(* P_M_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001" *) (* P_M_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000001000000000000000000000000000000000100000000000" *) 
(* P_M_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001" *) (* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_interconnect_16x16_top" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_interconnect_16x16_top
   (ACLK,
    ARESETN,
    ACLKEN,
    S00_AXIS_ACLK,
    S01_AXIS_ACLK,
    S02_AXIS_ACLK,
    S03_AXIS_ACLK,
    S04_AXIS_ACLK,
    S05_AXIS_ACLK,
    S06_AXIS_ACLK,
    S07_AXIS_ACLK,
    S08_AXIS_ACLK,
    S09_AXIS_ACLK,
    S10_AXIS_ACLK,
    S11_AXIS_ACLK,
    S12_AXIS_ACLK,
    S13_AXIS_ACLK,
    S14_AXIS_ACLK,
    S15_AXIS_ACLK,
    S00_AXIS_ARESETN,
    S01_AXIS_ARESETN,
    S02_AXIS_ARESETN,
    S03_AXIS_ARESETN,
    S04_AXIS_ARESETN,
    S05_AXIS_ARESETN,
    S06_AXIS_ARESETN,
    S07_AXIS_ARESETN,
    S08_AXIS_ARESETN,
    S09_AXIS_ARESETN,
    S10_AXIS_ARESETN,
    S11_AXIS_ARESETN,
    S12_AXIS_ARESETN,
    S13_AXIS_ARESETN,
    S14_AXIS_ARESETN,
    S15_AXIS_ARESETN,
    S00_AXIS_ACLKEN,
    S01_AXIS_ACLKEN,
    S02_AXIS_ACLKEN,
    S03_AXIS_ACLKEN,
    S04_AXIS_ACLKEN,
    S05_AXIS_ACLKEN,
    S06_AXIS_ACLKEN,
    S07_AXIS_ACLKEN,
    S08_AXIS_ACLKEN,
    S09_AXIS_ACLKEN,
    S10_AXIS_ACLKEN,
    S11_AXIS_ACLKEN,
    S12_AXIS_ACLKEN,
    S13_AXIS_ACLKEN,
    S14_AXIS_ACLKEN,
    S15_AXIS_ACLKEN,
    S00_AXIS_TVALID,
    S01_AXIS_TVALID,
    S02_AXIS_TVALID,
    S03_AXIS_TVALID,
    S04_AXIS_TVALID,
    S05_AXIS_TVALID,
    S06_AXIS_TVALID,
    S07_AXIS_TVALID,
    S08_AXIS_TVALID,
    S09_AXIS_TVALID,
    S10_AXIS_TVALID,
    S11_AXIS_TVALID,
    S12_AXIS_TVALID,
    S13_AXIS_TVALID,
    S14_AXIS_TVALID,
    S15_AXIS_TVALID,
    S00_AXIS_TREADY,
    S01_AXIS_TREADY,
    S02_AXIS_TREADY,
    S03_AXIS_TREADY,
    S04_AXIS_TREADY,
    S05_AXIS_TREADY,
    S06_AXIS_TREADY,
    S07_AXIS_TREADY,
    S08_AXIS_TREADY,
    S09_AXIS_TREADY,
    S10_AXIS_TREADY,
    S11_AXIS_TREADY,
    S12_AXIS_TREADY,
    S13_AXIS_TREADY,
    S14_AXIS_TREADY,
    S15_AXIS_TREADY,
    S00_AXIS_TDATA,
    S01_AXIS_TDATA,
    S02_AXIS_TDATA,
    S03_AXIS_TDATA,
    S04_AXIS_TDATA,
    S05_AXIS_TDATA,
    S06_AXIS_TDATA,
    S07_AXIS_TDATA,
    S08_AXIS_TDATA,
    S09_AXIS_TDATA,
    S10_AXIS_TDATA,
    S11_AXIS_TDATA,
    S12_AXIS_TDATA,
    S13_AXIS_TDATA,
    S14_AXIS_TDATA,
    S15_AXIS_TDATA,
    S00_AXIS_TSTRB,
    S01_AXIS_TSTRB,
    S02_AXIS_TSTRB,
    S03_AXIS_TSTRB,
    S04_AXIS_TSTRB,
    S05_AXIS_TSTRB,
    S06_AXIS_TSTRB,
    S07_AXIS_TSTRB,
    S08_AXIS_TSTRB,
    S09_AXIS_TSTRB,
    S10_AXIS_TSTRB,
    S11_AXIS_TSTRB,
    S12_AXIS_TSTRB,
    S13_AXIS_TSTRB,
    S14_AXIS_TSTRB,
    S15_AXIS_TSTRB,
    S00_AXIS_TKEEP,
    S01_AXIS_TKEEP,
    S02_AXIS_TKEEP,
    S03_AXIS_TKEEP,
    S04_AXIS_TKEEP,
    S05_AXIS_TKEEP,
    S06_AXIS_TKEEP,
    S07_AXIS_TKEEP,
    S08_AXIS_TKEEP,
    S09_AXIS_TKEEP,
    S10_AXIS_TKEEP,
    S11_AXIS_TKEEP,
    S12_AXIS_TKEEP,
    S13_AXIS_TKEEP,
    S14_AXIS_TKEEP,
    S15_AXIS_TKEEP,
    S00_AXIS_TLAST,
    S01_AXIS_TLAST,
    S02_AXIS_TLAST,
    S03_AXIS_TLAST,
    S04_AXIS_TLAST,
    S05_AXIS_TLAST,
    S06_AXIS_TLAST,
    S07_AXIS_TLAST,
    S08_AXIS_TLAST,
    S09_AXIS_TLAST,
    S10_AXIS_TLAST,
    S11_AXIS_TLAST,
    S12_AXIS_TLAST,
    S13_AXIS_TLAST,
    S14_AXIS_TLAST,
    S15_AXIS_TLAST,
    S00_AXIS_TID,
    S01_AXIS_TID,
    S02_AXIS_TID,
    S03_AXIS_TID,
    S04_AXIS_TID,
    S05_AXIS_TID,
    S06_AXIS_TID,
    S07_AXIS_TID,
    S08_AXIS_TID,
    S09_AXIS_TID,
    S10_AXIS_TID,
    S11_AXIS_TID,
    S12_AXIS_TID,
    S13_AXIS_TID,
    S14_AXIS_TID,
    S15_AXIS_TID,
    S00_AXIS_TDEST,
    S01_AXIS_TDEST,
    S02_AXIS_TDEST,
    S03_AXIS_TDEST,
    S04_AXIS_TDEST,
    S05_AXIS_TDEST,
    S06_AXIS_TDEST,
    S07_AXIS_TDEST,
    S08_AXIS_TDEST,
    S09_AXIS_TDEST,
    S10_AXIS_TDEST,
    S11_AXIS_TDEST,
    S12_AXIS_TDEST,
    S13_AXIS_TDEST,
    S14_AXIS_TDEST,
    S15_AXIS_TDEST,
    S00_AXIS_TUSER,
    S01_AXIS_TUSER,
    S02_AXIS_TUSER,
    S03_AXIS_TUSER,
    S04_AXIS_TUSER,
    S05_AXIS_TUSER,
    S06_AXIS_TUSER,
    S07_AXIS_TUSER,
    S08_AXIS_TUSER,
    S09_AXIS_TUSER,
    S10_AXIS_TUSER,
    S11_AXIS_TUSER,
    S12_AXIS_TUSER,
    S13_AXIS_TUSER,
    S14_AXIS_TUSER,
    S15_AXIS_TUSER,
    M00_AXIS_ACLK,
    M01_AXIS_ACLK,
    M02_AXIS_ACLK,
    M03_AXIS_ACLK,
    M04_AXIS_ACLK,
    M05_AXIS_ACLK,
    M06_AXIS_ACLK,
    M07_AXIS_ACLK,
    M08_AXIS_ACLK,
    M09_AXIS_ACLK,
    M10_AXIS_ACLK,
    M11_AXIS_ACLK,
    M12_AXIS_ACLK,
    M13_AXIS_ACLK,
    M14_AXIS_ACLK,
    M15_AXIS_ACLK,
    M00_AXIS_ARESETN,
    M01_AXIS_ARESETN,
    M02_AXIS_ARESETN,
    M03_AXIS_ARESETN,
    M04_AXIS_ARESETN,
    M05_AXIS_ARESETN,
    M06_AXIS_ARESETN,
    M07_AXIS_ARESETN,
    M08_AXIS_ARESETN,
    M09_AXIS_ARESETN,
    M10_AXIS_ARESETN,
    M11_AXIS_ARESETN,
    M12_AXIS_ARESETN,
    M13_AXIS_ARESETN,
    M14_AXIS_ARESETN,
    M15_AXIS_ARESETN,
    M00_AXIS_ACLKEN,
    M01_AXIS_ACLKEN,
    M02_AXIS_ACLKEN,
    M03_AXIS_ACLKEN,
    M04_AXIS_ACLKEN,
    M05_AXIS_ACLKEN,
    M06_AXIS_ACLKEN,
    M07_AXIS_ACLKEN,
    M08_AXIS_ACLKEN,
    M09_AXIS_ACLKEN,
    M10_AXIS_ACLKEN,
    M11_AXIS_ACLKEN,
    M12_AXIS_ACLKEN,
    M13_AXIS_ACLKEN,
    M14_AXIS_ACLKEN,
    M15_AXIS_ACLKEN,
    M00_AXIS_TVALID,
    M01_AXIS_TVALID,
    M02_AXIS_TVALID,
    M03_AXIS_TVALID,
    M04_AXIS_TVALID,
    M05_AXIS_TVALID,
    M06_AXIS_TVALID,
    M07_AXIS_TVALID,
    M08_AXIS_TVALID,
    M09_AXIS_TVALID,
    M10_AXIS_TVALID,
    M11_AXIS_TVALID,
    M12_AXIS_TVALID,
    M13_AXIS_TVALID,
    M14_AXIS_TVALID,
    M15_AXIS_TVALID,
    M00_AXIS_TREADY,
    M01_AXIS_TREADY,
    M02_AXIS_TREADY,
    M03_AXIS_TREADY,
    M04_AXIS_TREADY,
    M05_AXIS_TREADY,
    M06_AXIS_TREADY,
    M07_AXIS_TREADY,
    M08_AXIS_TREADY,
    M09_AXIS_TREADY,
    M10_AXIS_TREADY,
    M11_AXIS_TREADY,
    M12_AXIS_TREADY,
    M13_AXIS_TREADY,
    M14_AXIS_TREADY,
    M15_AXIS_TREADY,
    M00_AXIS_TDATA,
    M01_AXIS_TDATA,
    M02_AXIS_TDATA,
    M03_AXIS_TDATA,
    M04_AXIS_TDATA,
    M05_AXIS_TDATA,
    M06_AXIS_TDATA,
    M07_AXIS_TDATA,
    M08_AXIS_TDATA,
    M09_AXIS_TDATA,
    M10_AXIS_TDATA,
    M11_AXIS_TDATA,
    M12_AXIS_TDATA,
    M13_AXIS_TDATA,
    M14_AXIS_TDATA,
    M15_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M01_AXIS_TSTRB,
    M02_AXIS_TSTRB,
    M03_AXIS_TSTRB,
    M04_AXIS_TSTRB,
    M05_AXIS_TSTRB,
    M06_AXIS_TSTRB,
    M07_AXIS_TSTRB,
    M08_AXIS_TSTRB,
    M09_AXIS_TSTRB,
    M10_AXIS_TSTRB,
    M11_AXIS_TSTRB,
    M12_AXIS_TSTRB,
    M13_AXIS_TSTRB,
    M14_AXIS_TSTRB,
    M15_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M01_AXIS_TKEEP,
    M02_AXIS_TKEEP,
    M03_AXIS_TKEEP,
    M04_AXIS_TKEEP,
    M05_AXIS_TKEEP,
    M06_AXIS_TKEEP,
    M07_AXIS_TKEEP,
    M08_AXIS_TKEEP,
    M09_AXIS_TKEEP,
    M10_AXIS_TKEEP,
    M11_AXIS_TKEEP,
    M12_AXIS_TKEEP,
    M13_AXIS_TKEEP,
    M14_AXIS_TKEEP,
    M15_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M01_AXIS_TLAST,
    M02_AXIS_TLAST,
    M03_AXIS_TLAST,
    M04_AXIS_TLAST,
    M05_AXIS_TLAST,
    M06_AXIS_TLAST,
    M07_AXIS_TLAST,
    M08_AXIS_TLAST,
    M09_AXIS_TLAST,
    M10_AXIS_TLAST,
    M11_AXIS_TLAST,
    M12_AXIS_TLAST,
    M13_AXIS_TLAST,
    M14_AXIS_TLAST,
    M15_AXIS_TLAST,
    M00_AXIS_TID,
    M01_AXIS_TID,
    M02_AXIS_TID,
    M03_AXIS_TID,
    M04_AXIS_TID,
    M05_AXIS_TID,
    M06_AXIS_TID,
    M07_AXIS_TID,
    M08_AXIS_TID,
    M09_AXIS_TID,
    M10_AXIS_TID,
    M11_AXIS_TID,
    M12_AXIS_TID,
    M13_AXIS_TID,
    M14_AXIS_TID,
    M15_AXIS_TID,
    M00_AXIS_TDEST,
    M01_AXIS_TDEST,
    M02_AXIS_TDEST,
    M03_AXIS_TDEST,
    M04_AXIS_TDEST,
    M05_AXIS_TDEST,
    M06_AXIS_TDEST,
    M07_AXIS_TDEST,
    M08_AXIS_TDEST,
    M09_AXIS_TDEST,
    M10_AXIS_TDEST,
    M11_AXIS_TDEST,
    M12_AXIS_TDEST,
    M13_AXIS_TDEST,
    M14_AXIS_TDEST,
    M15_AXIS_TDEST,
    M00_AXIS_TUSER,
    M01_AXIS_TUSER,
    M02_AXIS_TUSER,
    M03_AXIS_TUSER,
    M04_AXIS_TUSER,
    M05_AXIS_TUSER,
    M06_AXIS_TUSER,
    M07_AXIS_TUSER,
    M08_AXIS_TUSER,
    M09_AXIS_TUSER,
    M10_AXIS_TUSER,
    M11_AXIS_TUSER,
    M12_AXIS_TUSER,
    M13_AXIS_TUSER,
    M14_AXIS_TUSER,
    M15_AXIS_TUSER,
    S00_ARB_REQ_SUPPRESS,
    S01_ARB_REQ_SUPPRESS,
    S02_ARB_REQ_SUPPRESS,
    S03_ARB_REQ_SUPPRESS,
    S04_ARB_REQ_SUPPRESS,
    S05_ARB_REQ_SUPPRESS,
    S06_ARB_REQ_SUPPRESS,
    S07_ARB_REQ_SUPPRESS,
    S08_ARB_REQ_SUPPRESS,
    S09_ARB_REQ_SUPPRESS,
    S10_ARB_REQ_SUPPRESS,
    S11_ARB_REQ_SUPPRESS,
    S12_ARB_REQ_SUPPRESS,
    S13_ARB_REQ_SUPPRESS,
    S14_ARB_REQ_SUPPRESS,
    S15_ARB_REQ_SUPPRESS,
    S00_DECODE_ERR,
    S01_DECODE_ERR,
    S02_DECODE_ERR,
    S03_DECODE_ERR,
    S04_DECODE_ERR,
    S05_DECODE_ERR,
    S06_DECODE_ERR,
    S07_DECODE_ERR,
    S08_DECODE_ERR,
    S09_DECODE_ERR,
    S10_DECODE_ERR,
    S11_DECODE_ERR,
    S12_DECODE_ERR,
    S13_DECODE_ERR,
    S14_DECODE_ERR,
    S15_DECODE_ERR,
    S00_SPARSE_TKEEP_REMOVED,
    S01_SPARSE_TKEEP_REMOVED,
    S02_SPARSE_TKEEP_REMOVED,
    S03_SPARSE_TKEEP_REMOVED,
    S04_SPARSE_TKEEP_REMOVED,
    S05_SPARSE_TKEEP_REMOVED,
    S06_SPARSE_TKEEP_REMOVED,
    S07_SPARSE_TKEEP_REMOVED,
    S08_SPARSE_TKEEP_REMOVED,
    S09_SPARSE_TKEEP_REMOVED,
    S10_SPARSE_TKEEP_REMOVED,
    S11_SPARSE_TKEEP_REMOVED,
    S12_SPARSE_TKEEP_REMOVED,
    S13_SPARSE_TKEEP_REMOVED,
    S14_SPARSE_TKEEP_REMOVED,
    S15_SPARSE_TKEEP_REMOVED,
    S00_PACKER_ERR,
    S01_PACKER_ERR,
    S02_PACKER_ERR,
    S03_PACKER_ERR,
    S04_PACKER_ERR,
    S05_PACKER_ERR,
    S06_PACKER_ERR,
    S07_PACKER_ERR,
    S08_PACKER_ERR,
    S09_PACKER_ERR,
    S10_PACKER_ERR,
    S11_PACKER_ERR,
    S12_PACKER_ERR,
    S13_PACKER_ERR,
    S14_PACKER_ERR,
    S15_PACKER_ERR,
    S00_FIFO_DATA_COUNT,
    S01_FIFO_DATA_COUNT,
    S02_FIFO_DATA_COUNT,
    S03_FIFO_DATA_COUNT,
    S04_FIFO_DATA_COUNT,
    S05_FIFO_DATA_COUNT,
    S06_FIFO_DATA_COUNT,
    S07_FIFO_DATA_COUNT,
    S08_FIFO_DATA_COUNT,
    S09_FIFO_DATA_COUNT,
    S10_FIFO_DATA_COUNT,
    S11_FIFO_DATA_COUNT,
    S12_FIFO_DATA_COUNT,
    S13_FIFO_DATA_COUNT,
    S14_FIFO_DATA_COUNT,
    S15_FIFO_DATA_COUNT,
    M00_SPARSE_TKEEP_REMOVED,
    M01_SPARSE_TKEEP_REMOVED,
    M02_SPARSE_TKEEP_REMOVED,
    M03_SPARSE_TKEEP_REMOVED,
    M04_SPARSE_TKEEP_REMOVED,
    M05_SPARSE_TKEEP_REMOVED,
    M06_SPARSE_TKEEP_REMOVED,
    M07_SPARSE_TKEEP_REMOVED,
    M08_SPARSE_TKEEP_REMOVED,
    M09_SPARSE_TKEEP_REMOVED,
    M10_SPARSE_TKEEP_REMOVED,
    M11_SPARSE_TKEEP_REMOVED,
    M12_SPARSE_TKEEP_REMOVED,
    M13_SPARSE_TKEEP_REMOVED,
    M14_SPARSE_TKEEP_REMOVED,
    M15_SPARSE_TKEEP_REMOVED,
    M00_PACKER_ERR,
    M01_PACKER_ERR,
    M02_PACKER_ERR,
    M03_PACKER_ERR,
    M04_PACKER_ERR,
    M05_PACKER_ERR,
    M06_PACKER_ERR,
    M07_PACKER_ERR,
    M08_PACKER_ERR,
    M09_PACKER_ERR,
    M10_PACKER_ERR,
    M11_PACKER_ERR,
    M12_PACKER_ERR,
    M13_PACKER_ERR,
    M14_PACKER_ERR,
    M15_PACKER_ERR,
    M00_FIFO_DATA_COUNT,
    M01_FIFO_DATA_COUNT,
    M02_FIFO_DATA_COUNT,
    M03_FIFO_DATA_COUNT,
    M04_FIFO_DATA_COUNT,
    M05_FIFO_DATA_COUNT,
    M06_FIFO_DATA_COUNT,
    M07_FIFO_DATA_COUNT,
    M08_FIFO_DATA_COUNT,
    M09_FIFO_DATA_COUNT,
    M10_FIFO_DATA_COUNT,
    M11_FIFO_DATA_COUNT,
    M12_FIFO_DATA_COUNT,
    M13_FIFO_DATA_COUNT,
    M14_FIFO_DATA_COUNT,
    M15_FIFO_DATA_COUNT);
  input ACLK;
  input ARESETN;
  input ACLKEN;
  input S00_AXIS_ACLK;
  input S01_AXIS_ACLK;
  input S02_AXIS_ACLK;
  input S03_AXIS_ACLK;
  input S04_AXIS_ACLK;
  input S05_AXIS_ACLK;
  input S06_AXIS_ACLK;
  input S07_AXIS_ACLK;
  input S08_AXIS_ACLK;
  input S09_AXIS_ACLK;
  input S10_AXIS_ACLK;
  input S11_AXIS_ACLK;
  input S12_AXIS_ACLK;
  input S13_AXIS_ACLK;
  input S14_AXIS_ACLK;
  input S15_AXIS_ACLK;
  input S00_AXIS_ARESETN;
  input S01_AXIS_ARESETN;
  input S02_AXIS_ARESETN;
  input S03_AXIS_ARESETN;
  input S04_AXIS_ARESETN;
  input S05_AXIS_ARESETN;
  input S06_AXIS_ARESETN;
  input S07_AXIS_ARESETN;
  input S08_AXIS_ARESETN;
  input S09_AXIS_ARESETN;
  input S10_AXIS_ARESETN;
  input S11_AXIS_ARESETN;
  input S12_AXIS_ARESETN;
  input S13_AXIS_ARESETN;
  input S14_AXIS_ARESETN;
  input S15_AXIS_ARESETN;
  input S00_AXIS_ACLKEN;
  input S01_AXIS_ACLKEN;
  input S02_AXIS_ACLKEN;
  input S03_AXIS_ACLKEN;
  input S04_AXIS_ACLKEN;
  input S05_AXIS_ACLKEN;
  input S06_AXIS_ACLKEN;
  input S07_AXIS_ACLKEN;
  input S08_AXIS_ACLKEN;
  input S09_AXIS_ACLKEN;
  input S10_AXIS_ACLKEN;
  input S11_AXIS_ACLKEN;
  input S12_AXIS_ACLKEN;
  input S13_AXIS_ACLKEN;
  input S14_AXIS_ACLKEN;
  input S15_AXIS_ACLKEN;
  input S00_AXIS_TVALID;
  input S01_AXIS_TVALID;
  input S02_AXIS_TVALID;
  input S03_AXIS_TVALID;
  input S04_AXIS_TVALID;
  input S05_AXIS_TVALID;
  input S06_AXIS_TVALID;
  input S07_AXIS_TVALID;
  input S08_AXIS_TVALID;
  input S09_AXIS_TVALID;
  input S10_AXIS_TVALID;
  input S11_AXIS_TVALID;
  input S12_AXIS_TVALID;
  input S13_AXIS_TVALID;
  input S14_AXIS_TVALID;
  input S15_AXIS_TVALID;
  output S00_AXIS_TREADY;
  output S01_AXIS_TREADY;
  output S02_AXIS_TREADY;
  output S03_AXIS_TREADY;
  output S04_AXIS_TREADY;
  output S05_AXIS_TREADY;
  output S06_AXIS_TREADY;
  output S07_AXIS_TREADY;
  output S08_AXIS_TREADY;
  output S09_AXIS_TREADY;
  output S10_AXIS_TREADY;
  output S11_AXIS_TREADY;
  output S12_AXIS_TREADY;
  output S13_AXIS_TREADY;
  output S14_AXIS_TREADY;
  output S15_AXIS_TREADY;
  input [63:0]S00_AXIS_TDATA;
  input [7:0]S01_AXIS_TDATA;
  input [7:0]S02_AXIS_TDATA;
  input [7:0]S03_AXIS_TDATA;
  input [7:0]S04_AXIS_TDATA;
  input [7:0]S05_AXIS_TDATA;
  input [7:0]S06_AXIS_TDATA;
  input [7:0]S07_AXIS_TDATA;
  input [7:0]S08_AXIS_TDATA;
  input [7:0]S09_AXIS_TDATA;
  input [7:0]S10_AXIS_TDATA;
  input [7:0]S11_AXIS_TDATA;
  input [7:0]S12_AXIS_TDATA;
  input [7:0]S13_AXIS_TDATA;
  input [7:0]S14_AXIS_TDATA;
  input [7:0]S15_AXIS_TDATA;
  input [7:0]S00_AXIS_TSTRB;
  input [0:0]S01_AXIS_TSTRB;
  input [0:0]S02_AXIS_TSTRB;
  input [0:0]S03_AXIS_TSTRB;
  input [0:0]S04_AXIS_TSTRB;
  input [0:0]S05_AXIS_TSTRB;
  input [0:0]S06_AXIS_TSTRB;
  input [0:0]S07_AXIS_TSTRB;
  input [0:0]S08_AXIS_TSTRB;
  input [0:0]S09_AXIS_TSTRB;
  input [0:0]S10_AXIS_TSTRB;
  input [0:0]S11_AXIS_TSTRB;
  input [0:0]S12_AXIS_TSTRB;
  input [0:0]S13_AXIS_TSTRB;
  input [0:0]S14_AXIS_TSTRB;
  input [0:0]S15_AXIS_TSTRB;
  input [7:0]S00_AXIS_TKEEP;
  input [0:0]S01_AXIS_TKEEP;
  input [0:0]S02_AXIS_TKEEP;
  input [0:0]S03_AXIS_TKEEP;
  input [0:0]S04_AXIS_TKEEP;
  input [0:0]S05_AXIS_TKEEP;
  input [0:0]S06_AXIS_TKEEP;
  input [0:0]S07_AXIS_TKEEP;
  input [0:0]S08_AXIS_TKEEP;
  input [0:0]S09_AXIS_TKEEP;
  input [0:0]S10_AXIS_TKEEP;
  input [0:0]S11_AXIS_TKEEP;
  input [0:0]S12_AXIS_TKEEP;
  input [0:0]S13_AXIS_TKEEP;
  input [0:0]S14_AXIS_TKEEP;
  input [0:0]S15_AXIS_TKEEP;
  input S00_AXIS_TLAST;
  input S01_AXIS_TLAST;
  input S02_AXIS_TLAST;
  input S03_AXIS_TLAST;
  input S04_AXIS_TLAST;
  input S05_AXIS_TLAST;
  input S06_AXIS_TLAST;
  input S07_AXIS_TLAST;
  input S08_AXIS_TLAST;
  input S09_AXIS_TLAST;
  input S10_AXIS_TLAST;
  input S11_AXIS_TLAST;
  input S12_AXIS_TLAST;
  input S13_AXIS_TLAST;
  input S14_AXIS_TLAST;
  input S15_AXIS_TLAST;
  input [0:0]S00_AXIS_TID;
  input [0:0]S01_AXIS_TID;
  input [0:0]S02_AXIS_TID;
  input [0:0]S03_AXIS_TID;
  input [0:0]S04_AXIS_TID;
  input [0:0]S05_AXIS_TID;
  input [0:0]S06_AXIS_TID;
  input [0:0]S07_AXIS_TID;
  input [0:0]S08_AXIS_TID;
  input [0:0]S09_AXIS_TID;
  input [0:0]S10_AXIS_TID;
  input [0:0]S11_AXIS_TID;
  input [0:0]S12_AXIS_TID;
  input [0:0]S13_AXIS_TID;
  input [0:0]S14_AXIS_TID;
  input [0:0]S15_AXIS_TID;
  input [0:0]S00_AXIS_TDEST;
  input [0:0]S01_AXIS_TDEST;
  input [0:0]S02_AXIS_TDEST;
  input [0:0]S03_AXIS_TDEST;
  input [0:0]S04_AXIS_TDEST;
  input [0:0]S05_AXIS_TDEST;
  input [0:0]S06_AXIS_TDEST;
  input [0:0]S07_AXIS_TDEST;
  input [0:0]S08_AXIS_TDEST;
  input [0:0]S09_AXIS_TDEST;
  input [0:0]S10_AXIS_TDEST;
  input [0:0]S11_AXIS_TDEST;
  input [0:0]S12_AXIS_TDEST;
  input [0:0]S13_AXIS_TDEST;
  input [0:0]S14_AXIS_TDEST;
  input [0:0]S15_AXIS_TDEST;
  input [7:0]S00_AXIS_TUSER;
  input [0:0]S01_AXIS_TUSER;
  input [0:0]S02_AXIS_TUSER;
  input [0:0]S03_AXIS_TUSER;
  input [0:0]S04_AXIS_TUSER;
  input [0:0]S05_AXIS_TUSER;
  input [0:0]S06_AXIS_TUSER;
  input [0:0]S07_AXIS_TUSER;
  input [0:0]S08_AXIS_TUSER;
  input [0:0]S09_AXIS_TUSER;
  input [0:0]S10_AXIS_TUSER;
  input [0:0]S11_AXIS_TUSER;
  input [0:0]S12_AXIS_TUSER;
  input [0:0]S13_AXIS_TUSER;
  input [0:0]S14_AXIS_TUSER;
  input [0:0]S15_AXIS_TUSER;
  input M00_AXIS_ACLK;
  input M01_AXIS_ACLK;
  input M02_AXIS_ACLK;
  input M03_AXIS_ACLK;
  input M04_AXIS_ACLK;
  input M05_AXIS_ACLK;
  input M06_AXIS_ACLK;
  input M07_AXIS_ACLK;
  input M08_AXIS_ACLK;
  input M09_AXIS_ACLK;
  input M10_AXIS_ACLK;
  input M11_AXIS_ACLK;
  input M12_AXIS_ACLK;
  input M13_AXIS_ACLK;
  input M14_AXIS_ACLK;
  input M15_AXIS_ACLK;
  input M00_AXIS_ARESETN;
  input M01_AXIS_ARESETN;
  input M02_AXIS_ARESETN;
  input M03_AXIS_ARESETN;
  input M04_AXIS_ARESETN;
  input M05_AXIS_ARESETN;
  input M06_AXIS_ARESETN;
  input M07_AXIS_ARESETN;
  input M08_AXIS_ARESETN;
  input M09_AXIS_ARESETN;
  input M10_AXIS_ARESETN;
  input M11_AXIS_ARESETN;
  input M12_AXIS_ARESETN;
  input M13_AXIS_ARESETN;
  input M14_AXIS_ARESETN;
  input M15_AXIS_ARESETN;
  input M00_AXIS_ACLKEN;
  input M01_AXIS_ACLKEN;
  input M02_AXIS_ACLKEN;
  input M03_AXIS_ACLKEN;
  input M04_AXIS_ACLKEN;
  input M05_AXIS_ACLKEN;
  input M06_AXIS_ACLKEN;
  input M07_AXIS_ACLKEN;
  input M08_AXIS_ACLKEN;
  input M09_AXIS_ACLKEN;
  input M10_AXIS_ACLKEN;
  input M11_AXIS_ACLKEN;
  input M12_AXIS_ACLKEN;
  input M13_AXIS_ACLKEN;
  input M14_AXIS_ACLKEN;
  input M15_AXIS_ACLKEN;
  output M00_AXIS_TVALID;
  output M01_AXIS_TVALID;
  output M02_AXIS_TVALID;
  output M03_AXIS_TVALID;
  output M04_AXIS_TVALID;
  output M05_AXIS_TVALID;
  output M06_AXIS_TVALID;
  output M07_AXIS_TVALID;
  output M08_AXIS_TVALID;
  output M09_AXIS_TVALID;
  output M10_AXIS_TVALID;
  output M11_AXIS_TVALID;
  output M12_AXIS_TVALID;
  output M13_AXIS_TVALID;
  output M14_AXIS_TVALID;
  output M15_AXIS_TVALID;
  input M00_AXIS_TREADY;
  input M01_AXIS_TREADY;
  input M02_AXIS_TREADY;
  input M03_AXIS_TREADY;
  input M04_AXIS_TREADY;
  input M05_AXIS_TREADY;
  input M06_AXIS_TREADY;
  input M07_AXIS_TREADY;
  input M08_AXIS_TREADY;
  input M09_AXIS_TREADY;
  input M10_AXIS_TREADY;
  input M11_AXIS_TREADY;
  input M12_AXIS_TREADY;
  input M13_AXIS_TREADY;
  input M14_AXIS_TREADY;
  input M15_AXIS_TREADY;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M01_AXIS_TDATA;
  output [7:0]M02_AXIS_TDATA;
  output [7:0]M03_AXIS_TDATA;
  output [7:0]M04_AXIS_TDATA;
  output [7:0]M05_AXIS_TDATA;
  output [7:0]M06_AXIS_TDATA;
  output [7:0]M07_AXIS_TDATA;
  output [7:0]M08_AXIS_TDATA;
  output [7:0]M09_AXIS_TDATA;
  output [7:0]M10_AXIS_TDATA;
  output [7:0]M11_AXIS_TDATA;
  output [7:0]M12_AXIS_TDATA;
  output [7:0]M13_AXIS_TDATA;
  output [7:0]M14_AXIS_TDATA;
  output [7:0]M15_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [0:0]M01_AXIS_TSTRB;
  output [0:0]M02_AXIS_TSTRB;
  output [0:0]M03_AXIS_TSTRB;
  output [0:0]M04_AXIS_TSTRB;
  output [0:0]M05_AXIS_TSTRB;
  output [0:0]M06_AXIS_TSTRB;
  output [0:0]M07_AXIS_TSTRB;
  output [0:0]M08_AXIS_TSTRB;
  output [0:0]M09_AXIS_TSTRB;
  output [0:0]M10_AXIS_TSTRB;
  output [0:0]M11_AXIS_TSTRB;
  output [0:0]M12_AXIS_TSTRB;
  output [0:0]M13_AXIS_TSTRB;
  output [0:0]M14_AXIS_TSTRB;
  output [0:0]M15_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M02_AXIS_TKEEP;
  output [0:0]M03_AXIS_TKEEP;
  output [0:0]M04_AXIS_TKEEP;
  output [0:0]M05_AXIS_TKEEP;
  output [0:0]M06_AXIS_TKEEP;
  output [0:0]M07_AXIS_TKEEP;
  output [0:0]M08_AXIS_TKEEP;
  output [0:0]M09_AXIS_TKEEP;
  output [0:0]M10_AXIS_TKEEP;
  output [0:0]M11_AXIS_TKEEP;
  output [0:0]M12_AXIS_TKEEP;
  output [0:0]M13_AXIS_TKEEP;
  output [0:0]M14_AXIS_TKEEP;
  output [0:0]M15_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output M01_AXIS_TLAST;
  output M02_AXIS_TLAST;
  output M03_AXIS_TLAST;
  output M04_AXIS_TLAST;
  output M05_AXIS_TLAST;
  output M06_AXIS_TLAST;
  output M07_AXIS_TLAST;
  output M08_AXIS_TLAST;
  output M09_AXIS_TLAST;
  output M10_AXIS_TLAST;
  output M11_AXIS_TLAST;
  output M12_AXIS_TLAST;
  output M13_AXIS_TLAST;
  output M14_AXIS_TLAST;
  output M15_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M01_AXIS_TID;
  output [0:0]M02_AXIS_TID;
  output [0:0]M03_AXIS_TID;
  output [0:0]M04_AXIS_TID;
  output [0:0]M05_AXIS_TID;
  output [0:0]M06_AXIS_TID;
  output [0:0]M07_AXIS_TID;
  output [0:0]M08_AXIS_TID;
  output [0:0]M09_AXIS_TID;
  output [0:0]M10_AXIS_TID;
  output [0:0]M11_AXIS_TID;
  output [0:0]M12_AXIS_TID;
  output [0:0]M13_AXIS_TID;
  output [0:0]M14_AXIS_TID;
  output [0:0]M15_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M02_AXIS_TDEST;
  output [0:0]M03_AXIS_TDEST;
  output [0:0]M04_AXIS_TDEST;
  output [0:0]M05_AXIS_TDEST;
  output [0:0]M06_AXIS_TDEST;
  output [0:0]M07_AXIS_TDEST;
  output [0:0]M08_AXIS_TDEST;
  output [0:0]M09_AXIS_TDEST;
  output [0:0]M10_AXIS_TDEST;
  output [0:0]M11_AXIS_TDEST;
  output [0:0]M12_AXIS_TDEST;
  output [0:0]M13_AXIS_TDEST;
  output [0:0]M14_AXIS_TDEST;
  output [0:0]M15_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [0:0]M01_AXIS_TUSER;
  output [0:0]M02_AXIS_TUSER;
  output [0:0]M03_AXIS_TUSER;
  output [0:0]M04_AXIS_TUSER;
  output [0:0]M05_AXIS_TUSER;
  output [0:0]M06_AXIS_TUSER;
  output [0:0]M07_AXIS_TUSER;
  output [0:0]M08_AXIS_TUSER;
  output [0:0]M09_AXIS_TUSER;
  output [0:0]M10_AXIS_TUSER;
  output [0:0]M11_AXIS_TUSER;
  output [0:0]M12_AXIS_TUSER;
  output [0:0]M13_AXIS_TUSER;
  output [0:0]M14_AXIS_TUSER;
  output [0:0]M15_AXIS_TUSER;
  input S00_ARB_REQ_SUPPRESS;
  input S01_ARB_REQ_SUPPRESS;
  input S02_ARB_REQ_SUPPRESS;
  input S03_ARB_REQ_SUPPRESS;
  input S04_ARB_REQ_SUPPRESS;
  input S05_ARB_REQ_SUPPRESS;
  input S06_ARB_REQ_SUPPRESS;
  input S07_ARB_REQ_SUPPRESS;
  input S08_ARB_REQ_SUPPRESS;
  input S09_ARB_REQ_SUPPRESS;
  input S10_ARB_REQ_SUPPRESS;
  input S11_ARB_REQ_SUPPRESS;
  input S12_ARB_REQ_SUPPRESS;
  input S13_ARB_REQ_SUPPRESS;
  input S14_ARB_REQ_SUPPRESS;
  input S15_ARB_REQ_SUPPRESS;
  output S00_DECODE_ERR;
  output S01_DECODE_ERR;
  output S02_DECODE_ERR;
  output S03_DECODE_ERR;
  output S04_DECODE_ERR;
  output S05_DECODE_ERR;
  output S06_DECODE_ERR;
  output S07_DECODE_ERR;
  output S08_DECODE_ERR;
  output S09_DECODE_ERR;
  output S10_DECODE_ERR;
  output S11_DECODE_ERR;
  output S12_DECODE_ERR;
  output S13_DECODE_ERR;
  output S14_DECODE_ERR;
  output S15_DECODE_ERR;
  output S00_SPARSE_TKEEP_REMOVED;
  output S01_SPARSE_TKEEP_REMOVED;
  output S02_SPARSE_TKEEP_REMOVED;
  output S03_SPARSE_TKEEP_REMOVED;
  output S04_SPARSE_TKEEP_REMOVED;
  output S05_SPARSE_TKEEP_REMOVED;
  output S06_SPARSE_TKEEP_REMOVED;
  output S07_SPARSE_TKEEP_REMOVED;
  output S08_SPARSE_TKEEP_REMOVED;
  output S09_SPARSE_TKEEP_REMOVED;
  output S10_SPARSE_TKEEP_REMOVED;
  output S11_SPARSE_TKEEP_REMOVED;
  output S12_SPARSE_TKEEP_REMOVED;
  output S13_SPARSE_TKEEP_REMOVED;
  output S14_SPARSE_TKEEP_REMOVED;
  output S15_SPARSE_TKEEP_REMOVED;
  output S00_PACKER_ERR;
  output S01_PACKER_ERR;
  output S02_PACKER_ERR;
  output S03_PACKER_ERR;
  output S04_PACKER_ERR;
  output S05_PACKER_ERR;
  output S06_PACKER_ERR;
  output S07_PACKER_ERR;
  output S08_PACKER_ERR;
  output S09_PACKER_ERR;
  output S10_PACKER_ERR;
  output S11_PACKER_ERR;
  output S12_PACKER_ERR;
  output S13_PACKER_ERR;
  output S14_PACKER_ERR;
  output S15_PACKER_ERR;
  output [31:0]S00_FIFO_DATA_COUNT;
  output [31:0]S01_FIFO_DATA_COUNT;
  output [31:0]S02_FIFO_DATA_COUNT;
  output [31:0]S03_FIFO_DATA_COUNT;
  output [31:0]S04_FIFO_DATA_COUNT;
  output [31:0]S05_FIFO_DATA_COUNT;
  output [31:0]S06_FIFO_DATA_COUNT;
  output [31:0]S07_FIFO_DATA_COUNT;
  output [31:0]S08_FIFO_DATA_COUNT;
  output [31:0]S09_FIFO_DATA_COUNT;
  output [31:0]S10_FIFO_DATA_COUNT;
  output [31:0]S11_FIFO_DATA_COUNT;
  output [31:0]S12_FIFO_DATA_COUNT;
  output [31:0]S13_FIFO_DATA_COUNT;
  output [31:0]S14_FIFO_DATA_COUNT;
  output [31:0]S15_FIFO_DATA_COUNT;
  output M00_SPARSE_TKEEP_REMOVED;
  output M01_SPARSE_TKEEP_REMOVED;
  output M02_SPARSE_TKEEP_REMOVED;
  output M03_SPARSE_TKEEP_REMOVED;
  output M04_SPARSE_TKEEP_REMOVED;
  output M05_SPARSE_TKEEP_REMOVED;
  output M06_SPARSE_TKEEP_REMOVED;
  output M07_SPARSE_TKEEP_REMOVED;
  output M08_SPARSE_TKEEP_REMOVED;
  output M09_SPARSE_TKEEP_REMOVED;
  output M10_SPARSE_TKEEP_REMOVED;
  output M11_SPARSE_TKEEP_REMOVED;
  output M12_SPARSE_TKEEP_REMOVED;
  output M13_SPARSE_TKEEP_REMOVED;
  output M14_SPARSE_TKEEP_REMOVED;
  output M15_SPARSE_TKEEP_REMOVED;
  output M00_PACKER_ERR;
  output M01_PACKER_ERR;
  output M02_PACKER_ERR;
  output M03_PACKER_ERR;
  output M04_PACKER_ERR;
  output M05_PACKER_ERR;
  output M06_PACKER_ERR;
  output M07_PACKER_ERR;
  output M08_PACKER_ERR;
  output M09_PACKER_ERR;
  output M10_PACKER_ERR;
  output M11_PACKER_ERR;
  output M12_PACKER_ERR;
  output M13_PACKER_ERR;
  output M14_PACKER_ERR;
  output M15_PACKER_ERR;
  output [31:0]M00_FIFO_DATA_COUNT;
  output [31:0]M01_FIFO_DATA_COUNT;
  output [31:0]M02_FIFO_DATA_COUNT;
  output [31:0]M03_FIFO_DATA_COUNT;
  output [31:0]M04_FIFO_DATA_COUNT;
  output [31:0]M05_FIFO_DATA_COUNT;
  output [31:0]M06_FIFO_DATA_COUNT;
  output [31:0]M07_FIFO_DATA_COUNT;
  output [31:0]M08_FIFO_DATA_COUNT;
  output [31:0]M09_FIFO_DATA_COUNT;
  output [31:0]M10_FIFO_DATA_COUNT;
  output [31:0]M11_FIFO_DATA_COUNT;
  output [31:0]M12_FIFO_DATA_COUNT;
  output [31:0]M13_FIFO_DATA_COUNT;
  output [31:0]M14_FIFO_DATA_COUNT;
  output [31:0]M15_FIFO_DATA_COUNT;

  wire \<const0> ;
  wire ACLK;
  wire ACLKEN;
  wire ARESETN;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ACLKEN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [11:0]\^M00_FIFO_DATA_COUNT ;
  wire M01_AXIS_ACLK;
  wire M01_AXIS_ACLKEN;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire M01_AXIS_TVALID;
  wire [13:0]\^M01_FIFO_DATA_COUNT ;
  wire S00_ARB_REQ_SUPPRESS;
  wire S00_AXIS_ACLK;
  wire S00_AXIS_ACLKEN;
  wire S00_AXIS_ARESETN;
  wire [63:0]S00_AXIS_TDATA;
  wire [0:0]S00_AXIS_TDEST;
  wire [0:0]S00_AXIS_TID;
  wire [7:0]S00_AXIS_TKEEP;
  wire S00_AXIS_TLAST;
  wire S00_AXIS_TREADY;
  wire [7:0]S00_AXIS_TSTRB;
  wire [7:0]S00_AXIS_TUSER;
  wire S00_AXIS_TVALID;
  wire S00_DECODE_ERR;

  assign M00_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[11:0] = \^M00_FIFO_DATA_COUNT [11:0];
  assign M00_PACKER_ERR = \<const0> ;
  assign M00_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M01_AXIS_TUSER[0] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[13:0] = \^M01_FIFO_DATA_COUNT [13:0];
  assign M01_PACKER_ERR = \<const0> ;
  assign M01_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M02_AXIS_TDATA[7] = \<const0> ;
  assign M02_AXIS_TDATA[6] = \<const0> ;
  assign M02_AXIS_TDATA[5] = \<const0> ;
  assign M02_AXIS_TDATA[4] = \<const0> ;
  assign M02_AXIS_TDATA[3] = \<const0> ;
  assign M02_AXIS_TDATA[2] = \<const0> ;
  assign M02_AXIS_TDATA[1] = \<const0> ;
  assign M02_AXIS_TDATA[0] = \<const0> ;
  assign M02_AXIS_TDEST[0] = \<const0> ;
  assign M02_AXIS_TID[0] = \<const0> ;
  assign M02_AXIS_TKEEP[0] = \<const0> ;
  assign M02_AXIS_TLAST = \<const0> ;
  assign M02_AXIS_TSTRB[0] = \<const0> ;
  assign M02_AXIS_TUSER[0] = \<const0> ;
  assign M02_AXIS_TVALID = \<const0> ;
  assign M02_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M02_PACKER_ERR = \<const0> ;
  assign M02_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M03_AXIS_TDATA[7] = \<const0> ;
  assign M03_AXIS_TDATA[6] = \<const0> ;
  assign M03_AXIS_TDATA[5] = \<const0> ;
  assign M03_AXIS_TDATA[4] = \<const0> ;
  assign M03_AXIS_TDATA[3] = \<const0> ;
  assign M03_AXIS_TDATA[2] = \<const0> ;
  assign M03_AXIS_TDATA[1] = \<const0> ;
  assign M03_AXIS_TDATA[0] = \<const0> ;
  assign M03_AXIS_TDEST[0] = \<const0> ;
  assign M03_AXIS_TID[0] = \<const0> ;
  assign M03_AXIS_TKEEP[0] = \<const0> ;
  assign M03_AXIS_TLAST = \<const0> ;
  assign M03_AXIS_TSTRB[0] = \<const0> ;
  assign M03_AXIS_TUSER[0] = \<const0> ;
  assign M03_AXIS_TVALID = \<const0> ;
  assign M03_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M03_PACKER_ERR = \<const0> ;
  assign M03_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M04_AXIS_TDATA[7] = \<const0> ;
  assign M04_AXIS_TDATA[6] = \<const0> ;
  assign M04_AXIS_TDATA[5] = \<const0> ;
  assign M04_AXIS_TDATA[4] = \<const0> ;
  assign M04_AXIS_TDATA[3] = \<const0> ;
  assign M04_AXIS_TDATA[2] = \<const0> ;
  assign M04_AXIS_TDATA[1] = \<const0> ;
  assign M04_AXIS_TDATA[0] = \<const0> ;
  assign M04_AXIS_TDEST[0] = \<const0> ;
  assign M04_AXIS_TID[0] = \<const0> ;
  assign M04_AXIS_TKEEP[0] = \<const0> ;
  assign M04_AXIS_TLAST = \<const0> ;
  assign M04_AXIS_TSTRB[0] = \<const0> ;
  assign M04_AXIS_TUSER[0] = \<const0> ;
  assign M04_AXIS_TVALID = \<const0> ;
  assign M04_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M04_PACKER_ERR = \<const0> ;
  assign M04_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M05_AXIS_TDATA[7] = \<const0> ;
  assign M05_AXIS_TDATA[6] = \<const0> ;
  assign M05_AXIS_TDATA[5] = \<const0> ;
  assign M05_AXIS_TDATA[4] = \<const0> ;
  assign M05_AXIS_TDATA[3] = \<const0> ;
  assign M05_AXIS_TDATA[2] = \<const0> ;
  assign M05_AXIS_TDATA[1] = \<const0> ;
  assign M05_AXIS_TDATA[0] = \<const0> ;
  assign M05_AXIS_TDEST[0] = \<const0> ;
  assign M05_AXIS_TID[0] = \<const0> ;
  assign M05_AXIS_TKEEP[0] = \<const0> ;
  assign M05_AXIS_TLAST = \<const0> ;
  assign M05_AXIS_TSTRB[0] = \<const0> ;
  assign M05_AXIS_TUSER[0] = \<const0> ;
  assign M05_AXIS_TVALID = \<const0> ;
  assign M05_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M05_PACKER_ERR = \<const0> ;
  assign M05_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M06_AXIS_TDATA[7] = \<const0> ;
  assign M06_AXIS_TDATA[6] = \<const0> ;
  assign M06_AXIS_TDATA[5] = \<const0> ;
  assign M06_AXIS_TDATA[4] = \<const0> ;
  assign M06_AXIS_TDATA[3] = \<const0> ;
  assign M06_AXIS_TDATA[2] = \<const0> ;
  assign M06_AXIS_TDATA[1] = \<const0> ;
  assign M06_AXIS_TDATA[0] = \<const0> ;
  assign M06_AXIS_TDEST[0] = \<const0> ;
  assign M06_AXIS_TID[0] = \<const0> ;
  assign M06_AXIS_TKEEP[0] = \<const0> ;
  assign M06_AXIS_TLAST = \<const0> ;
  assign M06_AXIS_TSTRB[0] = \<const0> ;
  assign M06_AXIS_TUSER[0] = \<const0> ;
  assign M06_AXIS_TVALID = \<const0> ;
  assign M06_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M06_PACKER_ERR = \<const0> ;
  assign M06_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M07_AXIS_TDATA[7] = \<const0> ;
  assign M07_AXIS_TDATA[6] = \<const0> ;
  assign M07_AXIS_TDATA[5] = \<const0> ;
  assign M07_AXIS_TDATA[4] = \<const0> ;
  assign M07_AXIS_TDATA[3] = \<const0> ;
  assign M07_AXIS_TDATA[2] = \<const0> ;
  assign M07_AXIS_TDATA[1] = \<const0> ;
  assign M07_AXIS_TDATA[0] = \<const0> ;
  assign M07_AXIS_TDEST[0] = \<const0> ;
  assign M07_AXIS_TID[0] = \<const0> ;
  assign M07_AXIS_TKEEP[0] = \<const0> ;
  assign M07_AXIS_TLAST = \<const0> ;
  assign M07_AXIS_TSTRB[0] = \<const0> ;
  assign M07_AXIS_TUSER[0] = \<const0> ;
  assign M07_AXIS_TVALID = \<const0> ;
  assign M07_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M07_PACKER_ERR = \<const0> ;
  assign M07_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M08_AXIS_TDATA[7] = \<const0> ;
  assign M08_AXIS_TDATA[6] = \<const0> ;
  assign M08_AXIS_TDATA[5] = \<const0> ;
  assign M08_AXIS_TDATA[4] = \<const0> ;
  assign M08_AXIS_TDATA[3] = \<const0> ;
  assign M08_AXIS_TDATA[2] = \<const0> ;
  assign M08_AXIS_TDATA[1] = \<const0> ;
  assign M08_AXIS_TDATA[0] = \<const0> ;
  assign M08_AXIS_TDEST[0] = \<const0> ;
  assign M08_AXIS_TID[0] = \<const0> ;
  assign M08_AXIS_TKEEP[0] = \<const0> ;
  assign M08_AXIS_TLAST = \<const0> ;
  assign M08_AXIS_TSTRB[0] = \<const0> ;
  assign M08_AXIS_TUSER[0] = \<const0> ;
  assign M08_AXIS_TVALID = \<const0> ;
  assign M08_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M08_PACKER_ERR = \<const0> ;
  assign M08_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M09_AXIS_TDATA[7] = \<const0> ;
  assign M09_AXIS_TDATA[6] = \<const0> ;
  assign M09_AXIS_TDATA[5] = \<const0> ;
  assign M09_AXIS_TDATA[4] = \<const0> ;
  assign M09_AXIS_TDATA[3] = \<const0> ;
  assign M09_AXIS_TDATA[2] = \<const0> ;
  assign M09_AXIS_TDATA[1] = \<const0> ;
  assign M09_AXIS_TDATA[0] = \<const0> ;
  assign M09_AXIS_TDEST[0] = \<const0> ;
  assign M09_AXIS_TID[0] = \<const0> ;
  assign M09_AXIS_TKEEP[0] = \<const0> ;
  assign M09_AXIS_TLAST = \<const0> ;
  assign M09_AXIS_TSTRB[0] = \<const0> ;
  assign M09_AXIS_TUSER[0] = \<const0> ;
  assign M09_AXIS_TVALID = \<const0> ;
  assign M09_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M09_PACKER_ERR = \<const0> ;
  assign M09_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M10_AXIS_TDATA[7] = \<const0> ;
  assign M10_AXIS_TDATA[6] = \<const0> ;
  assign M10_AXIS_TDATA[5] = \<const0> ;
  assign M10_AXIS_TDATA[4] = \<const0> ;
  assign M10_AXIS_TDATA[3] = \<const0> ;
  assign M10_AXIS_TDATA[2] = \<const0> ;
  assign M10_AXIS_TDATA[1] = \<const0> ;
  assign M10_AXIS_TDATA[0] = \<const0> ;
  assign M10_AXIS_TDEST[0] = \<const0> ;
  assign M10_AXIS_TID[0] = \<const0> ;
  assign M10_AXIS_TKEEP[0] = \<const0> ;
  assign M10_AXIS_TLAST = \<const0> ;
  assign M10_AXIS_TSTRB[0] = \<const0> ;
  assign M10_AXIS_TUSER[0] = \<const0> ;
  assign M10_AXIS_TVALID = \<const0> ;
  assign M10_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M10_PACKER_ERR = \<const0> ;
  assign M10_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M11_AXIS_TDATA[7] = \<const0> ;
  assign M11_AXIS_TDATA[6] = \<const0> ;
  assign M11_AXIS_TDATA[5] = \<const0> ;
  assign M11_AXIS_TDATA[4] = \<const0> ;
  assign M11_AXIS_TDATA[3] = \<const0> ;
  assign M11_AXIS_TDATA[2] = \<const0> ;
  assign M11_AXIS_TDATA[1] = \<const0> ;
  assign M11_AXIS_TDATA[0] = \<const0> ;
  assign M11_AXIS_TDEST[0] = \<const0> ;
  assign M11_AXIS_TID[0] = \<const0> ;
  assign M11_AXIS_TKEEP[0] = \<const0> ;
  assign M11_AXIS_TLAST = \<const0> ;
  assign M11_AXIS_TSTRB[0] = \<const0> ;
  assign M11_AXIS_TUSER[0] = \<const0> ;
  assign M11_AXIS_TVALID = \<const0> ;
  assign M11_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M11_PACKER_ERR = \<const0> ;
  assign M11_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M12_AXIS_TDATA[7] = \<const0> ;
  assign M12_AXIS_TDATA[6] = \<const0> ;
  assign M12_AXIS_TDATA[5] = \<const0> ;
  assign M12_AXIS_TDATA[4] = \<const0> ;
  assign M12_AXIS_TDATA[3] = \<const0> ;
  assign M12_AXIS_TDATA[2] = \<const0> ;
  assign M12_AXIS_TDATA[1] = \<const0> ;
  assign M12_AXIS_TDATA[0] = \<const0> ;
  assign M12_AXIS_TDEST[0] = \<const0> ;
  assign M12_AXIS_TID[0] = \<const0> ;
  assign M12_AXIS_TKEEP[0] = \<const0> ;
  assign M12_AXIS_TLAST = \<const0> ;
  assign M12_AXIS_TSTRB[0] = \<const0> ;
  assign M12_AXIS_TUSER[0] = \<const0> ;
  assign M12_AXIS_TVALID = \<const0> ;
  assign M12_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M12_PACKER_ERR = \<const0> ;
  assign M12_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M13_AXIS_TDATA[7] = \<const0> ;
  assign M13_AXIS_TDATA[6] = \<const0> ;
  assign M13_AXIS_TDATA[5] = \<const0> ;
  assign M13_AXIS_TDATA[4] = \<const0> ;
  assign M13_AXIS_TDATA[3] = \<const0> ;
  assign M13_AXIS_TDATA[2] = \<const0> ;
  assign M13_AXIS_TDATA[1] = \<const0> ;
  assign M13_AXIS_TDATA[0] = \<const0> ;
  assign M13_AXIS_TDEST[0] = \<const0> ;
  assign M13_AXIS_TID[0] = \<const0> ;
  assign M13_AXIS_TKEEP[0] = \<const0> ;
  assign M13_AXIS_TLAST = \<const0> ;
  assign M13_AXIS_TSTRB[0] = \<const0> ;
  assign M13_AXIS_TUSER[0] = \<const0> ;
  assign M13_AXIS_TVALID = \<const0> ;
  assign M13_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M13_PACKER_ERR = \<const0> ;
  assign M13_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M14_AXIS_TDATA[7] = \<const0> ;
  assign M14_AXIS_TDATA[6] = \<const0> ;
  assign M14_AXIS_TDATA[5] = \<const0> ;
  assign M14_AXIS_TDATA[4] = \<const0> ;
  assign M14_AXIS_TDATA[3] = \<const0> ;
  assign M14_AXIS_TDATA[2] = \<const0> ;
  assign M14_AXIS_TDATA[1] = \<const0> ;
  assign M14_AXIS_TDATA[0] = \<const0> ;
  assign M14_AXIS_TDEST[0] = \<const0> ;
  assign M14_AXIS_TID[0] = \<const0> ;
  assign M14_AXIS_TKEEP[0] = \<const0> ;
  assign M14_AXIS_TLAST = \<const0> ;
  assign M14_AXIS_TSTRB[0] = \<const0> ;
  assign M14_AXIS_TUSER[0] = \<const0> ;
  assign M14_AXIS_TVALID = \<const0> ;
  assign M14_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M14_PACKER_ERR = \<const0> ;
  assign M14_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M15_AXIS_TDATA[7] = \<const0> ;
  assign M15_AXIS_TDATA[6] = \<const0> ;
  assign M15_AXIS_TDATA[5] = \<const0> ;
  assign M15_AXIS_TDATA[4] = \<const0> ;
  assign M15_AXIS_TDATA[3] = \<const0> ;
  assign M15_AXIS_TDATA[2] = \<const0> ;
  assign M15_AXIS_TDATA[1] = \<const0> ;
  assign M15_AXIS_TDATA[0] = \<const0> ;
  assign M15_AXIS_TDEST[0] = \<const0> ;
  assign M15_AXIS_TID[0] = \<const0> ;
  assign M15_AXIS_TKEEP[0] = \<const0> ;
  assign M15_AXIS_TLAST = \<const0> ;
  assign M15_AXIS_TSTRB[0] = \<const0> ;
  assign M15_AXIS_TUSER[0] = \<const0> ;
  assign M15_AXIS_TVALID = \<const0> ;
  assign M15_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M15_PACKER_ERR = \<const0> ;
  assign M15_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S00_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S00_PACKER_ERR = \<const0> ;
  assign S00_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S01_AXIS_TREADY = \<const0> ;
  assign S01_DECODE_ERR = \<const0> ;
  assign S01_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S01_PACKER_ERR = \<const0> ;
  assign S01_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S02_AXIS_TREADY = \<const0> ;
  assign S02_DECODE_ERR = \<const0> ;
  assign S02_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S02_PACKER_ERR = \<const0> ;
  assign S02_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S03_AXIS_TREADY = \<const0> ;
  assign S03_DECODE_ERR = \<const0> ;
  assign S03_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S03_PACKER_ERR = \<const0> ;
  assign S03_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S04_AXIS_TREADY = \<const0> ;
  assign S04_DECODE_ERR = \<const0> ;
  assign S04_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S04_PACKER_ERR = \<const0> ;
  assign S04_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S05_AXIS_TREADY = \<const0> ;
  assign S05_DECODE_ERR = \<const0> ;
  assign S05_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S05_PACKER_ERR = \<const0> ;
  assign S05_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S06_AXIS_TREADY = \<const0> ;
  assign S06_DECODE_ERR = \<const0> ;
  assign S06_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S06_PACKER_ERR = \<const0> ;
  assign S06_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S07_AXIS_TREADY = \<const0> ;
  assign S07_DECODE_ERR = \<const0> ;
  assign S07_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S07_PACKER_ERR = \<const0> ;
  assign S07_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S08_AXIS_TREADY = \<const0> ;
  assign S08_DECODE_ERR = \<const0> ;
  assign S08_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S08_PACKER_ERR = \<const0> ;
  assign S08_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S09_AXIS_TREADY = \<const0> ;
  assign S09_DECODE_ERR = \<const0> ;
  assign S09_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S09_PACKER_ERR = \<const0> ;
  assign S09_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S10_AXIS_TREADY = \<const0> ;
  assign S10_DECODE_ERR = \<const0> ;
  assign S10_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S10_PACKER_ERR = \<const0> ;
  assign S10_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S11_AXIS_TREADY = \<const0> ;
  assign S11_DECODE_ERR = \<const0> ;
  assign S11_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S11_PACKER_ERR = \<const0> ;
  assign S11_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S12_AXIS_TREADY = \<const0> ;
  assign S12_DECODE_ERR = \<const0> ;
  assign S12_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S12_PACKER_ERR = \<const0> ;
  assign S12_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S13_AXIS_TREADY = \<const0> ;
  assign S13_DECODE_ERR = \<const0> ;
  assign S13_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S13_PACKER_ERR = \<const0> ;
  assign S13_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S14_AXIS_TREADY = \<const0> ;
  assign S14_DECODE_ERR = \<const0> ;
  assign S14_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S14_PACKER_ERR = \<const0> ;
  assign S14_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S15_AXIS_TREADY = \<const0> ;
  assign S15_DECODE_ERR = \<const0> ;
  assign S15_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S15_PACKER_ERR = \<const0> ;
  assign S15_SPARSE_TKEEP_REMOVED = \<const0> ;
GND GND
       (.G(\<const0> ));
axis_interconnect_1s2m_axis_interconnect_v1_1_axis_interconnect axis_interconnect_0
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .D({S00_AXIS_TID,S00_AXIS_TLAST,S00_AXIS_TKEEP,S00_AXIS_TSTRB,S00_AXIS_TDATA}),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK({M01_AXIS_ACLK,M00_AXIS_ACLK}),
        .M_FIFO_DATA_COUNT({\^M01_FIFO_DATA_COUNT ,\^M00_FIFO_DATA_COUNT }),
        .O1(S00_DECODE_ERR),
        .O2(M01_AXIS_TVALID),
        .S00_AXIS_TDEST(S00_AXIS_TDEST),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_switch" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axis_switch
   (O1,
    S00_AXIS_TREADY,
    Q,
    mi_tvalid,
    ACLK,
    p_11_out,
    p_23_out,
    ARESETN,
    S00_AXIS_TVALID,
    D);
  output O1;
  output S00_AXIS_TREADY;
  output [82:0]Q;
  output [1:0]mi_tvalid;
  input ACLK;
  input p_11_out;
  input p_23_out;
  input ARESETN;
  input S00_AXIS_TVALID;
  input [82:0]D;

  wire ACLK;
  wire ARESETN;
  wire [82:0]D;
  wire O1;
  wire [82:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire areset_r;
  wire [1:0]mi_tvalid;
  wire n_0_areset_r_i_1;
  wire p_11_out;
  wire p_23_out;

LUT1 #(
    .INIT(2'h1)) 
     areset_r_i_1
       (.I0(ARESETN),
        .O(n_0_areset_r_i_1));
FDRE areset_r_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(n_0_areset_r_i_1),
        .Q(areset_r),
        .R(1'b0));
axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_decoder \gen_decoder[0].axisc_decoder_0 
       (.ACLK(ACLK),
        .D(D),
        .O1(O1),
        .Q(Q),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .areset_r(areset_r),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_decoder" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_decoder
   (O1,
    S00_AXIS_TREADY,
    Q,
    mi_tvalid,
    ACLK,
    p_11_out,
    p_23_out,
    areset_r,
    S00_AXIS_TVALID,
    D);
  output O1;
  output S00_AXIS_TREADY;
  output [82:0]Q;
  output [1:0]mi_tvalid;
  input ACLK;
  input p_11_out;
  input p_23_out;
  input areset_r;
  input S00_AXIS_TVALID;
  input [82:0]D;

  wire ACLK;
  wire [82:0]D;
  wire O1;
  wire [82:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire areset_r;
  wire [1:0]mi_tvalid;
  wire \n_0_gen_tdest_decoder.axisc_register_slice_0 ;
  wire \n_0_gen_tdest_decoder.axisc_register_slice_1 ;
  wire \n_1_gen_tdest_decoder.axisc_register_slice_0 ;
  wire \n_1_gen_tdest_decoder.axisc_register_slice_1 ;
  wire \n_2_gen_tdest_decoder.axisc_register_slice_1 ;
  wire \n_3_gen_tdest_decoder.axisc_register_slice_1 ;
  wire \n_6_gen_tdest_decoder.axisc_register_slice_1 ;
  wire p_11_out;
  wire p_23_out;

FDRE decode_err_r_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_1_gen_tdest_decoder.axisc_register_slice_1 ),
        .Q(O1),
        .R(1'b0));
axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_register_slice \gen_tdest_decoder.axisc_register_slice_0 
       (.ACLK(ACLK),
        .D(D),
        .I1(\n_6_gen_tdest_decoder.axisc_register_slice_1 ),
        .I2(\n_0_gen_tdest_decoder.axisc_register_slice_1 ),
        .I3(\n_3_gen_tdest_decoder.axisc_register_slice_1 ),
        .I4(\n_2_gen_tdest_decoder.axisc_register_slice_1 ),
        .O1(\n_0_gen_tdest_decoder.axisc_register_slice_0 ),
        .O2(\n_1_gen_tdest_decoder.axisc_register_slice_0 ),
        .Q(Q),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .areset_r(areset_r));
axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_register_slice__parameterized0 \gen_tdest_decoder.axisc_register_slice_1 
       (.ACLK(ACLK),
        .D(D[82]),
        .I1(O1),
        .I2(\n_0_gen_tdest_decoder.axisc_register_slice_0 ),
        .I3(\n_1_gen_tdest_decoder.axisc_register_slice_0 ),
        .O1(\n_0_gen_tdest_decoder.axisc_register_slice_1 ),
        .O2(\n_1_gen_tdest_decoder.axisc_register_slice_1 ),
        .O3(\n_2_gen_tdest_decoder.axisc_register_slice_1 ),
        .O4(\n_3_gen_tdest_decoder.axisc_register_slice_1 ),
        .O5(\n_6_gen_tdest_decoder.axisc_register_slice_1 ),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .areset_r(areset_r),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_downsizer" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_downsizer
   (O1,
    O2,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M_AXIS_ACLK,
    int_tlast,
    m_axis_tid,
    m_axis_tdest,
    M01_AXIS_TREADY,
    areset_r,
    int_tvalid,
    D,
    I1,
    I2);
  output O1;
  output O2;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input [0:0]M_AXIS_ACLK;
  input int_tlast;
  input [0:0]m_axis_tid;
  input [0:0]m_axis_tdest;
  input M01_AXIS_TREADY;
  input areset_r;
  input int_tvalid;
  input [7:0]D;
  input [63:0]I1;
  input [7:0]I2;

  wire [7:0]D;
  wire [63:0]I1;
  wire [7:0]I2;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [0:0]M_AXIS_ACLK;
  wire O1;
  wire O2;
  wire areset_r;
  wire int_tlast;
  wire int_tvalid;
  wire [7:1]is_null;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire \n_0_M01_AXIS_TDATA[0]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[0]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[1]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[1]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[2]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[2]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[3]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[3]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[4]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[4]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[5]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[5]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[6]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[6]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TDATA[7]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TDATA[7]_INST_0_i_2 ;
  wire \n_0_M01_AXIS_TKEEP[0]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TKEEP[0]_INST_0_i_2 ;
  wire n_0_M01_AXIS_TLAST_INST_0_i_2;
  wire \n_0_M01_AXIS_TSTRB[0]_INST_0_i_1 ;
  wire \n_0_M01_AXIS_TSTRB[0]_INST_0_i_2 ;
  wire \n_0_r0_is_null_r_reg[7] ;
  wire n_0_r0_last_reg;
  wire \n_0_r0_out_sel_next_r[0]_i_1 ;
  wire \n_0_r0_out_sel_next_r[1]_i_1 ;
  wire \n_0_r0_out_sel_next_r[1]_i_2 ;
  wire \n_0_r0_out_sel_next_r[1]_i_3 ;
  wire \n_0_r0_out_sel_next_r[1]_i_4 ;
  wire \n_0_r0_out_sel_next_r[1]_i_5 ;
  wire \n_0_r0_out_sel_next_r[2]_i_1 ;
  wire \n_0_r0_out_sel_next_r[2]_i_3 ;
  wire \n_0_r0_out_sel_next_r[2]_i_4 ;
  wire \n_0_r0_out_sel_next_r_reg[0] ;
  wire \n_0_r0_out_sel_next_r_reg[1] ;
  wire \n_0_r0_out_sel_next_r_reg[2] ;
  wire \n_0_r0_out_sel_r[0]_i_1 ;
  wire \n_0_r0_out_sel_r[0]_i_2 ;
  wire \n_0_r0_out_sel_r[0]_i_3 ;
  wire \n_0_r0_out_sel_r[1]_i_1 ;
  wire \n_0_r0_out_sel_r[1]_i_2 ;
  wire \n_0_r0_out_sel_r[1]_i_3 ;
  wire \n_0_r0_out_sel_r[2]_i_1 ;
  wire \n_0_r0_out_sel_r[2]_i_10 ;
  wire \n_0_r0_out_sel_r[2]_i_11 ;
  wire \n_0_r0_out_sel_r[2]_i_12 ;
  wire \n_0_r0_out_sel_r[2]_i_13 ;
  wire \n_0_r0_out_sel_r[2]_i_14 ;
  wire \n_0_r0_out_sel_r[2]_i_2 ;
  wire \n_0_r0_out_sel_r[2]_i_3 ;
  wire \n_0_r0_out_sel_r[2]_i_4 ;
  wire \n_0_r0_out_sel_r[2]_i_5 ;
  wire \n_0_r0_out_sel_r[2]_i_6 ;
  wire \n_0_r0_out_sel_r[2]_i_7 ;
  wire \n_0_r0_out_sel_r[2]_i_8 ;
  wire \n_0_r0_out_sel_r[2]_i_9 ;
  wire \n_0_r0_out_sel_r_reg[0] ;
  wire \n_0_r0_out_sel_r_reg[1] ;
  wire \n_0_r0_out_sel_r_reg[2] ;
  wire \n_0_r1_data[0]_i_2 ;
  wire \n_0_r1_data[0]_i_3 ;
  wire \n_0_r1_data[1]_i_2 ;
  wire \n_0_r1_data[1]_i_3 ;
  wire \n_0_r1_data[2]_i_2 ;
  wire \n_0_r1_data[2]_i_3 ;
  wire \n_0_r1_data[3]_i_2 ;
  wire \n_0_r1_data[3]_i_3 ;
  wire \n_0_r1_data[4]_i_2 ;
  wire \n_0_r1_data[4]_i_3 ;
  wire \n_0_r1_data[5]_i_2 ;
  wire \n_0_r1_data[5]_i_3 ;
  wire \n_0_r1_data[6]_i_2 ;
  wire \n_0_r1_data[6]_i_3 ;
  wire \n_0_r1_data[7]_i_3 ;
  wire \n_0_r1_data[7]_i_4 ;
  wire \n_0_r1_data_reg[0]_i_1 ;
  wire \n_0_r1_data_reg[1]_i_1 ;
  wire \n_0_r1_data_reg[2]_i_1 ;
  wire \n_0_r1_data_reg[3]_i_1 ;
  wire \n_0_r1_data_reg[4]_i_1 ;
  wire \n_0_r1_data_reg[5]_i_1 ;
  wire \n_0_r1_data_reg[6]_i_1 ;
  wire \n_0_r1_data_reg[7]_i_2 ;
  wire \n_0_r1_keep[0]_i_2 ;
  wire \n_0_r1_keep[0]_i_3 ;
  wire \n_0_r1_keep_reg[0]_i_1 ;
  wire \n_0_r1_strb[0]_i_2 ;
  wire \n_0_r1_strb[0]_i_3 ;
  wire \n_0_r1_strb_reg[0] ;
  wire \n_0_r1_strb_reg[0]_i_1 ;
  wire \n_0_state[0]_i_1 ;
  wire \n_0_state[0]_i_10 ;
  wire \n_0_state[0]_i_11 ;
  wire \n_0_state[0]_i_2 ;
  wire \n_0_state[0]_i_3 ;
  wire \n_0_state[0]_i_4 ;
  wire \n_0_state[0]_i_5 ;
  wire \n_0_state[0]_i_6 ;
  wire \n_0_state[0]_i_7 ;
  wire \n_0_state[0]_i_8 ;
  wire \n_0_state[0]_i_9 ;
  wire \n_0_state[1]_i_1 ;
  wire \n_0_state[1]_i_2 ;
  wire \n_0_state[1]_i_3 ;
  wire \n_0_state[2]_i_1 ;
  wire \n_0_state_reg[2] ;
  wire [2:2]p_1_in;
  wire [63:0]r0_data;
  wire r0_dest;
  wire r0_id;
  wire [6:1]r0_is_null_r;
  wire r0_is_null_r_0;
  wire [7:0]r0_keep;
  wire r0_last;
  wire [7:0]r0_strb;
  wire [7:0]r1_data;
  wire r1_dest;
  wire r1_id;
  wire r1_keep;
  wire r1_last;
  wire r1_strb;
  wire state23_in;

MUXF7 \M01_AXIS_TDATA[0]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[0]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[0]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[0]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[0]_INST_0_i_1 
       (.I0(r0_data[32]),
        .I1(r0_data[48]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[0]),
        .I5(r0_data[16]),
        .O(\n_0_M01_AXIS_TDATA[0]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[0]_INST_0_i_2 
       (.I0(r0_data[40]),
        .I1(r1_data[0]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[8]),
        .I5(r0_data[24]),
        .O(\n_0_M01_AXIS_TDATA[0]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[1]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[1]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[1]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[1]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[1]_INST_0_i_1 
       (.I0(r0_data[33]),
        .I1(r0_data[49]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[1]),
        .I5(r0_data[17]),
        .O(\n_0_M01_AXIS_TDATA[1]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[1]_INST_0_i_2 
       (.I0(r0_data[41]),
        .I1(r1_data[1]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[9]),
        .I5(r0_data[25]),
        .O(\n_0_M01_AXIS_TDATA[1]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[2]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[2]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[2]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[2]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[2]_INST_0_i_1 
       (.I0(r0_data[34]),
        .I1(r0_data[50]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[2]),
        .I5(r0_data[18]),
        .O(\n_0_M01_AXIS_TDATA[2]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[2]_INST_0_i_2 
       (.I0(r0_data[42]),
        .I1(r1_data[2]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[10]),
        .I5(r0_data[26]),
        .O(\n_0_M01_AXIS_TDATA[2]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[3]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[3]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[3]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[3]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[3]_INST_0_i_1 
       (.I0(r0_data[35]),
        .I1(r0_data[51]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[3]),
        .I5(r0_data[19]),
        .O(\n_0_M01_AXIS_TDATA[3]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[3]_INST_0_i_2 
       (.I0(r0_data[43]),
        .I1(r1_data[3]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[11]),
        .I5(r0_data[27]),
        .O(\n_0_M01_AXIS_TDATA[3]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[4]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[4]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[4]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[4]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[4]_INST_0_i_1 
       (.I0(r0_data[36]),
        .I1(r0_data[52]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[4]),
        .I5(r0_data[20]),
        .O(\n_0_M01_AXIS_TDATA[4]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[4]_INST_0_i_2 
       (.I0(r0_data[44]),
        .I1(r1_data[4]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[12]),
        .I5(r0_data[28]),
        .O(\n_0_M01_AXIS_TDATA[4]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[5]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[5]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[5]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[5]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[5]_INST_0_i_1 
       (.I0(r0_data[37]),
        .I1(r0_data[53]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[5]),
        .I5(r0_data[21]),
        .O(\n_0_M01_AXIS_TDATA[5]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[5]_INST_0_i_2 
       (.I0(r0_data[45]),
        .I1(r1_data[5]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[13]),
        .I5(r0_data[29]),
        .O(\n_0_M01_AXIS_TDATA[5]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[6]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[6]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[6]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[6]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[6]_INST_0_i_1 
       (.I0(r0_data[38]),
        .I1(r0_data[54]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[6]),
        .I5(r0_data[22]),
        .O(\n_0_M01_AXIS_TDATA[6]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[6]_INST_0_i_2 
       (.I0(r0_data[46]),
        .I1(r1_data[6]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[14]),
        .I5(r0_data[30]),
        .O(\n_0_M01_AXIS_TDATA[6]_INST_0_i_2 ));
MUXF7 \M01_AXIS_TDATA[7]_INST_0 
       (.I0(\n_0_M01_AXIS_TDATA[7]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TDATA[7]_INST_0_i_2 ),
        .O(M01_AXIS_TDATA[7]),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[7]_INST_0_i_1 
       (.I0(r0_data[39]),
        .I1(r0_data[55]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[7]),
        .I5(r0_data[23]),
        .O(\n_0_M01_AXIS_TDATA[7]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TDATA[7]_INST_0_i_2 
       (.I0(r0_data[47]),
        .I1(r1_data[7]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_data[15]),
        .I5(r0_data[31]),
        .O(\n_0_M01_AXIS_TDATA[7]_INST_0_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'hEFBF2080)) 
     \M01_AXIS_TDEST[0]_INST_0 
       (.I0(r1_dest),
        .I1(O1),
        .I2(O2),
        .I3(\n_0_state_reg[2] ),
        .I4(r0_dest),
        .O(M01_AXIS_TDEST));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'hEFBF2080)) 
     \M01_AXIS_TID[0]_INST_0 
       (.I0(r1_id),
        .I1(O1),
        .I2(O2),
        .I3(\n_0_state_reg[2] ),
        .I4(r0_id),
        .O(M01_AXIS_TID));
MUXF7 \M01_AXIS_TKEEP[0]_INST_0 
       (.I0(\n_0_M01_AXIS_TKEEP[0]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TKEEP[0]_INST_0_i_2 ),
        .O(M01_AXIS_TKEEP),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TKEEP[0]_INST_0_i_1 
       (.I0(r0_keep[4]),
        .I1(r0_keep[6]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_keep[0]),
        .I5(r0_keep[2]),
        .O(\n_0_M01_AXIS_TKEEP[0]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TKEEP[0]_INST_0_i_2 
       (.I0(r0_keep[5]),
        .I1(r1_keep),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_keep[1]),
        .I5(r0_keep[3]),
        .O(\n_0_M01_AXIS_TKEEP[0]_INST_0_i_2 ));
LUT6 #(
    .INIT(64'hC0AAC0C0AAC0C0C0)) 
     M01_AXIS_TLAST_INST_0
       (.I0(r1_last),
        .I1(state23_in),
        .I2(n_0_r0_last_reg),
        .I3(\n_0_state_reg[2] ),
        .I4(O2),
        .I5(O1),
        .O(M01_AXIS_TLAST));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     M01_AXIS_TLAST_INST_0_i_1
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_null_r[3]),
        .I3(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .O(state23_in));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     M01_AXIS_TLAST_INST_0_i_2
       (.I0(r0_is_null_r[4]),
        .I1(r0_is_null_r[5]),
        .I2(\n_0_r0_is_null_r_reg[7] ),
        .I3(r0_is_null_r[6]),
        .O(n_0_M01_AXIS_TLAST_INST_0_i_2));
MUXF7 \M01_AXIS_TSTRB[0]_INST_0 
       (.I0(\n_0_M01_AXIS_TSTRB[0]_INST_0_i_1 ),
        .I1(\n_0_M01_AXIS_TSTRB[0]_INST_0_i_2 ),
        .O(M01_AXIS_TSTRB),
        .S(\n_0_r0_out_sel_r_reg[0] ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TSTRB[0]_INST_0_i_1 
       (.I0(r0_strb[4]),
        .I1(r0_strb[6]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_strb[0]),
        .I5(r0_strb[2]),
        .O(\n_0_M01_AXIS_TSTRB[0]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \M01_AXIS_TSTRB[0]_INST_0_i_2 
       (.I0(r0_strb[5]),
        .I1(\n_0_r1_strb_reg[0] ),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[2] ),
        .I4(r0_strb[1]),
        .I5(r0_strb[3]),
        .O(\n_0_M01_AXIS_TSTRB[0]_INST_0_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \r0_data[63]_i_1 
       (.I0(O1),
        .I1(\n_0_state_reg[2] ),
        .O(r0_last));
FDRE \r0_data_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[0]),
        .Q(r0_data[0]),
        .R(1'b0));
FDRE \r0_data_reg[10] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[10]),
        .Q(r0_data[10]),
        .R(1'b0));
FDRE \r0_data_reg[11] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[11]),
        .Q(r0_data[11]),
        .R(1'b0));
FDRE \r0_data_reg[12] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[12]),
        .Q(r0_data[12]),
        .R(1'b0));
FDRE \r0_data_reg[13] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[13]),
        .Q(r0_data[13]),
        .R(1'b0));
FDRE \r0_data_reg[14] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[14]),
        .Q(r0_data[14]),
        .R(1'b0));
FDRE \r0_data_reg[15] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[15]),
        .Q(r0_data[15]),
        .R(1'b0));
FDRE \r0_data_reg[16] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[16]),
        .Q(r0_data[16]),
        .R(1'b0));
FDRE \r0_data_reg[17] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[17]),
        .Q(r0_data[17]),
        .R(1'b0));
FDRE \r0_data_reg[18] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[18]),
        .Q(r0_data[18]),
        .R(1'b0));
FDRE \r0_data_reg[19] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[19]),
        .Q(r0_data[19]),
        .R(1'b0));
FDRE \r0_data_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[1]),
        .Q(r0_data[1]),
        .R(1'b0));
FDRE \r0_data_reg[20] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[20]),
        .Q(r0_data[20]),
        .R(1'b0));
FDRE \r0_data_reg[21] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[21]),
        .Q(r0_data[21]),
        .R(1'b0));
FDRE \r0_data_reg[22] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[22]),
        .Q(r0_data[22]),
        .R(1'b0));
FDRE \r0_data_reg[23] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[23]),
        .Q(r0_data[23]),
        .R(1'b0));
FDRE \r0_data_reg[24] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[24]),
        .Q(r0_data[24]),
        .R(1'b0));
FDRE \r0_data_reg[25] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[25]),
        .Q(r0_data[25]),
        .R(1'b0));
FDRE \r0_data_reg[26] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[26]),
        .Q(r0_data[26]),
        .R(1'b0));
FDRE \r0_data_reg[27] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[27]),
        .Q(r0_data[27]),
        .R(1'b0));
FDRE \r0_data_reg[28] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[28]),
        .Q(r0_data[28]),
        .R(1'b0));
FDRE \r0_data_reg[29] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[29]),
        .Q(r0_data[29]),
        .R(1'b0));
FDRE \r0_data_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[2]),
        .Q(r0_data[2]),
        .R(1'b0));
FDRE \r0_data_reg[30] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[30]),
        .Q(r0_data[30]),
        .R(1'b0));
FDRE \r0_data_reg[31] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[31]),
        .Q(r0_data[31]),
        .R(1'b0));
FDRE \r0_data_reg[32] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[32]),
        .Q(r0_data[32]),
        .R(1'b0));
FDRE \r0_data_reg[33] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[33]),
        .Q(r0_data[33]),
        .R(1'b0));
FDRE \r0_data_reg[34] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[34]),
        .Q(r0_data[34]),
        .R(1'b0));
FDRE \r0_data_reg[35] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[35]),
        .Q(r0_data[35]),
        .R(1'b0));
FDRE \r0_data_reg[36] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[36]),
        .Q(r0_data[36]),
        .R(1'b0));
FDRE \r0_data_reg[37] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[37]),
        .Q(r0_data[37]),
        .R(1'b0));
FDRE \r0_data_reg[38] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[38]),
        .Q(r0_data[38]),
        .R(1'b0));
FDRE \r0_data_reg[39] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[39]),
        .Q(r0_data[39]),
        .R(1'b0));
FDRE \r0_data_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[3]),
        .Q(r0_data[3]),
        .R(1'b0));
FDRE \r0_data_reg[40] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[40]),
        .Q(r0_data[40]),
        .R(1'b0));
FDRE \r0_data_reg[41] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[41]),
        .Q(r0_data[41]),
        .R(1'b0));
FDRE \r0_data_reg[42] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[42]),
        .Q(r0_data[42]),
        .R(1'b0));
FDRE \r0_data_reg[43] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[43]),
        .Q(r0_data[43]),
        .R(1'b0));
FDRE \r0_data_reg[44] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[44]),
        .Q(r0_data[44]),
        .R(1'b0));
FDRE \r0_data_reg[45] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[45]),
        .Q(r0_data[45]),
        .R(1'b0));
FDRE \r0_data_reg[46] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[46]),
        .Q(r0_data[46]),
        .R(1'b0));
FDRE \r0_data_reg[47] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[47]),
        .Q(r0_data[47]),
        .R(1'b0));
FDRE \r0_data_reg[48] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[48]),
        .Q(r0_data[48]),
        .R(1'b0));
FDRE \r0_data_reg[49] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[49]),
        .Q(r0_data[49]),
        .R(1'b0));
FDRE \r0_data_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[4]),
        .Q(r0_data[4]),
        .R(1'b0));
FDRE \r0_data_reg[50] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[50]),
        .Q(r0_data[50]),
        .R(1'b0));
FDRE \r0_data_reg[51] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[51]),
        .Q(r0_data[51]),
        .R(1'b0));
FDRE \r0_data_reg[52] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[52]),
        .Q(r0_data[52]),
        .R(1'b0));
FDRE \r0_data_reg[53] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[53]),
        .Q(r0_data[53]),
        .R(1'b0));
FDRE \r0_data_reg[54] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[54]),
        .Q(r0_data[54]),
        .R(1'b0));
FDRE \r0_data_reg[55] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[55]),
        .Q(r0_data[55]),
        .R(1'b0));
FDRE \r0_data_reg[56] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[56]),
        .Q(r0_data[56]),
        .R(1'b0));
FDRE \r0_data_reg[57] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[57]),
        .Q(r0_data[57]),
        .R(1'b0));
FDRE \r0_data_reg[58] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[58]),
        .Q(r0_data[58]),
        .R(1'b0));
FDRE \r0_data_reg[59] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[59]),
        .Q(r0_data[59]),
        .R(1'b0));
FDRE \r0_data_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[5]),
        .Q(r0_data[5]),
        .R(1'b0));
FDRE \r0_data_reg[60] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[60]),
        .Q(r0_data[60]),
        .R(1'b0));
FDRE \r0_data_reg[61] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[61]),
        .Q(r0_data[61]),
        .R(1'b0));
FDRE \r0_data_reg[62] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[62]),
        .Q(r0_data[62]),
        .R(1'b0));
FDRE \r0_data_reg[63] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[63]),
        .Q(r0_data[63]),
        .R(1'b0));
FDRE \r0_data_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[6]),
        .Q(r0_data[6]),
        .R(1'b0));
FDRE \r0_data_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[7]),
        .Q(r0_data[7]),
        .R(1'b0));
FDRE \r0_data_reg[8] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[8]),
        .Q(r0_data[8]),
        .R(1'b0));
FDRE \r0_data_reg[9] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I1[9]),
        .Q(r0_data[9]),
        .R(1'b0));
FDRE \r0_dest_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(m_axis_tdest),
        .Q(r0_dest),
        .R(1'b0));
FDRE \r0_id_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(m_axis_tid),
        .Q(r0_id),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[1]_i_1 
       (.I0(D[1]),
        .O(is_null[1]));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[2]_i_1 
       (.I0(D[2]),
        .O(is_null[2]));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[3]_i_1 
       (.I0(D[3]),
        .O(is_null[3]));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[4]_i_1 
       (.I0(D[4]),
        .O(is_null[4]));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[5]_i_1 
       (.I0(D[5]),
        .O(is_null[5]));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[6]_i_1 
       (.I0(D[6]),
        .O(is_null[6]));
LUT3 #(
    .INIT(8'h40)) 
     \r0_is_null_r[7]_i_1 
       (.I0(\n_0_state_reg[2] ),
        .I1(O1),
        .I2(int_tvalid),
        .O(r0_is_null_r_0));
LUT1 #(
    .INIT(2'h1)) 
     \r0_is_null_r[7]_i_2 
       (.I0(D[7]),
        .O(is_null[7]));
FDRE \r0_is_null_r_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[1]),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
FDRE \r0_is_null_r_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[2]),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
FDRE \r0_is_null_r_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[3]),
        .Q(r0_is_null_r[3]),
        .R(areset_r));
FDRE \r0_is_null_r_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[4]),
        .Q(r0_is_null_r[4]),
        .R(areset_r));
FDRE \r0_is_null_r_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[5]),
        .Q(r0_is_null_r[5]),
        .R(areset_r));
FDRE \r0_is_null_r_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[6]),
        .Q(r0_is_null_r[6]),
        .R(areset_r));
FDRE \r0_is_null_r_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(r0_is_null_r_0),
        .D(is_null[7]),
        .Q(\n_0_r0_is_null_r_reg[7] ),
        .R(areset_r));
FDRE \r0_keep_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[0]),
        .Q(r0_keep[0]),
        .R(1'b0));
FDRE \r0_keep_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[1]),
        .Q(r0_keep[1]),
        .R(1'b0));
FDRE \r0_keep_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[2]),
        .Q(r0_keep[2]),
        .R(1'b0));
FDRE \r0_keep_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[3]),
        .Q(r0_keep[3]),
        .R(1'b0));
FDRE \r0_keep_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[4]),
        .Q(r0_keep[4]),
        .R(1'b0));
FDRE \r0_keep_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[5]),
        .Q(r0_keep[5]),
        .R(1'b0));
FDRE \r0_keep_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[6]),
        .Q(r0_keep[6]),
        .R(1'b0));
FDRE \r0_keep_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(D[7]),
        .Q(r0_keep[7]),
        .R(1'b0));
FDRE r0_last_reg
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(int_tlast),
        .Q(n_0_r0_last_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFAAFE00005501)) 
     \r0_out_sel_next_r[0]_i_1 
       (.I0(\n_0_r0_out_sel_next_r[2]_i_3 ),
        .I1(\n_0_r0_out_sel_r[2]_i_8 ),
        .I2(\n_0_r0_out_sel_r[2]_i_7 ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(\n_0_r0_out_sel_next_r[2]_i_4 ),
        .I5(\n_0_r0_out_sel_next_r_reg[0] ),
        .O(\n_0_r0_out_sel_next_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFDDFD00002202)) 
     \r0_out_sel_next_r[1]_i_1 
       (.I0(\n_0_r0_out_sel_next_r_reg[0] ),
        .I1(\n_0_r0_out_sel_next_r[2]_i_3 ),
        .I2(\n_0_r0_out_sel_next_r[1]_i_2 ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(\n_0_r0_out_sel_next_r[2]_i_4 ),
        .I5(\n_0_r0_out_sel_next_r_reg[1] ),
        .O(\n_0_r0_out_sel_next_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000FF000000F800)) 
     \r0_out_sel_next_r[1]_i_2 
       (.I0(\n_0_r0_out_sel_next_r[1]_i_3 ),
        .I1(\n_0_state[1]_i_3 ),
        .I2(\n_0_r0_out_sel_next_r[1]_i_4 ),
        .I3(\n_0_r0_out_sel_r[2]_i_12 ),
        .I4(\n_0_r0_out_sel_r[2]_i_13 ),
        .I5(\n_0_r0_out_sel_next_r[1]_i_5 ),
        .O(\n_0_r0_out_sel_next_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \r0_out_sel_next_r[1]_i_3 
       (.I0(\n_0_r0_out_sel_next_r_reg[0] ),
        .I1(\n_0_r0_out_sel_next_r_reg[1] ),
        .O(\n_0_r0_out_sel_next_r[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \r0_out_sel_next_r[1]_i_4 
       (.I0(r0_is_null_r[3]),
        .I1(r0_is_null_r[2]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[0] ),
        .O(\n_0_r0_out_sel_next_r[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \r0_out_sel_next_r[1]_i_5 
       (.I0(r0_is_null_r[3]),
        .I1(\n_0_r0_out_sel_next_r_reg[0] ),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .O(\n_0_r0_out_sel_next_r[1]_i_5 ));
LUT6 #(
    .INIT(64'hFFFF0000EEEE0002)) 
     \r0_out_sel_next_r[2]_i_1 
       (.I0(p_1_in),
        .I1(\n_0_r0_out_sel_next_r[2]_i_3 ),
        .I2(\n_0_r0_out_sel_r[2]_i_8 ),
        .I3(\n_0_r0_out_sel_r[2]_i_7 ),
        .I4(\n_0_r0_out_sel_next_r_reg[2] ),
        .I5(\n_0_r0_out_sel_next_r[2]_i_4 ),
        .O(\n_0_r0_out_sel_next_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \r0_out_sel_next_r[2]_i_2 
       (.I0(\n_0_r0_out_sel_next_r_reg[0] ),
        .I1(\n_0_r0_out_sel_next_r_reg[1] ),
        .I2(\n_0_r0_out_sel_next_r_reg[2] ),
        .O(p_1_in));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \r0_out_sel_next_r[2]_i_3 
       (.I0(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .I1(\n_0_r0_out_sel_next_r_reg[0] ),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(M01_AXIS_TREADY),
        .O(\n_0_r0_out_sel_next_r[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFCC888000000000)) 
     \r0_out_sel_next_r[2]_i_4 
       (.I0(r0_is_null_r[6]),
        .I1(\n_0_r0_is_null_r_reg[7] ),
        .I2(r0_is_null_r[5]),
        .I3(\n_0_r0_out_sel_next_r_reg[0] ),
        .I4(\n_0_r0_out_sel_next_r_reg[1] ),
        .I5(\n_0_r0_out_sel_next_r_reg[2] ),
        .O(\n_0_r0_out_sel_next_r[2]_i_4 ));
FDSE \r0_out_sel_next_r_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_r0_out_sel_next_r[0]_i_1 ),
        .Q(\n_0_r0_out_sel_next_r_reg[0] ),
        .S(\n_0_r0_out_sel_r[2]_i_1 ));
FDRE \r0_out_sel_next_r_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_r0_out_sel_next_r[1]_i_1 ),
        .Q(\n_0_r0_out_sel_next_r_reg[1] ),
        .R(\n_0_r0_out_sel_r[2]_i_1 ));
FDRE \r0_out_sel_next_r_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_r0_out_sel_next_r[2]_i_1 ),
        .Q(\n_0_r0_out_sel_next_r_reg[2] ),
        .R(\n_0_r0_out_sel_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAEEEFAAAA2220)) 
     \r0_out_sel_r[0]_i_1 
       (.I0(\n_0_r0_out_sel_r[0]_i_2 ),
        .I1(\n_0_r0_out_sel_next_r_reg[2] ),
        .I2(\n_0_r0_out_sel_r[2]_i_7 ),
        .I3(\n_0_r0_out_sel_r[2]_i_8 ),
        .I4(\n_0_r0_out_sel_r[2]_i_9 ),
        .I5(\n_0_r0_out_sel_r[0]_i_3 ),
        .O(\n_0_r0_out_sel_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \r0_out_sel_r[0]_i_2 
       (.I0(M01_AXIS_TREADY),
        .I1(\n_0_r0_out_sel_r_reg[0] ),
        .O(\n_0_r0_out_sel_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \r0_out_sel_r[0]_i_3 
       (.I0(\n_0_r0_out_sel_next_r_reg[0] ),
        .I1(M01_AXIS_TREADY),
        .I2(\n_0_r0_out_sel_r_reg[0] ),
        .O(\n_0_r0_out_sel_r[0]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAEEEFAAAA2220)) 
     \r0_out_sel_r[1]_i_1 
       (.I0(\n_0_r0_out_sel_r[1]_i_2 ),
        .I1(\n_0_r0_out_sel_next_r_reg[2] ),
        .I2(\n_0_r0_out_sel_r[2]_i_7 ),
        .I3(\n_0_r0_out_sel_r[2]_i_8 ),
        .I4(\n_0_r0_out_sel_r[2]_i_9 ),
        .I5(\n_0_r0_out_sel_r[1]_i_3 ),
        .O(\n_0_r0_out_sel_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \r0_out_sel_r[1]_i_2 
       (.I0(M01_AXIS_TREADY),
        .I1(\n_0_r0_out_sel_r_reg[1] ),
        .O(\n_0_r0_out_sel_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \r0_out_sel_r[1]_i_3 
       (.I0(\n_0_r0_out_sel_next_r_reg[1] ),
        .I1(M01_AXIS_TREADY),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .O(\n_0_r0_out_sel_r[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA08)) 
     \r0_out_sel_r[2]_i_1 
       (.I0(M01_AXIS_TREADY),
        .I1(\n_0_r0_out_sel_r[2]_i_3 ),
        .I2(\n_0_r0_out_sel_r_reg[2] ),
        .I3(\n_0_r0_out_sel_r[2]_i_4 ),
        .I4(\n_0_r0_out_sel_r[2]_i_5 ),
        .I5(\n_0_r0_out_sel_r[2]_i_6 ),
        .O(\n_0_r0_out_sel_r[2]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \r0_out_sel_r[2]_i_10 
       (.I0(\n_0_r0_out_sel_r_reg[0] ),
        .I1(\n_0_r0_out_sel_r_reg[1] ),
        .O(\n_0_r0_out_sel_r[2]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \r0_out_sel_r[2]_i_11 
       (.I0(r0_is_null_r[3]),
        .I1(r0_is_null_r[2]),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .I3(\n_0_r0_out_sel_r_reg[0] ),
        .O(\n_0_r0_out_sel_r[2]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \r0_out_sel_r[2]_i_12 
       (.I0(r0_is_null_r[5]),
        .I1(r0_is_null_r[4]),
        .O(\n_0_r0_out_sel_r[2]_i_12 ));
LUT2 #(
    .INIT(4'h7)) 
     \r0_out_sel_r[2]_i_13 
       (.I0(r0_is_null_r[6]),
        .I1(\n_0_r0_is_null_r_reg[7] ),
        .O(\n_0_r0_out_sel_r[2]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \r0_out_sel_r[2]_i_14 
       (.I0(r0_is_null_r[3]),
        .I1(\n_0_r0_out_sel_r_reg[0] ),
        .I2(\n_0_r0_out_sel_r_reg[1] ),
        .O(\n_0_r0_out_sel_r[2]_i_14 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
     \r0_out_sel_r[2]_i_2 
       (.I0(\n_0_r0_out_sel_next_r_reg[2] ),
        .I1(\n_0_r0_out_sel_r[2]_i_7 ),
        .I2(\n_0_r0_out_sel_r[2]_i_8 ),
        .I3(\n_0_r0_out_sel_r[2]_i_9 ),
        .I4(M01_AXIS_TREADY),
        .I5(\n_0_r0_out_sel_r_reg[2] ),
        .O(\n_0_r0_out_sel_r[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000FF000000F800)) 
     \r0_out_sel_r[2]_i_3 
       (.I0(\n_0_r0_out_sel_r[2]_i_10 ),
        .I1(\n_0_state[1]_i_3 ),
        .I2(\n_0_r0_out_sel_r[2]_i_11 ),
        .I3(\n_0_r0_out_sel_r[2]_i_12 ),
        .I4(\n_0_r0_out_sel_r[2]_i_13 ),
        .I5(\n_0_r0_out_sel_r[2]_i_14 ),
        .O(\n_0_r0_out_sel_r[2]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \r0_out_sel_r[2]_i_4 
       (.I0(\n_0_r0_out_sel_r_reg[1] ),
        .I1(\n_0_r0_out_sel_r_reg[0] ),
        .I2(r0_is_null_r[6]),
        .I3(\n_0_r0_is_null_r_reg[7] ),
        .I4(r0_is_null_r[5]),
        .I5(r0_is_null_r[4]),
        .O(\n_0_r0_out_sel_r[2]_i_4 ));
LUT6 #(
    .INIT(64'hFFCC888000000000)) 
     \r0_out_sel_r[2]_i_5 
       (.I0(r0_is_null_r[6]),
        .I1(\n_0_r0_is_null_r_reg[7] ),
        .I2(r0_is_null_r[5]),
        .I3(\n_0_r0_out_sel_r_reg[0] ),
        .I4(\n_0_r0_out_sel_r_reg[1] ),
        .I5(\n_0_r0_out_sel_r_reg[2] ),
        .O(\n_0_r0_out_sel_r[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'hFF02)) 
     \r0_out_sel_r[2]_i_6 
       (.I0(O1),
        .I1(O2),
        .I2(\n_0_state_reg[2] ),
        .I3(areset_r),
        .O(\n_0_r0_out_sel_r[2]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \r0_out_sel_r[2]_i_7 
       (.I0(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .I1(r0_is_null_r[3]),
        .I2(r0_is_null_r[2]),
        .I3(r0_is_null_r[1]),
        .I4(\n_0_r0_out_sel_next_r_reg[1] ),
        .I5(\n_0_r0_out_sel_next_r_reg[0] ),
        .O(\n_0_r0_out_sel_r[2]_i_7 ));
LUT6 #(
    .INIT(64'h0000400040400000)) 
     \r0_out_sel_r[2]_i_8 
       (.I0(\n_0_r0_out_sel_r[2]_i_13 ),
        .I1(\n_0_r0_out_sel_r[2]_i_12 ),
        .I2(r0_is_null_r[3]),
        .I3(r0_is_null_r[2]),
        .I4(\n_0_r0_out_sel_next_r_reg[1] ),
        .I5(\n_0_r0_out_sel_next_r_reg[0] ),
        .O(\n_0_r0_out_sel_r[2]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     \r0_out_sel_r[2]_i_9 
       (.I0(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .I1(\n_0_r0_out_sel_next_r_reg[0] ),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r[2]_i_4 ),
        .O(\n_0_r0_out_sel_r[2]_i_9 ));
FDRE \r0_out_sel_r_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_r0_out_sel_r[0]_i_1 ),
        .Q(\n_0_r0_out_sel_r_reg[0] ),
        .R(\n_0_r0_out_sel_r[2]_i_1 ));
FDRE \r0_out_sel_r_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_r0_out_sel_r[1]_i_1 ),
        .Q(\n_0_r0_out_sel_r_reg[1] ),
        .R(\n_0_r0_out_sel_r[2]_i_1 ));
FDRE \r0_out_sel_r_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_r0_out_sel_r[2]_i_2 ),
        .Q(\n_0_r0_out_sel_r_reg[2] ),
        .R(\n_0_r0_out_sel_r[2]_i_1 ));
FDRE \r0_strb_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[0]),
        .Q(r0_strb[0]),
        .R(1'b0));
FDRE \r0_strb_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[1]),
        .Q(r0_strb[1]),
        .R(1'b0));
FDRE \r0_strb_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[2]),
        .Q(r0_strb[2]),
        .R(1'b0));
FDRE \r0_strb_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[3]),
        .Q(r0_strb[3]),
        .R(1'b0));
FDRE \r0_strb_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[4]),
        .Q(r0_strb[4]),
        .R(1'b0));
FDRE \r0_strb_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[5]),
        .Q(r0_strb[5]),
        .R(1'b0));
FDRE \r0_strb_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[6]),
        .Q(r0_strb[6]),
        .R(1'b0));
FDRE \r0_strb_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(r0_last),
        .D(I2[7]),
        .Q(r0_strb[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[0]_i_2 
       (.I0(r0_data[32]),
        .I1(r0_data[48]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[0]),
        .I5(r0_data[16]),
        .O(\n_0_r1_data[0]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[0]_i_3 
       (.I0(r0_data[40]),
        .I1(r0_data[56]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[8]),
        .I5(r0_data[24]),
        .O(\n_0_r1_data[0]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[1]_i_2 
       (.I0(r0_data[33]),
        .I1(r0_data[49]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[1]),
        .I5(r0_data[17]),
        .O(\n_0_r1_data[1]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[1]_i_3 
       (.I0(r0_data[41]),
        .I1(r0_data[57]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[9]),
        .I5(r0_data[25]),
        .O(\n_0_r1_data[1]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[2]_i_2 
       (.I0(r0_data[34]),
        .I1(r0_data[50]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[2]),
        .I5(r0_data[18]),
        .O(\n_0_r1_data[2]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[2]_i_3 
       (.I0(r0_data[42]),
        .I1(r0_data[58]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[10]),
        .I5(r0_data[26]),
        .O(\n_0_r1_data[2]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[3]_i_2 
       (.I0(r0_data[35]),
        .I1(r0_data[51]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[3]),
        .I5(r0_data[19]),
        .O(\n_0_r1_data[3]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[3]_i_3 
       (.I0(r0_data[43]),
        .I1(r0_data[59]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[11]),
        .I5(r0_data[27]),
        .O(\n_0_r1_data[3]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[4]_i_2 
       (.I0(r0_data[36]),
        .I1(r0_data[52]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[4]),
        .I5(r0_data[20]),
        .O(\n_0_r1_data[4]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[4]_i_3 
       (.I0(r0_data[44]),
        .I1(r0_data[60]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[12]),
        .I5(r0_data[28]),
        .O(\n_0_r1_data[4]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[5]_i_2 
       (.I0(r0_data[37]),
        .I1(r0_data[53]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[5]),
        .I5(r0_data[21]),
        .O(\n_0_r1_data[5]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[5]_i_3 
       (.I0(r0_data[45]),
        .I1(r0_data[61]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[13]),
        .I5(r0_data[29]),
        .O(\n_0_r1_data[5]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[6]_i_2 
       (.I0(r0_data[38]),
        .I1(r0_data[54]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[6]),
        .I5(r0_data[22]),
        .O(\n_0_r1_data[6]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[6]_i_3 
       (.I0(r0_data[46]),
        .I1(r0_data[62]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[14]),
        .I5(r0_data[30]),
        .O(\n_0_r1_data[6]_i_3 ));
LUT3 #(
    .INIT(8'h04)) 
     \r1_data[7]_i_1 
       (.I0(\n_0_state_reg[2] ),
        .I1(O2),
        .I2(O1),
        .O(r1_strb));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[7]_i_3 
       (.I0(r0_data[39]),
        .I1(r0_data[55]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[7]),
        .I5(r0_data[23]),
        .O(\n_0_r1_data[7]_i_3 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_data[7]_i_4 
       (.I0(r0_data[47]),
        .I1(r0_data[63]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_data[15]),
        .I5(r0_data[31]),
        .O(\n_0_r1_data[7]_i_4 ));
FDRE \r1_data_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[0]_i_1 ),
        .Q(r1_data[0]),
        .R(1'b0));
MUXF7 \r1_data_reg[0]_i_1 
       (.I0(\n_0_r1_data[0]_i_2 ),
        .I1(\n_0_r1_data[0]_i_3 ),
        .O(\n_0_r1_data_reg[0]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[1]_i_1 ),
        .Q(r1_data[1]),
        .R(1'b0));
MUXF7 \r1_data_reg[1]_i_1 
       (.I0(\n_0_r1_data[1]_i_2 ),
        .I1(\n_0_r1_data[1]_i_3 ),
        .O(\n_0_r1_data_reg[1]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[2]_i_1 ),
        .Q(r1_data[2]),
        .R(1'b0));
MUXF7 \r1_data_reg[2]_i_1 
       (.I0(\n_0_r1_data[2]_i_2 ),
        .I1(\n_0_r1_data[2]_i_3 ),
        .O(\n_0_r1_data_reg[2]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[3]_i_1 ),
        .Q(r1_data[3]),
        .R(1'b0));
MUXF7 \r1_data_reg[3]_i_1 
       (.I0(\n_0_r1_data[3]_i_2 ),
        .I1(\n_0_r1_data[3]_i_3 ),
        .O(\n_0_r1_data_reg[3]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[4]_i_1 ),
        .Q(r1_data[4]),
        .R(1'b0));
MUXF7 \r1_data_reg[4]_i_1 
       (.I0(\n_0_r1_data[4]_i_2 ),
        .I1(\n_0_r1_data[4]_i_3 ),
        .O(\n_0_r1_data_reg[4]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[5]_i_1 ),
        .Q(r1_data[5]),
        .R(1'b0));
MUXF7 \r1_data_reg[5]_i_1 
       (.I0(\n_0_r1_data[5]_i_2 ),
        .I1(\n_0_r1_data[5]_i_3 ),
        .O(\n_0_r1_data_reg[5]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[6]_i_1 ),
        .Q(r1_data[6]),
        .R(1'b0));
MUXF7 \r1_data_reg[6]_i_1 
       (.I0(\n_0_r1_data[6]_i_2 ),
        .I1(\n_0_r1_data[6]_i_3 ),
        .O(\n_0_r1_data_reg[6]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_data_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_data_reg[7]_i_2 ),
        .Q(r1_data[7]),
        .R(1'b0));
MUXF7 \r1_data_reg[7]_i_2 
       (.I0(\n_0_r1_data[7]_i_3 ),
        .I1(\n_0_r1_data[7]_i_4 ),
        .O(\n_0_r1_data_reg[7]_i_2 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE \r1_dest_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(r0_dest),
        .Q(r1_dest),
        .R(1'b0));
FDRE \r1_id_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(r0_id),
        .Q(r1_id),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_keep[0]_i_2 
       (.I0(r0_keep[4]),
        .I1(r0_keep[6]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_keep[0]),
        .I5(r0_keep[2]),
        .O(\n_0_r1_keep[0]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_keep[0]_i_3 
       (.I0(r0_keep[5]),
        .I1(r0_keep[7]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_keep[1]),
        .I5(r0_keep[3]),
        .O(\n_0_r1_keep[0]_i_3 ));
FDRE \r1_keep_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_keep_reg[0]_i_1 ),
        .Q(r1_keep),
        .R(1'b0));
MUXF7 \r1_keep_reg[0]_i_1 
       (.I0(\n_0_r1_keep[0]_i_2 ),
        .I1(\n_0_r1_keep[0]_i_3 ),
        .O(\n_0_r1_keep_reg[0]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
FDRE r1_last_reg
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(n_0_r0_last_reg),
        .Q(r1_last),
        .R(1'b0));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_strb[0]_i_2 
       (.I0(r0_strb[4]),
        .I1(r0_strb[6]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_strb[0]),
        .I5(r0_strb[2]),
        .O(\n_0_r1_strb[0]_i_2 ));
LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
     \r1_strb[0]_i_3 
       (.I0(r0_strb[5]),
        .I1(r0_strb[7]),
        .I2(\n_0_r0_out_sel_next_r_reg[1] ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(r0_strb[1]),
        .I5(r0_strb[3]),
        .O(\n_0_r1_strb[0]_i_3 ));
FDRE \r1_strb_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(r1_strb),
        .D(\n_0_r1_strb_reg[0]_i_1 ),
        .Q(\n_0_r1_strb_reg[0] ),
        .R(1'b0));
MUXF7 \r1_strb_reg[0]_i_1 
       (.I0(\n_0_r1_strb[0]_i_2 ),
        .I1(\n_0_r1_strb[0]_i_3 ),
        .O(\n_0_r1_strb_reg[0]_i_1 ),
        .S(\n_0_r0_out_sel_next_r_reg[0] ));
LUT6 #(
    .INIT(64'h00000000EEFE2202)) 
     \state[0]_i_1 
       (.I0(\n_0_state[0]_i_2 ),
        .I1(\n_0_r0_out_sel_r[2]_i_9 ),
        .I2(\n_0_r0_out_sel_next_r[1]_i_2 ),
        .I3(\n_0_r0_out_sel_next_r_reg[2] ),
        .I4(\n_0_state[0]_i_3 ),
        .I5(areset_r),
        .O(\n_0_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h77F3)) 
     \state[0]_i_10 
       (.I0(int_tvalid),
        .I1(O2),
        .I2(M01_AXIS_TREADY),
        .I3(O1),
        .O(\n_0_state[0]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     \state[0]_i_11 
       (.I0(O2),
        .I1(int_tvalid),
        .I2(O1),
        .O(\n_0_state[0]_i_11 ));
LUT6 #(
    .INIT(64'hF800FFFFFFFF0000)) 
     \state[0]_i_2 
       (.I0(\n_0_state[0]_i_4 ),
        .I1(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .I2(\n_0_state[0]_i_5 ),
        .I3(\n_0_state[0]_i_6 ),
        .I4(\n_0_state[0]_i_7 ),
        .I5(\n_0_state[0]_i_8 ),
        .O(\n_0_state[0]_i_2 ));
LUT6 #(
    .INIT(64'hF800FFFFFFFF0000)) 
     \state[0]_i_3 
       (.I0(\n_0_state[0]_i_9 ),
        .I1(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .I2(\n_0_state[0]_i_10 ),
        .I3(\n_0_state[0]_i_11 ),
        .I4(\n_0_state[0]_i_7 ),
        .I5(\n_0_state[0]_i_8 ),
        .O(\n_0_state[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     \state[0]_i_4 
       (.I0(O1),
        .I1(M01_AXIS_TREADY),
        .I2(r0_is_null_r[1]),
        .I3(r0_is_null_r[2]),
        .I4(r0_is_null_r[3]),
        .O(\n_0_state[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     \state[0]_i_5 
       (.I0(int_tvalid),
        .I1(O1),
        .I2(O2),
        .O(\n_0_state[0]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hBF)) 
     \state[0]_i_6 
       (.I0(O2),
        .I1(int_tvalid),
        .I2(O1),
        .O(\n_0_state[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \state[0]_i_7 
       (.I0(O2),
        .I1(\n_0_state_reg[2] ),
        .O(\n_0_state[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \state[0]_i_8 
       (.I0(O2),
        .I1(O1),
        .I2(\n_0_state_reg[2] ),
        .O(\n_0_state[0]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     \state[0]_i_9 
       (.I0(O1),
        .I1(M01_AXIS_TREADY),
        .I2(r0_is_null_r[1]),
        .I3(r0_is_null_r[2]),
        .I4(r0_is_null_r[3]),
        .O(\n_0_state[0]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h00007340)) 
     \state[1]_i_1 
       (.I0(O1),
        .I1(\n_0_state_reg[2] ),
        .I2(O2),
        .I3(\n_0_state[1]_i_2 ),
        .I4(areset_r),
        .O(\n_0_state[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7F000F007F00)) 
     \state[1]_i_2 
       (.I0(n_0_M01_AXIS_TLAST_INST_0_i_2),
        .I1(\n_0_state[1]_i_3 ),
        .I2(M01_AXIS_TREADY),
        .I3(O2),
        .I4(O1),
        .I5(int_tvalid),
        .O(\n_0_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \state[1]_i_3 
       (.I0(r0_is_null_r[3]),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_null_r[1]),
        .O(\n_0_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000014001000)) 
     \state[2]_i_1 
       (.I0(M01_AXIS_TREADY),
        .I1(O1),
        .I2(\n_0_state_reg[2] ),
        .I3(O2),
        .I4(int_tvalid),
        .I5(areset_r),
        .O(\n_0_state[2]_i_1 ));
FDRE \state_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_state[0]_i_1 ),
        .Q(O1),
        .R(1'b0));
FDRE \state_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_state[1]_i_1 ),
        .Q(O2),
        .R(1'b0));
FDRE \state_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_state[2]_i_1 ),
        .Q(\n_0_state_reg[2] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_register_slice" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_register_slice
   (O1,
    O2,
    S00_AXIS_TREADY,
    Q,
    S00_AXIS_TVALID,
    I1,
    I2,
    D,
    areset_r,
    I3,
    ACLK,
    I4);
  output O1;
  output O2;
  output S00_AXIS_TREADY;
  output [82:0]Q;
  input S00_AXIS_TVALID;
  input I1;
  input I2;
  input [82:0]D;
  input areset_r;
  input I3;
  input ACLK;
  input I4;

  wire ACLK;
  wire [82:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire [82:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [1:0]areset_d;
  wire areset_r;
  wire \n_0_FSM_sequential_state[0]_i_1 ;
  wire \n_0_FSM_sequential_state[1]_i_1 ;
  wire \n_0_FSM_sequential_state[1]_i_2 ;
  wire \n_0_FSM_sequential_state[1]_i_4 ;
  wire n_0_s_ready_i_i_1;
  wire n_0_s_ready_i_i_3;
  wire \n_0_storage_data1[0]_i_1 ;
  wire \n_0_storage_data1[10]_i_1 ;
  wire \n_0_storage_data1[11]_i_1 ;
  wire \n_0_storage_data1[12]_i_1 ;
  wire \n_0_storage_data1[13]_i_1 ;
  wire \n_0_storage_data1[14]_i_1 ;
  wire \n_0_storage_data1[15]_i_1 ;
  wire \n_0_storage_data1[16]_i_1 ;
  wire \n_0_storage_data1[17]_i_1 ;
  wire \n_0_storage_data1[18]_i_1 ;
  wire \n_0_storage_data1[19]_i_1 ;
  wire \n_0_storage_data1[1]_i_1 ;
  wire \n_0_storage_data1[20]_i_1 ;
  wire \n_0_storage_data1[21]_i_1 ;
  wire \n_0_storage_data1[22]_i_1 ;
  wire \n_0_storage_data1[23]_i_1 ;
  wire \n_0_storage_data1[24]_i_1 ;
  wire \n_0_storage_data1[25]_i_1 ;
  wire \n_0_storage_data1[26]_i_1 ;
  wire \n_0_storage_data1[27]_i_1 ;
  wire \n_0_storage_data1[28]_i_1 ;
  wire \n_0_storage_data1[29]_i_1 ;
  wire \n_0_storage_data1[2]_i_1 ;
  wire \n_0_storage_data1[30]_i_1 ;
  wire \n_0_storage_data1[31]_i_1 ;
  wire \n_0_storage_data1[32]_i_1 ;
  wire \n_0_storage_data1[33]_i_1 ;
  wire \n_0_storage_data1[34]_i_1 ;
  wire \n_0_storage_data1[35]_i_1 ;
  wire \n_0_storage_data1[36]_i_1 ;
  wire \n_0_storage_data1[37]_i_1 ;
  wire \n_0_storage_data1[38]_i_1 ;
  wire \n_0_storage_data1[39]_i_1 ;
  wire \n_0_storage_data1[3]_i_1 ;
  wire \n_0_storage_data1[40]_i_1 ;
  wire \n_0_storage_data1[41]_i_1 ;
  wire \n_0_storage_data1[42]_i_1 ;
  wire \n_0_storage_data1[43]_i_1 ;
  wire \n_0_storage_data1[44]_i_1 ;
  wire \n_0_storage_data1[45]_i_1 ;
  wire \n_0_storage_data1[46]_i_1 ;
  wire \n_0_storage_data1[47]_i_1 ;
  wire \n_0_storage_data1[48]_i_1 ;
  wire \n_0_storage_data1[49]_i_1 ;
  wire \n_0_storage_data1[4]_i_1 ;
  wire \n_0_storage_data1[50]_i_1 ;
  wire \n_0_storage_data1[51]_i_1 ;
  wire \n_0_storage_data1[52]_i_1 ;
  wire \n_0_storage_data1[53]_i_1 ;
  wire \n_0_storage_data1[54]_i_1 ;
  wire \n_0_storage_data1[55]_i_1 ;
  wire \n_0_storage_data1[56]_i_1 ;
  wire \n_0_storage_data1[57]_i_1 ;
  wire \n_0_storage_data1[58]_i_1 ;
  wire \n_0_storage_data1[59]_i_1 ;
  wire \n_0_storage_data1[5]_i_1 ;
  wire \n_0_storage_data1[60]_i_1 ;
  wire \n_0_storage_data1[61]_i_1 ;
  wire \n_0_storage_data1[62]_i_1 ;
  wire \n_0_storage_data1[63]_i_1 ;
  wire \n_0_storage_data1[64]_i_1 ;
  wire \n_0_storage_data1[65]_i_1 ;
  wire \n_0_storage_data1[66]_i_1 ;
  wire \n_0_storage_data1[67]_i_1 ;
  wire \n_0_storage_data1[68]_i_1 ;
  wire \n_0_storage_data1[69]_i_1 ;
  wire \n_0_storage_data1[6]_i_1 ;
  wire \n_0_storage_data1[70]_i_1 ;
  wire \n_0_storage_data1[71]_i_1 ;
  wire \n_0_storage_data1[72]_i_1 ;
  wire \n_0_storage_data1[73]_i_1 ;
  wire \n_0_storage_data1[74]_i_1 ;
  wire \n_0_storage_data1[75]_i_1 ;
  wire \n_0_storage_data1[76]_i_1 ;
  wire \n_0_storage_data1[77]_i_1 ;
  wire \n_0_storage_data1[78]_i_1 ;
  wire \n_0_storage_data1[79]_i_1 ;
  wire \n_0_storage_data1[7]_i_1 ;
  wire \n_0_storage_data1[80]_i_1 ;
  wire \n_0_storage_data1[81]_i_1 ;
  wire \n_0_storage_data1[82]_i_1 ;
  wire \n_0_storage_data1[82]_i_2 ;
  wire \n_0_storage_data1[8]_i_1 ;
  wire \n_0_storage_data1[9]_i_1 ;
  wire s_ready_i15_out;
  wire [82:0]storage_data2;
  wire storage_data2_0;

LUT6 #(
    .INIT(64'h00000000E2E200E2)) 
     \FSM_sequential_state[0]_i_1 
       (.I0(O2),
        .I1(\n_0_FSM_sequential_state[1]_i_2 ),
        .I2(I3),
        .I3(areset_d[1]),
        .I4(areset_d[0]),
        .I5(areset_r),
        .O(\n_0_FSM_sequential_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h00000000E2A62226)) 
     \FSM_sequential_state[1]_i_1 
       (.I0(O1),
        .I1(\n_0_FSM_sequential_state[1]_i_2 ),
        .I2(O2),
        .I3(S00_AXIS_TVALID),
        .I4(I1),
        .I5(\n_0_FSM_sequential_state[1]_i_4 ),
        .O(\n_0_FSM_sequential_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h0208A2080808A808)) 
     \FSM_sequential_state[1]_i_2 
       (.I0(s_ready_i15_out),
        .I1(S00_AXIS_TVALID),
        .I2(O1),
        .I3(O2),
        .I4(I1),
        .I5(I2),
        .O(\n_0_FSM_sequential_state[1]_i_2 ));
LUT3 #(
    .INIT(8'hBA)) 
     \FSM_sequential_state[1]_i_4 
       (.I0(areset_r),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\n_0_FSM_sequential_state[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_sequential_state[1]_i_5 
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(s_ready_i15_out));
FDRE \FSM_sequential_state_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[0]_i_1 ),
        .Q(O2),
        .R(1'b0));
FDRE \FSM_sequential_state_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[1]_i_1 ),
        .Q(O1),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE \areset_d_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .D(areset_r),
        .Q(areset_d[0]),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE \areset_d_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AEAFA2A0)) 
     s_ready_i_i_1
       (.I0(S00_AXIS_TREADY),
        .I1(areset_d[1]),
        .I2(areset_d[0]),
        .I3(I4),
        .I4(n_0_s_ready_i_i_3),
        .I5(areset_r),
        .O(n_0_s_ready_i_i_1));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     s_ready_i_i_3
       (.I0(I1),
        .I1(O1),
        .I2(areset_d[0]),
        .I3(areset_d[1]),
        .O(n_0_s_ready_i_i_3));
FDRE s_ready_i_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1),
        .Q(S00_AXIS_TREADY),
        .R(1'b0));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[0]_i_1 
       (.I0(D[0]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[0]),
        .O(\n_0_storage_data1[0]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[10]_i_1 
       (.I0(D[10]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[10]),
        .O(\n_0_storage_data1[10]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[11]_i_1 
       (.I0(D[11]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[11]),
        .O(\n_0_storage_data1[11]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[12]_i_1 
       (.I0(D[12]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[12]),
        .O(\n_0_storage_data1[12]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[13]_i_1 
       (.I0(D[13]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[13]),
        .O(\n_0_storage_data1[13]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[14]_i_1 
       (.I0(D[14]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[14]),
        .O(\n_0_storage_data1[14]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[15]_i_1 
       (.I0(D[15]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[15]),
        .O(\n_0_storage_data1[15]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[16]_i_1 
       (.I0(D[16]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[16]),
        .O(\n_0_storage_data1[16]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[17]_i_1 
       (.I0(D[17]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[17]),
        .O(\n_0_storage_data1[17]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[18]_i_1 
       (.I0(D[18]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[18]),
        .O(\n_0_storage_data1[18]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[19]_i_1 
       (.I0(D[19]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[19]),
        .O(\n_0_storage_data1[19]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[1]_i_1 
       (.I0(D[1]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[1]),
        .O(\n_0_storage_data1[1]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[20]_i_1 
       (.I0(D[20]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[20]),
        .O(\n_0_storage_data1[20]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[21]_i_1 
       (.I0(D[21]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[21]),
        .O(\n_0_storage_data1[21]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[22]_i_1 
       (.I0(D[22]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[22]),
        .O(\n_0_storage_data1[22]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[23]_i_1 
       (.I0(D[23]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[23]),
        .O(\n_0_storage_data1[23]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[24]_i_1 
       (.I0(D[24]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[24]),
        .O(\n_0_storage_data1[24]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[25]_i_1 
       (.I0(D[25]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[25]),
        .O(\n_0_storage_data1[25]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[26]_i_1 
       (.I0(D[26]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[26]),
        .O(\n_0_storage_data1[26]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[27]_i_1 
       (.I0(D[27]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[27]),
        .O(\n_0_storage_data1[27]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[28]_i_1 
       (.I0(D[28]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[28]),
        .O(\n_0_storage_data1[28]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[29]_i_1 
       (.I0(D[29]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[29]),
        .O(\n_0_storage_data1[29]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[2]_i_1 
       (.I0(D[2]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[2]),
        .O(\n_0_storage_data1[2]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[30]_i_1 
       (.I0(D[30]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[30]),
        .O(\n_0_storage_data1[30]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[31]_i_1 
       (.I0(D[31]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[31]),
        .O(\n_0_storage_data1[31]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[32]_i_1 
       (.I0(D[32]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[32]),
        .O(\n_0_storage_data1[32]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[33]_i_1 
       (.I0(D[33]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[33]),
        .O(\n_0_storage_data1[33]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[34]_i_1 
       (.I0(D[34]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[34]),
        .O(\n_0_storage_data1[34]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[35]_i_1 
       (.I0(D[35]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[35]),
        .O(\n_0_storage_data1[35]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[36]_i_1 
       (.I0(D[36]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[36]),
        .O(\n_0_storage_data1[36]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[37]_i_1 
       (.I0(D[37]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[37]),
        .O(\n_0_storage_data1[37]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[38]_i_1 
       (.I0(D[38]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[38]),
        .O(\n_0_storage_data1[38]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[39]_i_1 
       (.I0(D[39]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[39]),
        .O(\n_0_storage_data1[39]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[3]_i_1 
       (.I0(D[3]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[3]),
        .O(\n_0_storage_data1[3]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[40]_i_1 
       (.I0(D[40]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[40]),
        .O(\n_0_storage_data1[40]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[41]_i_1 
       (.I0(D[41]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[41]),
        .O(\n_0_storage_data1[41]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[42]_i_1 
       (.I0(D[42]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[42]),
        .O(\n_0_storage_data1[42]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[43]_i_1 
       (.I0(D[43]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[43]),
        .O(\n_0_storage_data1[43]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[44]_i_1 
       (.I0(D[44]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[44]),
        .O(\n_0_storage_data1[44]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[45]_i_1 
       (.I0(D[45]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[45]),
        .O(\n_0_storage_data1[45]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[46]_i_1 
       (.I0(D[46]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[46]),
        .O(\n_0_storage_data1[46]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[47]_i_1 
       (.I0(D[47]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[47]),
        .O(\n_0_storage_data1[47]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[48]_i_1 
       (.I0(D[48]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[48]),
        .O(\n_0_storage_data1[48]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[49]_i_1 
       (.I0(D[49]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[49]),
        .O(\n_0_storage_data1[49]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[4]_i_1 
       (.I0(D[4]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[4]),
        .O(\n_0_storage_data1[4]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[50]_i_1 
       (.I0(D[50]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[50]),
        .O(\n_0_storage_data1[50]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[51]_i_1 
       (.I0(D[51]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[51]),
        .O(\n_0_storage_data1[51]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[52]_i_1 
       (.I0(D[52]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[52]),
        .O(\n_0_storage_data1[52]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[53]_i_1 
       (.I0(D[53]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[53]),
        .O(\n_0_storage_data1[53]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[54]_i_1 
       (.I0(D[54]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[54]),
        .O(\n_0_storage_data1[54]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[55]_i_1 
       (.I0(D[55]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[55]),
        .O(\n_0_storage_data1[55]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[56]_i_1 
       (.I0(D[56]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[56]),
        .O(\n_0_storage_data1[56]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[57]_i_1 
       (.I0(D[57]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[57]),
        .O(\n_0_storage_data1[57]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[58]_i_1 
       (.I0(D[58]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[58]),
        .O(\n_0_storage_data1[58]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[59]_i_1 
       (.I0(D[59]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[59]),
        .O(\n_0_storage_data1[59]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[5]_i_1 
       (.I0(D[5]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[5]),
        .O(\n_0_storage_data1[5]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[60]_i_1 
       (.I0(D[60]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[60]),
        .O(\n_0_storage_data1[60]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[61]_i_1 
       (.I0(D[61]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[61]),
        .O(\n_0_storage_data1[61]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[62]_i_1 
       (.I0(D[62]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[62]),
        .O(\n_0_storage_data1[62]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[63]_i_1 
       (.I0(D[63]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[63]),
        .O(\n_0_storage_data1[63]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[64]_i_1 
       (.I0(D[64]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[64]),
        .O(\n_0_storage_data1[64]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[65]_i_1 
       (.I0(D[65]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[65]),
        .O(\n_0_storage_data1[65]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[66]_i_1 
       (.I0(D[66]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[66]),
        .O(\n_0_storage_data1[66]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[67]_i_1 
       (.I0(D[67]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[67]),
        .O(\n_0_storage_data1[67]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[68]_i_1 
       (.I0(D[68]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[68]),
        .O(\n_0_storage_data1[68]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[69]_i_1 
       (.I0(D[69]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[69]),
        .O(\n_0_storage_data1[69]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[6]_i_1 
       (.I0(D[6]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[6]),
        .O(\n_0_storage_data1[6]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[70]_i_1 
       (.I0(D[70]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[70]),
        .O(\n_0_storage_data1[70]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[71]_i_1 
       (.I0(D[71]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[71]),
        .O(\n_0_storage_data1[71]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[72]_i_1 
       (.I0(D[72]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[72]),
        .O(\n_0_storage_data1[72]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[73]_i_1 
       (.I0(D[73]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[73]),
        .O(\n_0_storage_data1[73]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[74]_i_1 
       (.I0(D[74]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[74]),
        .O(\n_0_storage_data1[74]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[75]_i_1 
       (.I0(D[75]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[75]),
        .O(\n_0_storage_data1[75]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[76]_i_1 
       (.I0(D[76]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[76]),
        .O(\n_0_storage_data1[76]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[77]_i_1 
       (.I0(D[77]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[77]),
        .O(\n_0_storage_data1[77]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[78]_i_1 
       (.I0(D[78]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[78]),
        .O(\n_0_storage_data1[78]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[79]_i_1 
       (.I0(D[79]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[79]),
        .O(\n_0_storage_data1[79]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[7]_i_1 
       (.I0(D[7]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[7]),
        .O(\n_0_storage_data1[7]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[80]_i_1 
       (.I0(D[80]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[80]),
        .O(\n_0_storage_data1[80]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[81]_i_1 
       (.I0(D[81]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[81]),
        .O(\n_0_storage_data1[81]_i_1 ));
LUT4 #(
    .INIT(16'h04E4)) 
     \storage_data1[82]_i_1 
       (.I0(O1),
        .I1(S00_AXIS_TVALID),
        .I2(O2),
        .I3(I1),
        .O(\n_0_storage_data1[82]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[82]_i_2 
       (.I0(D[82]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[82]),
        .O(\n_0_storage_data1[82]_i_2 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[8]_i_1 
       (.I0(D[8]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[8]),
        .O(\n_0_storage_data1[8]_i_1 ));
LUT4 #(
    .INIT(16'hEA2A)) 
     \storage_data1[9]_i_1 
       (.I0(D[9]),
        .I1(O1),
        .I2(O2),
        .I3(storage_data2[9]),
        .O(\n_0_storage_data1[9]_i_1 ));
FDRE \storage_data1_reg[0] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[0]_i_1 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \storage_data1_reg[10] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[10]_i_1 ),
        .Q(Q[10]),
        .R(1'b0));
FDRE \storage_data1_reg[11] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[11]_i_1 ),
        .Q(Q[11]),
        .R(1'b0));
FDRE \storage_data1_reg[12] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[12]_i_1 ),
        .Q(Q[12]),
        .R(1'b0));
FDRE \storage_data1_reg[13] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[13]_i_1 ),
        .Q(Q[13]),
        .R(1'b0));
FDRE \storage_data1_reg[14] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[14]_i_1 ),
        .Q(Q[14]),
        .R(1'b0));
FDRE \storage_data1_reg[15] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[15]_i_1 ),
        .Q(Q[15]),
        .R(1'b0));
FDRE \storage_data1_reg[16] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[16]_i_1 ),
        .Q(Q[16]),
        .R(1'b0));
FDRE \storage_data1_reg[17] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[17]_i_1 ),
        .Q(Q[17]),
        .R(1'b0));
FDRE \storage_data1_reg[18] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[18]_i_1 ),
        .Q(Q[18]),
        .R(1'b0));
FDRE \storage_data1_reg[19] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[19]_i_1 ),
        .Q(Q[19]),
        .R(1'b0));
FDRE \storage_data1_reg[1] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[1]_i_1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \storage_data1_reg[20] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[20]_i_1 ),
        .Q(Q[20]),
        .R(1'b0));
FDRE \storage_data1_reg[21] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[21]_i_1 ),
        .Q(Q[21]),
        .R(1'b0));
FDRE \storage_data1_reg[22] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[22]_i_1 ),
        .Q(Q[22]),
        .R(1'b0));
FDRE \storage_data1_reg[23] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[23]_i_1 ),
        .Q(Q[23]),
        .R(1'b0));
FDRE \storage_data1_reg[24] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[24]_i_1 ),
        .Q(Q[24]),
        .R(1'b0));
FDRE \storage_data1_reg[25] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[25]_i_1 ),
        .Q(Q[25]),
        .R(1'b0));
FDRE \storage_data1_reg[26] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[26]_i_1 ),
        .Q(Q[26]),
        .R(1'b0));
FDRE \storage_data1_reg[27] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[27]_i_1 ),
        .Q(Q[27]),
        .R(1'b0));
FDRE \storage_data1_reg[28] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[28]_i_1 ),
        .Q(Q[28]),
        .R(1'b0));
FDRE \storage_data1_reg[29] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[29]_i_1 ),
        .Q(Q[29]),
        .R(1'b0));
FDRE \storage_data1_reg[2] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[2]_i_1 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \storage_data1_reg[30] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[30]_i_1 ),
        .Q(Q[30]),
        .R(1'b0));
FDRE \storage_data1_reg[31] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[31]_i_1 ),
        .Q(Q[31]),
        .R(1'b0));
FDRE \storage_data1_reg[32] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[32]_i_1 ),
        .Q(Q[32]),
        .R(1'b0));
FDRE \storage_data1_reg[33] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[33]_i_1 ),
        .Q(Q[33]),
        .R(1'b0));
FDRE \storage_data1_reg[34] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[34]_i_1 ),
        .Q(Q[34]),
        .R(1'b0));
FDRE \storage_data1_reg[35] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[35]_i_1 ),
        .Q(Q[35]),
        .R(1'b0));
FDRE \storage_data1_reg[36] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[36]_i_1 ),
        .Q(Q[36]),
        .R(1'b0));
FDRE \storage_data1_reg[37] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[37]_i_1 ),
        .Q(Q[37]),
        .R(1'b0));
FDRE \storage_data1_reg[38] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[38]_i_1 ),
        .Q(Q[38]),
        .R(1'b0));
FDRE \storage_data1_reg[39] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[39]_i_1 ),
        .Q(Q[39]),
        .R(1'b0));
FDRE \storage_data1_reg[3] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[3]_i_1 ),
        .Q(Q[3]),
        .R(1'b0));
FDRE \storage_data1_reg[40] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[40]_i_1 ),
        .Q(Q[40]),
        .R(1'b0));
FDRE \storage_data1_reg[41] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[41]_i_1 ),
        .Q(Q[41]),
        .R(1'b0));
FDRE \storage_data1_reg[42] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[42]_i_1 ),
        .Q(Q[42]),
        .R(1'b0));
FDRE \storage_data1_reg[43] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[43]_i_1 ),
        .Q(Q[43]),
        .R(1'b0));
FDRE \storage_data1_reg[44] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[44]_i_1 ),
        .Q(Q[44]),
        .R(1'b0));
FDRE \storage_data1_reg[45] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[45]_i_1 ),
        .Q(Q[45]),
        .R(1'b0));
FDRE \storage_data1_reg[46] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[46]_i_1 ),
        .Q(Q[46]),
        .R(1'b0));
FDRE \storage_data1_reg[47] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[47]_i_1 ),
        .Q(Q[47]),
        .R(1'b0));
FDRE \storage_data1_reg[48] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[48]_i_1 ),
        .Q(Q[48]),
        .R(1'b0));
FDRE \storage_data1_reg[49] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[49]_i_1 ),
        .Q(Q[49]),
        .R(1'b0));
FDRE \storage_data1_reg[4] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[4]_i_1 ),
        .Q(Q[4]),
        .R(1'b0));
FDRE \storage_data1_reg[50] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[50]_i_1 ),
        .Q(Q[50]),
        .R(1'b0));
FDRE \storage_data1_reg[51] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[51]_i_1 ),
        .Q(Q[51]),
        .R(1'b0));
FDRE \storage_data1_reg[52] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[52]_i_1 ),
        .Q(Q[52]),
        .R(1'b0));
FDRE \storage_data1_reg[53] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[53]_i_1 ),
        .Q(Q[53]),
        .R(1'b0));
FDRE \storage_data1_reg[54] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[54]_i_1 ),
        .Q(Q[54]),
        .R(1'b0));
FDRE \storage_data1_reg[55] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[55]_i_1 ),
        .Q(Q[55]),
        .R(1'b0));
FDRE \storage_data1_reg[56] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[56]_i_1 ),
        .Q(Q[56]),
        .R(1'b0));
FDRE \storage_data1_reg[57] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[57]_i_1 ),
        .Q(Q[57]),
        .R(1'b0));
FDRE \storage_data1_reg[58] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[58]_i_1 ),
        .Q(Q[58]),
        .R(1'b0));
FDRE \storage_data1_reg[59] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[59]_i_1 ),
        .Q(Q[59]),
        .R(1'b0));
FDRE \storage_data1_reg[5] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[5]_i_1 ),
        .Q(Q[5]),
        .R(1'b0));
FDRE \storage_data1_reg[60] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[60]_i_1 ),
        .Q(Q[60]),
        .R(1'b0));
FDRE \storage_data1_reg[61] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[61]_i_1 ),
        .Q(Q[61]),
        .R(1'b0));
FDRE \storage_data1_reg[62] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[62]_i_1 ),
        .Q(Q[62]),
        .R(1'b0));
FDRE \storage_data1_reg[63] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[63]_i_1 ),
        .Q(Q[63]),
        .R(1'b0));
FDRE \storage_data1_reg[64] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[64]_i_1 ),
        .Q(Q[64]),
        .R(1'b0));
FDRE \storage_data1_reg[65] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[65]_i_1 ),
        .Q(Q[65]),
        .R(1'b0));
FDRE \storage_data1_reg[66] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[66]_i_1 ),
        .Q(Q[66]),
        .R(1'b0));
FDRE \storage_data1_reg[67] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[67]_i_1 ),
        .Q(Q[67]),
        .R(1'b0));
FDRE \storage_data1_reg[68] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[68]_i_1 ),
        .Q(Q[68]),
        .R(1'b0));
FDRE \storage_data1_reg[69] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[69]_i_1 ),
        .Q(Q[69]),
        .R(1'b0));
FDRE \storage_data1_reg[6] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[6]_i_1 ),
        .Q(Q[6]),
        .R(1'b0));
FDRE \storage_data1_reg[70] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[70]_i_1 ),
        .Q(Q[70]),
        .R(1'b0));
FDRE \storage_data1_reg[71] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[71]_i_1 ),
        .Q(Q[71]),
        .R(1'b0));
FDRE \storage_data1_reg[72] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[72]_i_1 ),
        .Q(Q[72]),
        .R(1'b0));
FDRE \storage_data1_reg[73] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[73]_i_1 ),
        .Q(Q[73]),
        .R(1'b0));
FDRE \storage_data1_reg[74] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[74]_i_1 ),
        .Q(Q[74]),
        .R(1'b0));
FDRE \storage_data1_reg[75] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[75]_i_1 ),
        .Q(Q[75]),
        .R(1'b0));
FDRE \storage_data1_reg[76] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[76]_i_1 ),
        .Q(Q[76]),
        .R(1'b0));
FDRE \storage_data1_reg[77] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[77]_i_1 ),
        .Q(Q[77]),
        .R(1'b0));
FDRE \storage_data1_reg[78] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[78]_i_1 ),
        .Q(Q[78]),
        .R(1'b0));
FDRE \storage_data1_reg[79] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[79]_i_1 ),
        .Q(Q[79]),
        .R(1'b0));
FDRE \storage_data1_reg[7] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[7]_i_1 ),
        .Q(Q[7]),
        .R(1'b0));
FDRE \storage_data1_reg[80] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[80]_i_1 ),
        .Q(Q[80]),
        .R(1'b0));
FDRE \storage_data1_reg[81] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[81]_i_1 ),
        .Q(Q[81]),
        .R(1'b0));
FDRE \storage_data1_reg[82] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[82]_i_2 ),
        .Q(Q[82]),
        .R(1'b0));
FDRE \storage_data1_reg[8] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[8]_i_1 ),
        .Q(Q[8]),
        .R(1'b0));
FDRE \storage_data1_reg[9] 
       (.C(ACLK),
        .CE(\n_0_storage_data1[82]_i_1 ),
        .D(\n_0_storage_data1[9]_i_1 ),
        .Q(Q[9]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \storage_data2[82]_i_1 
       (.I0(S00_AXIS_TVALID),
        .I1(S00_AXIS_TREADY),
        .O(storage_data2_0));
FDRE \storage_data2_reg[0] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[0]),
        .Q(storage_data2[0]),
        .R(1'b0));
FDRE \storage_data2_reg[10] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[10]),
        .Q(storage_data2[10]),
        .R(1'b0));
FDRE \storage_data2_reg[11] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[11]),
        .Q(storage_data2[11]),
        .R(1'b0));
FDRE \storage_data2_reg[12] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[12]),
        .Q(storage_data2[12]),
        .R(1'b0));
FDRE \storage_data2_reg[13] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[13]),
        .Q(storage_data2[13]),
        .R(1'b0));
FDRE \storage_data2_reg[14] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[14]),
        .Q(storage_data2[14]),
        .R(1'b0));
FDRE \storage_data2_reg[15] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[15]),
        .Q(storage_data2[15]),
        .R(1'b0));
FDRE \storage_data2_reg[16] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[16]),
        .Q(storage_data2[16]),
        .R(1'b0));
FDRE \storage_data2_reg[17] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[17]),
        .Q(storage_data2[17]),
        .R(1'b0));
FDRE \storage_data2_reg[18] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[18]),
        .Q(storage_data2[18]),
        .R(1'b0));
FDRE \storage_data2_reg[19] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[19]),
        .Q(storage_data2[19]),
        .R(1'b0));
FDRE \storage_data2_reg[1] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[1]),
        .Q(storage_data2[1]),
        .R(1'b0));
FDRE \storage_data2_reg[20] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[20]),
        .Q(storage_data2[20]),
        .R(1'b0));
FDRE \storage_data2_reg[21] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[21]),
        .Q(storage_data2[21]),
        .R(1'b0));
FDRE \storage_data2_reg[22] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[22]),
        .Q(storage_data2[22]),
        .R(1'b0));
FDRE \storage_data2_reg[23] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[23]),
        .Q(storage_data2[23]),
        .R(1'b0));
FDRE \storage_data2_reg[24] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[24]),
        .Q(storage_data2[24]),
        .R(1'b0));
FDRE \storage_data2_reg[25] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[25]),
        .Q(storage_data2[25]),
        .R(1'b0));
FDRE \storage_data2_reg[26] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[26]),
        .Q(storage_data2[26]),
        .R(1'b0));
FDRE \storage_data2_reg[27] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[27]),
        .Q(storage_data2[27]),
        .R(1'b0));
FDRE \storage_data2_reg[28] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[28]),
        .Q(storage_data2[28]),
        .R(1'b0));
FDRE \storage_data2_reg[29] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[29]),
        .Q(storage_data2[29]),
        .R(1'b0));
FDRE \storage_data2_reg[2] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[2]),
        .Q(storage_data2[2]),
        .R(1'b0));
FDRE \storage_data2_reg[30] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[30]),
        .Q(storage_data2[30]),
        .R(1'b0));
FDRE \storage_data2_reg[31] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[31]),
        .Q(storage_data2[31]),
        .R(1'b0));
FDRE \storage_data2_reg[32] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[32]),
        .Q(storage_data2[32]),
        .R(1'b0));
FDRE \storage_data2_reg[33] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[33]),
        .Q(storage_data2[33]),
        .R(1'b0));
FDRE \storage_data2_reg[34] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[34]),
        .Q(storage_data2[34]),
        .R(1'b0));
FDRE \storage_data2_reg[35] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[35]),
        .Q(storage_data2[35]),
        .R(1'b0));
FDRE \storage_data2_reg[36] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[36]),
        .Q(storage_data2[36]),
        .R(1'b0));
FDRE \storage_data2_reg[37] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[37]),
        .Q(storage_data2[37]),
        .R(1'b0));
FDRE \storage_data2_reg[38] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[38]),
        .Q(storage_data2[38]),
        .R(1'b0));
FDRE \storage_data2_reg[39] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[39]),
        .Q(storage_data2[39]),
        .R(1'b0));
FDRE \storage_data2_reg[3] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[3]),
        .Q(storage_data2[3]),
        .R(1'b0));
FDRE \storage_data2_reg[40] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[40]),
        .Q(storage_data2[40]),
        .R(1'b0));
FDRE \storage_data2_reg[41] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[41]),
        .Q(storage_data2[41]),
        .R(1'b0));
FDRE \storage_data2_reg[42] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[42]),
        .Q(storage_data2[42]),
        .R(1'b0));
FDRE \storage_data2_reg[43] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[43]),
        .Q(storage_data2[43]),
        .R(1'b0));
FDRE \storage_data2_reg[44] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[44]),
        .Q(storage_data2[44]),
        .R(1'b0));
FDRE \storage_data2_reg[45] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[45]),
        .Q(storage_data2[45]),
        .R(1'b0));
FDRE \storage_data2_reg[46] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[46]),
        .Q(storage_data2[46]),
        .R(1'b0));
FDRE \storage_data2_reg[47] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[47]),
        .Q(storage_data2[47]),
        .R(1'b0));
FDRE \storage_data2_reg[48] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[48]),
        .Q(storage_data2[48]),
        .R(1'b0));
FDRE \storage_data2_reg[49] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[49]),
        .Q(storage_data2[49]),
        .R(1'b0));
FDRE \storage_data2_reg[4] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[4]),
        .Q(storage_data2[4]),
        .R(1'b0));
FDRE \storage_data2_reg[50] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[50]),
        .Q(storage_data2[50]),
        .R(1'b0));
FDRE \storage_data2_reg[51] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[51]),
        .Q(storage_data2[51]),
        .R(1'b0));
FDRE \storage_data2_reg[52] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[52]),
        .Q(storage_data2[52]),
        .R(1'b0));
FDRE \storage_data2_reg[53] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[53]),
        .Q(storage_data2[53]),
        .R(1'b0));
FDRE \storage_data2_reg[54] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[54]),
        .Q(storage_data2[54]),
        .R(1'b0));
FDRE \storage_data2_reg[55] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[55]),
        .Q(storage_data2[55]),
        .R(1'b0));
FDRE \storage_data2_reg[56] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[56]),
        .Q(storage_data2[56]),
        .R(1'b0));
FDRE \storage_data2_reg[57] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[57]),
        .Q(storage_data2[57]),
        .R(1'b0));
FDRE \storage_data2_reg[58] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[58]),
        .Q(storage_data2[58]),
        .R(1'b0));
FDRE \storage_data2_reg[59] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[59]),
        .Q(storage_data2[59]),
        .R(1'b0));
FDRE \storage_data2_reg[5] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[5]),
        .Q(storage_data2[5]),
        .R(1'b0));
FDRE \storage_data2_reg[60] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[60]),
        .Q(storage_data2[60]),
        .R(1'b0));
FDRE \storage_data2_reg[61] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[61]),
        .Q(storage_data2[61]),
        .R(1'b0));
FDRE \storage_data2_reg[62] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[62]),
        .Q(storage_data2[62]),
        .R(1'b0));
FDRE \storage_data2_reg[63] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[63]),
        .Q(storage_data2[63]),
        .R(1'b0));
FDRE \storage_data2_reg[64] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[64]),
        .Q(storage_data2[64]),
        .R(1'b0));
FDRE \storage_data2_reg[65] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[65]),
        .Q(storage_data2[65]),
        .R(1'b0));
FDRE \storage_data2_reg[66] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[66]),
        .Q(storage_data2[66]),
        .R(1'b0));
FDRE \storage_data2_reg[67] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[67]),
        .Q(storage_data2[67]),
        .R(1'b0));
FDRE \storage_data2_reg[68] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[68]),
        .Q(storage_data2[68]),
        .R(1'b0));
FDRE \storage_data2_reg[69] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[69]),
        .Q(storage_data2[69]),
        .R(1'b0));
FDRE \storage_data2_reg[6] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[6]),
        .Q(storage_data2[6]),
        .R(1'b0));
FDRE \storage_data2_reg[70] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[70]),
        .Q(storage_data2[70]),
        .R(1'b0));
FDRE \storage_data2_reg[71] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[71]),
        .Q(storage_data2[71]),
        .R(1'b0));
FDRE \storage_data2_reg[72] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[72]),
        .Q(storage_data2[72]),
        .R(1'b0));
FDRE \storage_data2_reg[73] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[73]),
        .Q(storage_data2[73]),
        .R(1'b0));
FDRE \storage_data2_reg[74] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[74]),
        .Q(storage_data2[74]),
        .R(1'b0));
FDRE \storage_data2_reg[75] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[75]),
        .Q(storage_data2[75]),
        .R(1'b0));
FDRE \storage_data2_reg[76] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[76]),
        .Q(storage_data2[76]),
        .R(1'b0));
FDRE \storage_data2_reg[77] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[77]),
        .Q(storage_data2[77]),
        .R(1'b0));
FDRE \storage_data2_reg[78] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[78]),
        .Q(storage_data2[78]),
        .R(1'b0));
FDRE \storage_data2_reg[79] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[79]),
        .Q(storage_data2[79]),
        .R(1'b0));
FDRE \storage_data2_reg[7] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[7]),
        .Q(storage_data2[7]),
        .R(1'b0));
FDRE \storage_data2_reg[80] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[80]),
        .Q(storage_data2[80]),
        .R(1'b0));
FDRE \storage_data2_reg[81] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[81]),
        .Q(storage_data2[81]),
        .R(1'b0));
FDRE \storage_data2_reg[82] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[82]),
        .Q(storage_data2[82]),
        .R(1'b0));
FDRE \storage_data2_reg[8] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[8]),
        .Q(storage_data2[8]),
        .R(1'b0));
FDRE \storage_data2_reg[9] 
       (.C(ACLK),
        .CE(storage_data2_0),
        .D(D[9]),
        .Q(storage_data2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_register_slice" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_axisc_register_slice__parameterized0
   (O1,
    O2,
    O3,
    O4,
    mi_tvalid,
    O5,
    I1,
    p_11_out,
    p_23_out,
    areset_r,
    S00_AXIS_TVALID,
    I2,
    I3,
    ACLK,
    D);
  output O1;
  output O2;
  output O3;
  output O4;
  output [1:0]mi_tvalid;
  output O5;
  input I1;
  input p_11_out;
  input p_23_out;
  input areset_r;
  input S00_AXIS_TVALID;
  input I2;
  input I3;
  input ACLK;
  input [0:0]D;

  wire ACLK;
  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire S00_AXIS_TVALID;
  wire [1:0]arb_req_out;
  wire [1:0]areset_d;
  wire areset_r;
  wire [1:0]mi_tvalid;
  wire \n_0_FSM_sequential_state[0]_i_1__0 ;
  wire \n_0_FSM_sequential_state[0]_i_2__0 ;
  wire \n_0_FSM_sequential_state[1]_i_1__0 ;
  wire \n_0_FSM_sequential_state[1]_i_2__0 ;
  wire \n_0_FSM_sequential_state[1]_i_3__0 ;
  wire \n_0_FSM_sequential_state_reg[0] ;
  wire \n_0_FSM_sequential_state_reg[1] ;
  wire n_0_s_ready_i_i_1;
  wire n_0_s_ready_i_i_2__0;
  wire n_0_s_ready_i_i_3;
  wire n_0_s_ready_i_i_4;
  wire n_0_s_ready_i_i_5;
  wire n_0_s_ready_i_reg;
  wire \n_0_storage_data1[0]_i_1 ;
  wire \n_0_storage_data1[1]_i_1 ;
  wire \n_0_storage_data1[1]_i_2 ;
  wire \n_0_storage_data1[1]_i_3 ;
  wire \n_0_storage_data2[0]_i_1 ;
  wire \n_0_storage_data2[1]_i_1 ;
  wire \n_0_storage_data2_reg[0] ;
  wire \n_0_storage_data2_reg[1] ;
  wire p_11_out;
  wire p_23_out;
  wire s_ready_i15_out;

LUT6 #(
    .INIT(64'h00000000E2E200E2)) 
     \FSM_sequential_state[0]_i_1__0 
       (.I0(\n_0_FSM_sequential_state_reg[0] ),
        .I1(\n_0_FSM_sequential_state[1]_i_2__0 ),
        .I2(\n_0_FSM_sequential_state[0]_i_2__0 ),
        .I3(areset_d[1]),
        .I4(areset_d[0]),
        .I5(areset_r),
        .O(\n_0_FSM_sequential_state[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hEF0010FFEF000000)) 
     \FSM_sequential_state[0]_i_2 
       (.I0(I1),
        .I1(n_0_s_ready_i_i_4),
        .I2(n_0_s_ready_i_i_5),
        .I3(I3),
        .I4(I2),
        .I5(S00_AXIS_TVALID),
        .O(O4));
LUT6 #(
    .INIT(64'hEF0010FFEF000000)) 
     \FSM_sequential_state[0]_i_2__0 
       (.I0(I1),
        .I1(n_0_s_ready_i_i_4),
        .I2(n_0_s_ready_i_i_5),
        .I3(\n_0_FSM_sequential_state_reg[0] ),
        .I4(\n_0_FSM_sequential_state_reg[1] ),
        .I5(S00_AXIS_TVALID),
        .O(\n_0_FSM_sequential_state[0]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000E2A62226)) 
     \FSM_sequential_state[1]_i_1__0 
       (.I0(\n_0_FSM_sequential_state_reg[1] ),
        .I1(\n_0_FSM_sequential_state[1]_i_2__0 ),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .I3(S00_AXIS_TVALID),
        .I4(O5),
        .I5(\n_0_FSM_sequential_state[1]_i_3__0 ),
        .O(\n_0_FSM_sequential_state[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h0208A2080808A808)) 
     \FSM_sequential_state[1]_i_2__0 
       (.I0(s_ready_i15_out),
        .I1(S00_AXIS_TVALID),
        .I2(\n_0_FSM_sequential_state_reg[1] ),
        .I3(\n_0_FSM_sequential_state_reg[0] ),
        .I4(O5),
        .I5(O1),
        .O(\n_0_FSM_sequential_state[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h000000000777FFFF)) 
     \FSM_sequential_state[1]_i_3 
       (.I0(p_23_out),
        .I1(arb_req_out[0]),
        .I2(p_11_out),
        .I3(arb_req_out[1]),
        .I4(\n_0_FSM_sequential_state_reg[0] ),
        .I5(I1),
        .O(O5));
LUT3 #(
    .INIT(8'hBA)) 
     \FSM_sequential_state[1]_i_3__0 
       (.I0(areset_r),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\n_0_FSM_sequential_state[1]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_sequential_state[1]_i_4__0 
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(s_ready_i15_out));
LUT6 #(
    .INIT(64'hFFEAAAAAEAEAAAAA)) 
     \FSM_sequential_state[1]_i_6 
       (.I0(I1),
        .I1(p_11_out),
        .I2(arb_req_out[1]),
        .I3(p_23_out),
        .I4(\n_0_FSM_sequential_state_reg[0] ),
        .I5(arb_req_out[0]),
        .O(O1));
FDRE \FSM_sequential_state_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[0]_i_1__0 ),
        .Q(\n_0_FSM_sequential_state_reg[0] ),
        .R(1'b0));
FDRE \FSM_sequential_state_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[1]_i_1__0 ),
        .Q(\n_0_FSM_sequential_state_reg[1] ),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE \areset_d_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .D(areset_r),
        .Q(areset_d[0]),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE \areset_d_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     decode_err_r_i_1
       (.I0(I1),
        .I1(arb_req_out[0]),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .I3(arb_req_out[1]),
        .I4(areset_r),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_fifo_generator.fifo_generator_inst_i_1 
       (.I0(arb_req_out[1]),
        .I1(\n_0_FSM_sequential_state_reg[0] ),
        .O(mi_tvalid[1]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gen_fifo_generator.fifo_generator_inst_i_1__0 
       (.I0(arb_req_out[0]),
        .I1(\n_0_FSM_sequential_state_reg[0] ),
        .O(mi_tvalid[0]));
LUT6 #(
    .INIT(64'h00000000AEAFA2A0)) 
     s_ready_i_i_1
       (.I0(n_0_s_ready_i_reg),
        .I1(areset_d[1]),
        .I2(areset_d[0]),
        .I3(n_0_s_ready_i_i_2__0),
        .I4(n_0_s_ready_i_i_3),
        .I5(areset_r),
        .O(n_0_s_ready_i_i_1));
LUT6 #(
    .INIT(64'h05FBFFFF00FFFFFF)) 
     s_ready_i_i_2
       (.I0(n_0_s_ready_i_i_4),
        .I1(S00_AXIS_TVALID),
        .I2(I1),
        .I3(I2),
        .I4(I3),
        .I5(n_0_s_ready_i_i_5),
        .O(O3));
LUT6 #(
    .INIT(64'h05FBFFFF00FFFFFF)) 
     s_ready_i_i_2__0
       (.I0(n_0_s_ready_i_i_4),
        .I1(S00_AXIS_TVALID),
        .I2(I1),
        .I3(\n_0_FSM_sequential_state_reg[1] ),
        .I4(\n_0_FSM_sequential_state_reg[0] ),
        .I5(n_0_s_ready_i_i_5),
        .O(n_0_s_ready_i_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     s_ready_i_i_3
       (.I0(O5),
        .I1(\n_0_FSM_sequential_state_reg[1] ),
        .I2(areset_d[0]),
        .I3(areset_d[1]),
        .O(n_0_s_ready_i_i_3));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h80)) 
     s_ready_i_i_4
       (.I0(p_11_out),
        .I1(arb_req_out[1]),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .O(n_0_s_ready_i_i_4));
LUT3 #(
    .INIT(8'h7F)) 
     s_ready_i_i_5
       (.I0(arb_req_out[0]),
        .I1(\n_0_FSM_sequential_state_reg[0] ),
        .I2(p_23_out),
        .O(n_0_s_ready_i_i_5));
FDRE s_ready_i_reg
       (.C(ACLK),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1),
        .Q(n_0_s_ready_i_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
     \storage_data1[0]_i_1 
       (.I0(S00_AXIS_TVALID),
        .I1(D),
        .I2(\n_0_storage_data1[1]_i_2 ),
        .I3(\n_0_storage_data2_reg[0] ),
        .I4(\n_0_storage_data1[1]_i_3 ),
        .I5(arb_req_out[0]),
        .O(\n_0_storage_data1[0]_i_1 ));
LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
     \storage_data1[1]_i_1 
       (.I0(S00_AXIS_TVALID),
        .I1(D),
        .I2(\n_0_storage_data1[1]_i_2 ),
        .I3(\n_0_storage_data2_reg[1] ),
        .I4(\n_0_storage_data1[1]_i_3 ),
        .I5(arb_req_out[1]),
        .O(\n_0_storage_data1[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \storage_data1[1]_i_2 
       (.I0(\n_0_FSM_sequential_state_reg[1] ),
        .I1(\n_0_FSM_sequential_state_reg[0] ),
        .O(\n_0_storage_data1[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h02E2)) 
     \storage_data1[1]_i_3 
       (.I0(S00_AXIS_TVALID),
        .I1(\n_0_FSM_sequential_state_reg[1] ),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .I3(O5),
        .O(\n_0_storage_data1[1]_i_3 ));
FDRE \storage_data1_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_storage_data1[0]_i_1 ),
        .Q(arb_req_out[0]),
        .R(1'b0));
FDRE \storage_data1_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_storage_data1[1]_i_1 ),
        .Q(arb_req_out[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'h7F40)) 
     \storage_data2[0]_i_1 
       (.I0(D),
        .I1(S00_AXIS_TVALID),
        .I2(n_0_s_ready_i_reg),
        .I3(\n_0_storage_data2_reg[0] ),
        .O(\n_0_storage_data2[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     \storage_data2[1]_i_1 
       (.I0(D),
        .I1(S00_AXIS_TVALID),
        .I2(n_0_s_ready_i_reg),
        .I3(\n_0_storage_data2_reg[1] ),
        .O(\n_0_storage_data2[1]_i_1 ));
FDRE \storage_data2_reg[0] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_storage_data2[0]_i_1 ),
        .Q(\n_0_storage_data2_reg[0] ),
        .R(1'b0));
FDRE \storage_data2_reg[1] 
       (.C(ACLK),
        .CE(1'b1),
        .D(\n_0_storage_data2[1]_i_1 ),
        .Q(\n_0_storage_data2_reg[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized10
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized11 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized11
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized12 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized12
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_axis_data_fifo \gen_data_fifo.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized13
   (p_11_out,
    O1,
    M_FIFO_DATA_COUNT,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    ARESETN,
    M01_AXIS_TREADY,
    M01_AXIS_ARESETN);
  output p_11_out;
  output O1;
  output [13:0]M_FIFO_DATA_COUNT;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input ARESETN;
  input M01_AXIS_TREADY;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [0:0]M_AXIS_ACLK;
  wire [13:0]M_FIFO_DATA_COUNT;
  wire O1;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized14 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .O1(O1),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized14
   (p_11_out,
    O1,
    M_FIFO_DATA_COUNT,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    ARESETN,
    M01_AXIS_TREADY,
    M01_AXIS_ARESETN);
  output p_11_out;
  output O1;
  output [13:0]M_FIFO_DATA_COUNT;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input ARESETN;
  input M01_AXIS_TREADY;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [0:0]M_AXIS_ACLK;
  wire [13:0]M_FIFO_DATA_COUNT;
  wire O1;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized15 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .O1(O1),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized15
   (p_11_out,
    O1,
    M_FIFO_DATA_COUNT,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    ARESETN,
    M01_AXIS_TREADY,
    M01_AXIS_ARESETN);
  output p_11_out;
  output O1;
  output [13:0]M_FIFO_DATA_COUNT;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input ARESETN;
  input M01_AXIS_TREADY;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [0:0]M_AXIS_ACLK;
  wire [13:0]M_FIFO_DATA_COUNT;
  wire O1;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized16 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .O1(O1),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized16
   (p_11_out,
    O1,
    M_FIFO_DATA_COUNT,
    M01_AXIS_TDEST,
    M01_AXIS_TID,
    M01_AXIS_TLAST,
    M01_AXIS_TKEEP,
    M01_AXIS_TSTRB,
    M01_AXIS_TDATA,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    ARESETN,
    M01_AXIS_TREADY,
    M01_AXIS_ARESETN);
  output p_11_out;
  output O1;
  output [13:0]M_FIFO_DATA_COUNT;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M01_AXIS_TID;
  output M01_AXIS_TLAST;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M01_AXIS_TSTRB;
  output [7:0]M01_AXIS_TDATA;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input ARESETN;
  input M01_AXIS_TREADY;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M01_AXIS_ARESETN;
  wire [7:0]M01_AXIS_TDATA;
  wire [0:0]M01_AXIS_TDEST;
  wire [0:0]M01_AXIS_TID;
  wire [0:0]M01_AXIS_TKEEP;
  wire M01_AXIS_TLAST;
  wire M01_AXIS_TREADY;
  wire [0:0]M01_AXIS_TSTRB;
  wire [0:0]M_AXIS_ACLK;
  wire [13:0]M_FIFO_DATA_COUNT;
  wire O1;
  wire [82:0]Q;
  wire [63:0]int_tdata;
  wire int_tdest;
  wire int_tid;
  wire [7:0]int_tkeep;
  wire int_tlast;
  wire int_tready;
  wire [7:0]int_tstrb;
  wire int_tvalid;
  wire [0:0]mi_tvalid;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_axis_dwidth_converter \gen_dwidth_converter.axis_dwidth_converter_0 
       (.D(int_tkeep),
        .I1(int_tdata),
        .I2(int_tstrb),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M01_AXIS_TDATA(M01_AXIS_TDATA),
        .M01_AXIS_TDEST(M01_AXIS_TDEST),
        .M01_AXIS_TID(M01_AXIS_TID),
        .M01_AXIS_TKEEP(M01_AXIS_TKEEP),
        .M01_AXIS_TLAST(M01_AXIS_TLAST),
        .M01_AXIS_TREADY(M01_AXIS_TREADY),
        .M01_AXIS_TSTRB(M01_AXIS_TSTRB),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .O1(O1),
        .int_tlast(int_tlast),
        .int_tready(int_tready),
        .int_tvalid(int_tvalid),
        .m_axis_tdest(int_tdest),
        .m_axis_tid(int_tid));
axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized17 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .int_tlast(int_tlast),
        .int_tready(int_tready),
        .int_tvalid(int_tvalid),
        .m_axis_tdata(int_tdata),
        .m_axis_tdest(int_tdest),
        .m_axis_tid(int_tid),
        .m_axis_tkeep(int_tkeep),
        .m_axis_tstrb(int_tstrb),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized17
   (int_tvalid,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    int_tlast,
    m_axis_tid,
    m_axis_tdest,
    p_11_out,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    int_tready,
    mi_tvalid,
    Q,
    ARESETN,
    M01_AXIS_ARESETN);
  output int_tvalid;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output int_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output p_11_out;
  output [13:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input int_tready;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input ARESETN;
  input M01_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M01_AXIS_ARESETN;
  wire [0:0]M_AXIS_ACLK;
  wire [13:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [63:0]int_tdata_7;
  wire int_tdest_2;
  wire int_tid_3;
  wire [7:0]int_tkeep_5;
  wire int_tlast;
  wire int_tlast_4;
  wire int_tready;
  wire int_tready_0;
  wire [7:0]int_tstrb_6;
  wire [7:0]int_tuser_1;
  wire int_tvalid;
  wire int_tvalid_8;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire [7:0]m_axis_tstrb;
  wire [0:0]mi_tvalid;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[0] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[10] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[11] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[12] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[13] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[1] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[2] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[3] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[4] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[5] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[6] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[7] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[8] ;
  wire \n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[9] ;
  wire \n_100_gen_nested.dynamic_datapath_0 ;
  wire \n_101_gen_nested.dynamic_datapath_0 ;
  wire \n_102_gen_nested.dynamic_datapath_0 ;
  wire \n_103_gen_nested.dynamic_datapath_0 ;
  wire \n_104_gen_nested.dynamic_datapath_0 ;
  wire \n_105_gen_nested.dynamic_datapath_0 ;
  wire \n_106_gen_nested.dynamic_datapath_0 ;
  wire \n_93_gen_nested.dynamic_datapath_0 ;
  wire \n_94_gen_nested.dynamic_datapath_0 ;
  wire \n_95_gen_nested.dynamic_datapath_0 ;
  wire \n_96_gen_nested.dynamic_datapath_0 ;
  wire \n_97_gen_nested.dynamic_datapath_0 ;
  wire \n_98_gen_nested.dynamic_datapath_0 ;
  wire \n_99_gen_nested.dynamic_datapath_0 ;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_axis_clock_converter \gen_clock_converter.axis_clock_converter_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .I1(int_tdata_7),
        .I2(int_tstrb_6),
        .I3(int_tkeep_5),
        .I4(int_tid_3),
        .I5(int_tdest_2),
        .M01_AXIS_ARESETN(M01_AXIS_ARESETN),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .int_tlast(int_tlast),
        .int_tlast_4(int_tlast_4),
        .int_tready(int_tready),
        .int_tready_0(int_tready_0),
        .int_tvalid(int_tvalid),
        .int_tvalid_8(int_tvalid_8),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(int_tuser_1));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_106_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[0] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[10] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_96_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[10] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[11] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_95_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[11] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[12] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_94_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[12] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[13] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_93_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[13] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_105_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[1] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_104_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[2] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_103_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[3] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_102_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[4] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_101_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[5] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_100_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[6] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_99_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[7] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[8] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_98_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[8] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[9] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_97_gen_nested.dynamic_datapath_0 ),
        .Q(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[9] ),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[0] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[0] ),
        .Q(M_FIFO_DATA_COUNT[0]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[10] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[10] ),
        .Q(M_FIFO_DATA_COUNT[10]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[11] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[11] ),
        .Q(M_FIFO_DATA_COUNT[11]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[12] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[12] ),
        .Q(M_FIFO_DATA_COUNT[12]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[13] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[13] ),
        .Q(M_FIFO_DATA_COUNT[13]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[1] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[1] ),
        .Q(M_FIFO_DATA_COUNT[1]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[2] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[2] ),
        .Q(M_FIFO_DATA_COUNT[2]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[3] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[3] ),
        .Q(M_FIFO_DATA_COUNT[3]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[4] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[4] ),
        .Q(M_FIFO_DATA_COUNT[4]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[5] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[5] ),
        .Q(M_FIFO_DATA_COUNT[5]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[6] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[6] ),
        .Q(M_FIFO_DATA_COUNT[6]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[7] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[7] ),
        .Q(M_FIFO_DATA_COUNT[7]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[8] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[8] ),
        .Q(M_FIFO_DATA_COUNT[8]),
        .R(1'b0));
FDRE \gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d2_reg[9] 
       (.C(M_AXIS_ACLK),
        .CE(1'b1),
        .D(\n_0_gen_clock_converter.gen_rd_fifo_data_count_synchronizer.int_rd_fifo_data_count_d1_reg[9] ),
        .Q(M_FIFO_DATA_COUNT[9]),
        .R(1'b0));
axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized18 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .D({\n_93_gen_nested.dynamic_datapath_0 ,\n_94_gen_nested.dynamic_datapath_0 ,\n_95_gen_nested.dynamic_datapath_0 ,\n_96_gen_nested.dynamic_datapath_0 ,\n_97_gen_nested.dynamic_datapath_0 ,\n_98_gen_nested.dynamic_datapath_0 ,\n_99_gen_nested.dynamic_datapath_0 ,\n_100_gen_nested.dynamic_datapath_0 ,\n_101_gen_nested.dynamic_datapath_0 ,\n_102_gen_nested.dynamic_datapath_0 ,\n_103_gen_nested.dynamic_datapath_0 ,\n_104_gen_nested.dynamic_datapath_0 ,\n_105_gen_nested.dynamic_datapath_0 ,\n_106_gen_nested.dynamic_datapath_0 }),
        .Q(Q),
        .int_tlast_4(int_tlast_4),
        .int_tready_0(int_tready_0),
        .int_tvalid_8(int_tvalid_8),
        .m_axis_tdata(int_tdata_7),
        .m_axis_tdest(int_tdest_2),
        .m_axis_tid(int_tid_3),
        .m_axis_tkeep(int_tkeep_5),
        .m_axis_tstrb(int_tstrb_6),
        .m_axis_tuser(int_tuser_1),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized18
   (p_11_out,
    int_tvalid_8,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    int_tlast_4,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    D,
    ACLK,
    mi_tvalid,
    Q,
    int_tready_0,
    ARESETN);
  output p_11_out;
  output int_tvalid_8;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output int_tlast_4;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [7:0]m_axis_tuser;
  output [13:0]D;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input int_tready_0;
  input ARESETN;

  wire ACLK;
  wire ARESETN;
  wire [13:0]D;
  wire [82:0]Q;
  wire int_tlast_4;
  wire int_tready_0;
  wire int_tvalid_8;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire [7:0]m_axis_tstrb;
  wire [7:0]m_axis_tuser;
  wire [0:0]mi_tvalid;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized19 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .D(D),
        .Q(Q),
        .int_tlast_4(int_tlast_4),
        .int_tready_0(int_tready_0),
        .int_tvalid_8(int_tvalid_8),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(m_axis_tuser),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized19
   (p_11_out,
    int_tvalid_8,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    int_tlast_4,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    D,
    ACLK,
    mi_tvalid,
    Q,
    int_tready_0,
    ARESETN);
  output p_11_out;
  output int_tvalid_8;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output int_tlast_4;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [7:0]m_axis_tuser;
  output [13:0]D;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input int_tready_0;
  input ARESETN;

  wire ACLK;
  wire ARESETN;
  wire [13:0]D;
  wire [82:0]Q;
  wire int_tlast_4;
  wire int_tready_0;
  wire int_tvalid_8;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire [7:0]m_axis_tstrb;
  wire [7:0]m_axis_tuser;
  wire [0:0]mi_tvalid;
  wire p_11_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_axis_data_fifo__parameterized1 \gen_data_fifo.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .D(D),
        .Q(Q),
        .int_tlast_4(int_tlast_4),
        .int_tready_0(int_tready_0),
        .int_tvalid_8(int_tvalid_8),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(m_axis_tdest),
        .m_axis_tid(m_axis_tid),
        .m_axis_tkeep(m_axis_tkeep),
        .m_axis_tstrb(m_axis_tstrb),
        .m_axis_tuser(m_axis_tuser),
        .mi_tvalid(mi_tvalid),
        .p_11_out(p_11_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized6
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized7 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized7
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized8 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized8
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized9 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized9
   (p_23_out,
    M00_AXIS_TVALID,
    M00_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    M00_AXIS_TDEST,
    M00_AXIS_TUSER,
    M_FIFO_DATA_COUNT,
    M_AXIS_ACLK,
    ACLK,
    mi_tvalid,
    Q,
    M00_AXIS_TREADY,
    ARESETN,
    M00_AXIS_ARESETN);
  output p_23_out;
  output M00_AXIS_TVALID;
  output [63:0]M00_AXIS_TDATA;
  output [7:0]M00_AXIS_TSTRB;
  output [7:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [0:0]M00_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [7:0]M00_AXIS_TUSER;
  output [11:0]M_FIFO_DATA_COUNT;
  input [0:0]M_AXIS_ACLK;
  input ACLK;
  input [0:0]mi_tvalid;
  input [82:0]Q;
  input M00_AXIS_TREADY;
  input ARESETN;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ARESETN;
  wire [63:0]M00_AXIS_TDATA;
  wire [0:0]M00_AXIS_TDEST;
  wire [0:0]M00_AXIS_TID;
  wire [7:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire [7:0]M00_AXIS_TSTRB;
  wire [7:0]M00_AXIS_TUSER;
  wire M00_AXIS_TVALID;
  wire [0:0]M_AXIS_ACLK;
  wire [11:0]M_FIFO_DATA_COUNT;
  wire [82:0]Q;
  wire [0:0]mi_tvalid;
  wire p_23_out;

axis_interconnect_1s2m_axis_interconnect_v1_1_dynamic_datapath__parameterized10 \gen_nested.dynamic_datapath_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(M00_AXIS_TDEST),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(M00_AXIS_TSTRB),
        .M00_AXIS_TUSER(M00_AXIS_TUSER),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M_AXIS_ACLK(M_AXIS_ACLK),
        .M_FIFO_DATA_COUNT(M_FIFO_DATA_COUNT),
        .Q(Q),
        .mi_tvalid(mi_tvalid),
        .p_23_out(p_23_out));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axis_interconnect_1s2m_blk_mem_gen_generic_cstr
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [82:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [82:0]DINA;

  wire [82:0]DINA;
  wire [82:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DINA(DINA[17:0]),
        .DOUTB(DOUTB[17:0]),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DINA(DINA[35:18]),
        .DOUTB(DOUTB[35:18]),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.DINA(DINA[53:36]),
        .DOUTB(DOUTB[53:36]),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.DINA(DINA[71:54]),
        .DOUTB(DOUTB[71:54]),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.DINA(DINA[82:72]),
        .DOUTB(DOUTB[82:72]),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axis_interconnect_1s2m_blk_mem_gen_generic_cstr__parameterized0
   (D,
    O1,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA,
    I3,
    I4,
    s_axis_tkeep,
    s_axis_tid,
    ram_ena,
    ram_enb,
    s_axis_tstrb,
    s_axis_tdata,
    I5);
  output [82:0]D;
  output O1;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;
  input I3;
  input I4;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input ram_ena;
  input ram_enb;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input I5;

  wire [82:0]D;
  wire [1:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [12:0]O2;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire \n_0_ramloop[10].ram.r ;
  wire \n_0_ramloop[11].ram.r ;
  wire \n_0_ramloop[12].ram.r ;
  wire \n_0_ramloop[13].ram.r ;
  wire \n_0_ramloop[14].ram.r ;
  wire \n_0_ramloop[15].ram.r ;
  wire \n_0_ramloop[16].ram.r ;
  wire \n_0_ramloop[17].ram.r ;
  wire \n_0_ramloop[18].ram.r ;
  wire \n_0_ramloop[1].ram.r ;
  wire \n_0_ramloop[2].ram.r ;
  wire \n_0_ramloop[3].ram.r ;
  wire \n_0_ramloop[4].ram.r ;
  wire \n_0_ramloop[5].ram.r ;
  wire \n_0_ramloop[6].ram.r ;
  wire \n_0_ramloop[7].ram.r ;
  wire \n_0_ramloop[8].ram.r ;
  wire \n_0_ramloop[9].ram.r ;
  wire \n_1_ramloop[10].ram.r ;
  wire \n_1_ramloop[11].ram.r ;
  wire \n_1_ramloop[12].ram.r ;
  wire \n_1_ramloop[13].ram.r ;
  wire \n_1_ramloop[14].ram.r ;
  wire \n_1_ramloop[15].ram.r ;
  wire \n_1_ramloop[16].ram.r ;
  wire \n_1_ramloop[17].ram.r ;
  wire \n_1_ramloop[18].ram.r ;
  wire \n_1_ramloop[1].ram.r ;
  wire \n_1_ramloop[2].ram.r ;
  wire \n_1_ramloop[3].ram.r ;
  wire \n_1_ramloop[4].ram.r ;
  wire \n_1_ramloop[5].ram.r ;
  wire \n_1_ramloop[6].ram.r ;
  wire \n_1_ramloop[7].ram.r ;
  wire \n_1_ramloop[8].ram.r ;
  wire \n_1_ramloop[9].ram.r ;
  wire \n_2_ramloop[10].ram.r ;
  wire \n_2_ramloop[11].ram.r ;
  wire \n_2_ramloop[12].ram.r ;
  wire \n_2_ramloop[13].ram.r ;
  wire \n_2_ramloop[14].ram.r ;
  wire \n_2_ramloop[15].ram.r ;
  wire \n_2_ramloop[16].ram.r ;
  wire \n_2_ramloop[17].ram.r ;
  wire \n_2_ramloop[18].ram.r ;
  wire \n_2_ramloop[1].ram.r ;
  wire \n_2_ramloop[2].ram.r ;
  wire \n_2_ramloop[3].ram.r ;
  wire \n_2_ramloop[4].ram.r ;
  wire \n_2_ramloop[5].ram.r ;
  wire \n_2_ramloop[6].ram.r ;
  wire \n_2_ramloop[7].ram.r ;
  wire \n_2_ramloop[8].ram.r ;
  wire \n_2_ramloop[9].ram.r ;
  wire \n_3_ramloop[10].ram.r ;
  wire \n_3_ramloop[11].ram.r ;
  wire \n_3_ramloop[12].ram.r ;
  wire \n_3_ramloop[13].ram.r ;
  wire \n_3_ramloop[14].ram.r ;
  wire \n_3_ramloop[15].ram.r ;
  wire \n_3_ramloop[16].ram.r ;
  wire \n_3_ramloop[17].ram.r ;
  wire \n_3_ramloop[18].ram.r ;
  wire \n_3_ramloop[1].ram.r ;
  wire \n_3_ramloop[2].ram.r ;
  wire \n_3_ramloop[3].ram.r ;
  wire \n_3_ramloop[4].ram.r ;
  wire \n_3_ramloop[5].ram.r ;
  wire \n_3_ramloop[6].ram.r ;
  wire \n_3_ramloop[7].ram.r ;
  wire \n_3_ramloop[8].ram.r ;
  wire \n_3_ramloop[9].ram.r ;
  wire \n_4_ramloop[10].ram.r ;
  wire \n_4_ramloop[11].ram.r ;
  wire \n_4_ramloop[12].ram.r ;
  wire \n_4_ramloop[13].ram.r ;
  wire \n_4_ramloop[14].ram.r ;
  wire \n_4_ramloop[15].ram.r ;
  wire \n_4_ramloop[16].ram.r ;
  wire \n_4_ramloop[17].ram.r ;
  wire \n_4_ramloop[18].ram.r ;
  wire \n_4_ramloop[1].ram.r ;
  wire \n_4_ramloop[2].ram.r ;
  wire \n_4_ramloop[3].ram.r ;
  wire \n_4_ramloop[4].ram.r ;
  wire \n_4_ramloop[5].ram.r ;
  wire \n_4_ramloop[6].ram.r ;
  wire \n_4_ramloop[7].ram.r ;
  wire \n_4_ramloop[8].ram.r ;
  wire \n_4_ramloop[9].ram.r ;
  wire \n_5_ramloop[10].ram.r ;
  wire \n_5_ramloop[11].ram.r ;
  wire \n_5_ramloop[12].ram.r ;
  wire \n_5_ramloop[13].ram.r ;
  wire \n_5_ramloop[14].ram.r ;
  wire \n_5_ramloop[15].ram.r ;
  wire \n_5_ramloop[16].ram.r ;
  wire \n_5_ramloop[17].ram.r ;
  wire \n_5_ramloop[18].ram.r ;
  wire \n_5_ramloop[1].ram.r ;
  wire \n_5_ramloop[2].ram.r ;
  wire \n_5_ramloop[3].ram.r ;
  wire \n_5_ramloop[4].ram.r ;
  wire \n_5_ramloop[5].ram.r ;
  wire \n_5_ramloop[6].ram.r ;
  wire \n_5_ramloop[7].ram.r ;
  wire \n_5_ramloop[8].ram.r ;
  wire \n_5_ramloop[9].ram.r ;
  wire \n_6_ramloop[10].ram.r ;
  wire \n_6_ramloop[11].ram.r ;
  wire \n_6_ramloop[12].ram.r ;
  wire \n_6_ramloop[13].ram.r ;
  wire \n_6_ramloop[14].ram.r ;
  wire \n_6_ramloop[15].ram.r ;
  wire \n_6_ramloop[16].ram.r ;
  wire \n_6_ramloop[17].ram.r ;
  wire \n_6_ramloop[18].ram.r ;
  wire \n_6_ramloop[1].ram.r ;
  wire \n_6_ramloop[2].ram.r ;
  wire \n_6_ramloop[3].ram.r ;
  wire \n_6_ramloop[4].ram.r ;
  wire \n_6_ramloop[5].ram.r ;
  wire \n_6_ramloop[6].ram.r ;
  wire \n_6_ramloop[7].ram.r ;
  wire \n_6_ramloop[8].ram.r ;
  wire \n_6_ramloop[9].ram.r ;
  wire \n_7_ramloop[10].ram.r ;
  wire \n_7_ramloop[11].ram.r ;
  wire \n_7_ramloop[12].ram.r ;
  wire \n_7_ramloop[13].ram.r ;
  wire \n_7_ramloop[14].ram.r ;
  wire \n_7_ramloop[15].ram.r ;
  wire \n_7_ramloop[16].ram.r ;
  wire \n_7_ramloop[17].ram.r ;
  wire \n_7_ramloop[18].ram.r ;
  wire \n_7_ramloop[1].ram.r ;
  wire \n_7_ramloop[2].ram.r ;
  wire \n_7_ramloop[3].ram.r ;
  wire \n_7_ramloop[4].ram.r ;
  wire \n_7_ramloop[5].ram.r ;
  wire \n_7_ramloop[6].ram.r ;
  wire \n_7_ramloop[7].ram.r ;
  wire \n_7_ramloop[8].ram.r ;
  wire \n_7_ramloop[9].ram.r ;
  wire \n_8_ramloop[10].ram.r ;
  wire \n_8_ramloop[11].ram.r ;
  wire \n_8_ramloop[12].ram.r ;
  wire \n_8_ramloop[13].ram.r ;
  wire \n_8_ramloop[14].ram.r ;
  wire \n_8_ramloop[15].ram.r ;
  wire \n_8_ramloop[16].ram.r ;
  wire \n_8_ramloop[17].ram.r ;
  wire \n_8_ramloop[18].ram.r ;
  wire \n_8_ramloop[1].ram.r ;
  wire \n_8_ramloop[2].ram.r ;
  wire \n_8_ramloop[3].ram.r ;
  wire \n_8_ramloop[4].ram.r ;
  wire \n_8_ramloop[5].ram.r ;
  wire \n_8_ramloop[6].ram.r ;
  wire \n_8_ramloop[7].ram.r ;
  wire \n_8_ramloop[8].ram.r ;
  wire \n_8_ramloop[9].ram.r ;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire [7:0]s_axis_tstrb;

axis_interconnect_1s2m_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[82:2]),
        .DOBDO({\n_0_ramloop[2].ram.r ,\n_1_ramloop[2].ram.r ,\n_2_ramloop[2].ram.r ,\n_3_ramloop[2].ram.r ,\n_4_ramloop[2].ram.r ,\n_5_ramloop[2].ram.r ,\n_6_ramloop[2].ram.r ,\n_7_ramloop[2].ram.r }),
        .DOPBDOP(\n_8_ramloop[2].ram.r ),
        .I1({\n_0_ramloop[1].ram.r ,\n_1_ramloop[1].ram.r ,\n_2_ramloop[1].ram.r ,\n_3_ramloop[1].ram.r ,\n_4_ramloop[1].ram.r ,\n_5_ramloop[1].ram.r ,\n_6_ramloop[1].ram.r ,\n_7_ramloop[1].ram.r }),
        .I10(\n_8_ramloop[6].ram.r ),
        .I11(\n_8_ramloop[5].ram.r ),
        .I12({\n_0_ramloop[8].ram.r ,\n_1_ramloop[8].ram.r ,\n_2_ramloop[8].ram.r ,\n_3_ramloop[8].ram.r ,\n_4_ramloop[8].ram.r ,\n_5_ramloop[8].ram.r ,\n_6_ramloop[8].ram.r ,\n_7_ramloop[8].ram.r }),
        .I13({\n_0_ramloop[7].ram.r ,\n_1_ramloop[7].ram.r ,\n_2_ramloop[7].ram.r ,\n_3_ramloop[7].ram.r ,\n_4_ramloop[7].ram.r ,\n_5_ramloop[7].ram.r ,\n_6_ramloop[7].ram.r ,\n_7_ramloop[7].ram.r }),
        .I14(\n_8_ramloop[8].ram.r ),
        .I15(\n_8_ramloop[7].ram.r ),
        .I16({\n_0_ramloop[10].ram.r ,\n_1_ramloop[10].ram.r ,\n_2_ramloop[10].ram.r ,\n_3_ramloop[10].ram.r ,\n_4_ramloop[10].ram.r ,\n_5_ramloop[10].ram.r ,\n_6_ramloop[10].ram.r ,\n_7_ramloop[10].ram.r }),
        .I17({\n_0_ramloop[9].ram.r ,\n_1_ramloop[9].ram.r ,\n_2_ramloop[9].ram.r ,\n_3_ramloop[9].ram.r ,\n_4_ramloop[9].ram.r ,\n_5_ramloop[9].ram.r ,\n_6_ramloop[9].ram.r ,\n_7_ramloop[9].ram.r }),
        .I18(\n_8_ramloop[10].ram.r ),
        .I19(\n_8_ramloop[9].ram.r ),
        .I2(\n_8_ramloop[1].ram.r ),
        .I20({\n_0_ramloop[12].ram.r ,\n_1_ramloop[12].ram.r ,\n_2_ramloop[12].ram.r ,\n_3_ramloop[12].ram.r ,\n_4_ramloop[12].ram.r ,\n_5_ramloop[12].ram.r ,\n_6_ramloop[12].ram.r ,\n_7_ramloop[12].ram.r }),
        .I21({\n_0_ramloop[11].ram.r ,\n_1_ramloop[11].ram.r ,\n_2_ramloop[11].ram.r ,\n_3_ramloop[11].ram.r ,\n_4_ramloop[11].ram.r ,\n_5_ramloop[11].ram.r ,\n_6_ramloop[11].ram.r ,\n_7_ramloop[11].ram.r }),
        .I22(\n_8_ramloop[12].ram.r ),
        .I23(\n_8_ramloop[11].ram.r ),
        .I24({\n_0_ramloop[14].ram.r ,\n_1_ramloop[14].ram.r ,\n_2_ramloop[14].ram.r ,\n_3_ramloop[14].ram.r ,\n_4_ramloop[14].ram.r ,\n_5_ramloop[14].ram.r ,\n_6_ramloop[14].ram.r ,\n_7_ramloop[14].ram.r }),
        .I25({\n_0_ramloop[13].ram.r ,\n_1_ramloop[13].ram.r ,\n_2_ramloop[13].ram.r ,\n_3_ramloop[13].ram.r ,\n_4_ramloop[13].ram.r ,\n_5_ramloop[13].ram.r ,\n_6_ramloop[13].ram.r ,\n_7_ramloop[13].ram.r }),
        .I26(\n_8_ramloop[14].ram.r ),
        .I27(\n_8_ramloop[13].ram.r ),
        .I28({\n_0_ramloop[16].ram.r ,\n_1_ramloop[16].ram.r ,\n_2_ramloop[16].ram.r ,\n_3_ramloop[16].ram.r ,\n_4_ramloop[16].ram.r ,\n_5_ramloop[16].ram.r ,\n_6_ramloop[16].ram.r ,\n_7_ramloop[16].ram.r }),
        .I29({\n_0_ramloop[15].ram.r ,\n_1_ramloop[15].ram.r ,\n_2_ramloop[15].ram.r ,\n_3_ramloop[15].ram.r ,\n_4_ramloop[15].ram.r ,\n_5_ramloop[15].ram.r ,\n_6_ramloop[15].ram.r ,\n_7_ramloop[15].ram.r }),
        .I3({\n_0_ramloop[4].ram.r ,\n_1_ramloop[4].ram.r ,\n_2_ramloop[4].ram.r ,\n_3_ramloop[4].ram.r ,\n_4_ramloop[4].ram.r ,\n_5_ramloop[4].ram.r ,\n_6_ramloop[4].ram.r ,\n_7_ramloop[4].ram.r }),
        .I30(\n_8_ramloop[16].ram.r ),
        .I31(\n_8_ramloop[15].ram.r ),
        .I32({\n_0_ramloop[18].ram.r ,\n_1_ramloop[18].ram.r ,\n_2_ramloop[18].ram.r ,\n_3_ramloop[18].ram.r ,\n_4_ramloop[18].ram.r ,\n_5_ramloop[18].ram.r ,\n_6_ramloop[18].ram.r ,\n_7_ramloop[18].ram.r }),
        .I33({\n_0_ramloop[17].ram.r ,\n_1_ramloop[17].ram.r ,\n_2_ramloop[17].ram.r ,\n_3_ramloop[17].ram.r ,\n_4_ramloop[17].ram.r ,\n_5_ramloop[17].ram.r ,\n_6_ramloop[17].ram.r ,\n_7_ramloop[17].ram.r }),
        .I34(\n_8_ramloop[18].ram.r ),
        .I35(\n_8_ramloop[17].ram.r ),
        .I4({\n_0_ramloop[3].ram.r ,\n_1_ramloop[3].ram.r ,\n_2_ramloop[3].ram.r ,\n_3_ramloop[3].ram.r ,\n_4_ramloop[3].ram.r ,\n_5_ramloop[3].ram.r ,\n_6_ramloop[3].ram.r ,\n_7_ramloop[3].ram.r }),
        .I5(I5),
        .I6(\n_8_ramloop[4].ram.r ),
        .I7(\n_8_ramloop[3].ram.r ),
        .I8({\n_0_ramloop[6].ram.r ,\n_1_ramloop[6].ram.r ,\n_2_ramloop[6].ram.r ,\n_3_ramloop[6].ram.r ,\n_4_ramloop[6].ram.r ,\n_5_ramloop[6].ram.r ,\n_6_ramloop[6].ram.r ,\n_7_ramloop[6].ram.r }),
        .I9({\n_0_ramloop[5].ram.r ,\n_1_ramloop[5].ram.r ,\n_2_ramloop[5].ram.r ,\n_3_ramloop[5].ram.r ,\n_4_ramloop[5].ram.r ,\n_5_ramloop[5].ram.r ,\n_6_ramloop[5].ram.r ,\n_7_ramloop[5].ram.r }),
        .O1(O1),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized4 \ramloop[0].ram.r 
       (.D(D[1:0]),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized14 \ramloop[10].ram.r 
       (.I16({\n_0_ramloop[10].ram.r ,\n_1_ramloop[10].ram.r ,\n_2_ramloop[10].ram.r ,\n_3_ramloop[10].ram.r ,\n_4_ramloop[10].ram.r ,\n_5_ramloop[10].ram.r ,\n_6_ramloop[10].ram.r ,\n_7_ramloop[10].ram.r }),
        .I18(\n_8_ramloop[10].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[27:19]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized15 \ramloop[11].ram.r 
       (.I21({\n_0_ramloop[11].ram.r ,\n_1_ramloop[11].ram.r ,\n_2_ramloop[11].ram.r ,\n_3_ramloop[11].ram.r ,\n_4_ramloop[11].ram.r ,\n_5_ramloop[11].ram.r ,\n_6_ramloop[11].ram.r ,\n_7_ramloop[11].ram.r }),
        .I23(\n_8_ramloop[11].ram.r ),
        .I3(I3),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[36:28]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized16 \ramloop[12].ram.r 
       (.I20({\n_0_ramloop[12].ram.r ,\n_1_ramloop[12].ram.r ,\n_2_ramloop[12].ram.r ,\n_3_ramloop[12].ram.r ,\n_4_ramloop[12].ram.r ,\n_5_ramloop[12].ram.r ,\n_6_ramloop[12].ram.r ,\n_7_ramloop[12].ram.r }),
        .I22(\n_8_ramloop[12].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[36:28]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized17 \ramloop[13].ram.r 
       (.I25({\n_0_ramloop[13].ram.r ,\n_1_ramloop[13].ram.r ,\n_2_ramloop[13].ram.r ,\n_3_ramloop[13].ram.r ,\n_4_ramloop[13].ram.r ,\n_5_ramloop[13].ram.r ,\n_6_ramloop[13].ram.r ,\n_7_ramloop[13].ram.r }),
        .I27(\n_8_ramloop[13].ram.r ),
        .I3(I3),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[45:37]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized18 \ramloop[14].ram.r 
       (.I24({\n_0_ramloop[14].ram.r ,\n_1_ramloop[14].ram.r ,\n_2_ramloop[14].ram.r ,\n_3_ramloop[14].ram.r ,\n_4_ramloop[14].ram.r ,\n_5_ramloop[14].ram.r ,\n_6_ramloop[14].ram.r ,\n_7_ramloop[14].ram.r }),
        .I26(\n_8_ramloop[14].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[45:37]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized19 \ramloop[15].ram.r 
       (.I29({\n_0_ramloop[15].ram.r ,\n_1_ramloop[15].ram.r ,\n_2_ramloop[15].ram.r ,\n_3_ramloop[15].ram.r ,\n_4_ramloop[15].ram.r ,\n_5_ramloop[15].ram.r ,\n_6_ramloop[15].ram.r ,\n_7_ramloop[15].ram.r }),
        .I3(I3),
        .I31(\n_8_ramloop[15].ram.r ),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[54:46]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized20 \ramloop[16].ram.r 
       (.I28({\n_0_ramloop[16].ram.r ,\n_1_ramloop[16].ram.r ,\n_2_ramloop[16].ram.r ,\n_3_ramloop[16].ram.r ,\n_4_ramloop[16].ram.r ,\n_5_ramloop[16].ram.r ,\n_6_ramloop[16].ram.r ,\n_7_ramloop[16].ram.r }),
        .I30(\n_8_ramloop[16].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[54:46]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized21 \ramloop[17].ram.r 
       (.I3(I3),
        .I33({\n_0_ramloop[17].ram.r ,\n_1_ramloop[17].ram.r ,\n_2_ramloop[17].ram.r ,\n_3_ramloop[17].ram.r ,\n_4_ramloop[17].ram.r ,\n_5_ramloop[17].ram.r ,\n_6_ramloop[17].ram.r ,\n_7_ramloop[17].ram.r }),
        .I35(\n_8_ramloop[17].ram.r ),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[63:55]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized22 \ramloop[18].ram.r 
       (.I32({\n_0_ramloop[18].ram.r ,\n_1_ramloop[18].ram.r ,\n_2_ramloop[18].ram.r ,\n_3_ramloop[18].ram.r ,\n_4_ramloop[18].ram.r ,\n_5_ramloop[18].ram.r ,\n_6_ramloop[18].ram.r ,\n_7_ramloop[18].ram.r }),
        .I34(\n_8_ramloop[18].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[63:55]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized5 \ramloop[1].ram.r 
       (.I1({\n_0_ramloop[1].ram.r ,\n_1_ramloop[1].ram.r ,\n_2_ramloop[1].ram.r ,\n_3_ramloop[1].ram.r ,\n_4_ramloop[1].ram.r ,\n_5_ramloop[1].ram.r ,\n_6_ramloop[1].ram.r ,\n_7_ramloop[1].ram.r }),
        .I2(\n_8_ramloop[1].ram.r ),
        .I3(I3),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized6 \ramloop[2].ram.r 
       (.DOBDO({\n_0_ramloop[2].ram.r ,\n_1_ramloop[2].ram.r ,\n_2_ramloop[2].ram.r ,\n_3_ramloop[2].ram.r ,\n_4_ramloop[2].ram.r ,\n_5_ramloop[2].ram.r ,\n_6_ramloop[2].ram.r ,\n_7_ramloop[2].ram.r }),
        .DOPBDOP(\n_8_ramloop[2].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized7 \ramloop[3].ram.r 
       (.I1(I4),
        .I3(I3),
        .I4({\n_0_ramloop[3].ram.r ,\n_1_ramloop[3].ram.r ,\n_2_ramloop[3].ram.r ,\n_3_ramloop[3].ram.r ,\n_4_ramloop[3].ram.r ,\n_5_ramloop[3].ram.r ,\n_6_ramloop[3].ram.r ,\n_7_ramloop[3].ram.r }),
        .I7(\n_8_ramloop[3].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[0]),
        .s_axis_tstrb(s_axis_tstrb));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized8 \ramloop[4].ram.r 
       (.I3({\n_0_ramloop[4].ram.r ,\n_1_ramloop[4].ram.r ,\n_2_ramloop[4].ram.r ,\n_3_ramloop[4].ram.r ,\n_4_ramloop[4].ram.r ,\n_5_ramloop[4].ram.r ,\n_6_ramloop[4].ram.r ,\n_7_ramloop[4].ram.r }),
        .I6(\n_8_ramloop[4].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[0]),
        .s_axis_tstrb(s_axis_tstrb));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized9 \ramloop[5].ram.r 
       (.I11(\n_8_ramloop[5].ram.r ),
        .I3(I3),
        .I4(I4),
        .I9({\n_0_ramloop[5].ram.r ,\n_1_ramloop[5].ram.r ,\n_2_ramloop[5].ram.r ,\n_3_ramloop[5].ram.r ,\n_4_ramloop[5].ram.r ,\n_5_ramloop[5].ram.r ,\n_6_ramloop[5].ram.r ,\n_7_ramloop[5].ram.r }),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[9:1]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized10 \ramloop[6].ram.r 
       (.I10(\n_8_ramloop[6].ram.r ),
        .I8({\n_0_ramloop[6].ram.r ,\n_1_ramloop[6].ram.r ,\n_2_ramloop[6].ram.r ,\n_3_ramloop[6].ram.r ,\n_4_ramloop[6].ram.r ,\n_5_ramloop[6].ram.r ,\n_6_ramloop[6].ram.r ,\n_7_ramloop[6].ram.r }),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[9:1]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized11 \ramloop[7].ram.r 
       (.I13({\n_0_ramloop[7].ram.r ,\n_1_ramloop[7].ram.r ,\n_2_ramloop[7].ram.r ,\n_3_ramloop[7].ram.r ,\n_4_ramloop[7].ram.r ,\n_5_ramloop[7].ram.r ,\n_6_ramloop[7].ram.r ,\n_7_ramloop[7].ram.r }),
        .I15(\n_8_ramloop[7].ram.r ),
        .I3(I3),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[18:10]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized12 \ramloop[8].ram.r 
       (.I12({\n_0_ramloop[8].ram.r ,\n_1_ramloop[8].ram.r ,\n_2_ramloop[8].ram.r ,\n_3_ramloop[8].ram.r ,\n_4_ramloop[8].ram.r ,\n_5_ramloop[8].ram.r ,\n_6_ramloop[8].ram.r ,\n_7_ramloop[8].ram.r }),
        .I14(\n_8_ramloop[8].ram.r ),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[18:10]));
axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized13 \ramloop[9].ram.r 
       (.I17({\n_0_ramloop[9].ram.r ,\n_1_ramloop[9].ram.r ,\n_2_ramloop[9].ram.r ,\n_3_ramloop[9].ram.r ,\n_4_ramloop[9].ram.r ,\n_5_ramloop[9].ram.r ,\n_6_ramloop[9].ram.r ,\n_7_ramloop[9].ram.r }),
        .I19(\n_8_ramloop[9].ram.r ),
        .I3(I3),
        .I4(I4),
        .O2(O2[11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata[27:19]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module axis_interconnect_1s2m_blk_mem_gen_mux__parameterized0
   (O1,
    D,
    I5,
    s_aclk,
    DOBDO,
    I1,
    DOPBDOP,
    I2,
    I3,
    I4,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35);
  output O1;
  output [80:0]D;
  input I5;
  input s_aclk;
  input [7:0]DOBDO;
  input [7:0]I1;
  input [0:0]DOPBDOP;
  input [0:0]I2;
  input [7:0]I3;
  input [7:0]I4;
  input [0:0]I6;
  input [0:0]I7;
  input [7:0]I8;
  input [7:0]I9;
  input [0:0]I10;
  input [0:0]I11;
  input [7:0]I12;
  input [7:0]I13;
  input [0:0]I14;
  input [0:0]I15;
  input [7:0]I16;
  input [7:0]I17;
  input [0:0]I18;
  input [0:0]I19;
  input [7:0]I20;
  input [7:0]I21;
  input [0:0]I22;
  input [0:0]I23;
  input [7:0]I24;
  input [7:0]I25;
  input [0:0]I26;
  input [0:0]I27;
  input [7:0]I28;
  input [7:0]I29;
  input [0:0]I30;
  input [0:0]I31;
  input [7:0]I32;
  input [7:0]I33;
  input [0:0]I34;
  input [0:0]I35;

  wire [80:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [7:0]I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire [7:0]I12;
  wire [7:0]I13;
  wire [0:0]I14;
  wire [0:0]I15;
  wire [7:0]I16;
  wire [7:0]I17;
  wire [0:0]I18;
  wire [0:0]I19;
  wire [0:0]I2;
  wire [7:0]I20;
  wire [7:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [7:0]I24;
  wire [7:0]I25;
  wire [0:0]I26;
  wire [0:0]I27;
  wire [7:0]I28;
  wire [7:0]I29;
  wire [7:0]I3;
  wire [0:0]I30;
  wire [0:0]I31;
  wire [7:0]I32;
  wire [7:0]I33;
  wire [0:0]I34;
  wire [0:0]I35;
  wire [7:0]I4;
  wire I5;
  wire [0:0]I6;
  wire [0:0]I7;
  wire [7:0]I8;
  wire [7:0]I9;
  wire O1;
  wire s_aclk;

(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[10]_i_1 
       (.I0(DOPBDOP),
        .I1(I2),
        .I2(O1),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[11]_i_1 
       (.I0(I3[0]),
        .I1(I4[0]),
        .I2(O1),
        .O(D[9]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[12]_i_1 
       (.I0(I3[1]),
        .I1(I4[1]),
        .I2(O1),
        .O(D[10]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[13]_i_1 
       (.I0(I3[2]),
        .I1(I4[2]),
        .I2(O1),
        .O(D[11]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[14]_i_1 
       (.I0(I3[3]),
        .I1(I4[3]),
        .I2(O1),
        .O(D[12]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[15]_i_1 
       (.I0(I3[4]),
        .I1(I4[4]),
        .I2(O1),
        .O(D[13]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[16]_i_1 
       (.I0(I3[5]),
        .I1(I4[5]),
        .I2(O1),
        .O(D[14]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[17]_i_1 
       (.I0(I3[6]),
        .I1(I4[6]),
        .I2(O1),
        .O(D[15]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[18]_i_1 
       (.I0(I3[7]),
        .I1(I4[7]),
        .I2(O1),
        .O(D[16]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[19]_i_1 
       (.I0(I6),
        .I1(I7),
        .I2(O1),
        .O(D[17]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[20]_i_1 
       (.I0(I8[0]),
        .I1(I9[0]),
        .I2(O1),
        .O(D[18]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[21]_i_1 
       (.I0(I8[1]),
        .I1(I9[1]),
        .I2(O1),
        .O(D[19]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[22]_i_1 
       (.I0(I8[2]),
        .I1(I9[2]),
        .I2(O1),
        .O(D[20]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[23]_i_1 
       (.I0(I8[3]),
        .I1(I9[3]),
        .I2(O1),
        .O(D[21]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[24]_i_1 
       (.I0(I8[4]),
        .I1(I9[4]),
        .I2(O1),
        .O(D[22]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[25]_i_1 
       (.I0(I8[5]),
        .I1(I9[5]),
        .I2(O1),
        .O(D[23]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[26]_i_1 
       (.I0(I8[6]),
        .I1(I9[6]),
        .I2(O1),
        .O(D[24]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[27]_i_1 
       (.I0(I8[7]),
        .I1(I9[7]),
        .I2(O1),
        .O(D[25]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[28]_i_1 
       (.I0(I10),
        .I1(I11),
        .I2(O1),
        .O(D[26]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[29]_i_1 
       (.I0(I12[0]),
        .I1(I13[0]),
        .I2(O1),
        .O(D[27]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[2]_i_1 
       (.I0(DOBDO[0]),
        .I1(I1[0]),
        .I2(O1),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[30]_i_1 
       (.I0(I12[1]),
        .I1(I13[1]),
        .I2(O1),
        .O(D[28]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[31]_i_1 
       (.I0(I12[2]),
        .I1(I13[2]),
        .I2(O1),
        .O(D[29]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[32]_i_1 
       (.I0(I12[3]),
        .I1(I13[3]),
        .I2(O1),
        .O(D[30]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[33]_i_1 
       (.I0(I12[4]),
        .I1(I13[4]),
        .I2(O1),
        .O(D[31]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[34]_i_1 
       (.I0(I12[5]),
        .I1(I13[5]),
        .I2(O1),
        .O(D[32]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[35]_i_1 
       (.I0(I12[6]),
        .I1(I13[6]),
        .I2(O1),
        .O(D[33]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[36]_i_1 
       (.I0(I12[7]),
        .I1(I13[7]),
        .I2(O1),
        .O(D[34]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[37]_i_1 
       (.I0(I14),
        .I1(I15),
        .I2(O1),
        .O(D[35]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[38]_i_1 
       (.I0(I16[0]),
        .I1(I17[0]),
        .I2(O1),
        .O(D[36]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[39]_i_1 
       (.I0(I16[1]),
        .I1(I17[1]),
        .I2(O1),
        .O(D[37]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[3]_i_1 
       (.I0(DOBDO[1]),
        .I1(I1[1]),
        .I2(O1),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[40]_i_1 
       (.I0(I16[2]),
        .I1(I17[2]),
        .I2(O1),
        .O(D[38]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[41]_i_1 
       (.I0(I16[3]),
        .I1(I17[3]),
        .I2(O1),
        .O(D[39]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[42]_i_1 
       (.I0(I16[4]),
        .I1(I17[4]),
        .I2(O1),
        .O(D[40]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[43]_i_1 
       (.I0(I16[5]),
        .I1(I17[5]),
        .I2(O1),
        .O(D[41]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[44]_i_1 
       (.I0(I16[6]),
        .I1(I17[6]),
        .I2(O1),
        .O(D[42]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[45]_i_1 
       (.I0(I16[7]),
        .I1(I17[7]),
        .I2(O1),
        .O(D[43]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[46]_i_1 
       (.I0(I18),
        .I1(I19),
        .I2(O1),
        .O(D[44]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[47]_i_1 
       (.I0(I20[0]),
        .I1(I21[0]),
        .I2(O1),
        .O(D[45]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[48]_i_1 
       (.I0(I20[1]),
        .I1(I21[1]),
        .I2(O1),
        .O(D[46]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[49]_i_1 
       (.I0(I20[2]),
        .I1(I21[2]),
        .I2(O1),
        .O(D[47]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[2]),
        .I1(I1[2]),
        .I2(O1),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[50]_i_1 
       (.I0(I20[3]),
        .I1(I21[3]),
        .I2(O1),
        .O(D[48]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[51]_i_1 
       (.I0(I20[4]),
        .I1(I21[4]),
        .I2(O1),
        .O(D[49]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[52]_i_1 
       (.I0(I20[5]),
        .I1(I21[5]),
        .I2(O1),
        .O(D[50]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[53]_i_1 
       (.I0(I20[6]),
        .I1(I21[6]),
        .I2(O1),
        .O(D[51]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[54]_i_1 
       (.I0(I20[7]),
        .I1(I21[7]),
        .I2(O1),
        .O(D[52]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[55]_i_1 
       (.I0(I22),
        .I1(I23),
        .I2(O1),
        .O(D[53]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[56]_i_1 
       (.I0(I24[0]),
        .I1(I25[0]),
        .I2(O1),
        .O(D[54]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[57]_i_1 
       (.I0(I24[1]),
        .I1(I25[1]),
        .I2(O1),
        .O(D[55]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[58]_i_1 
       (.I0(I24[2]),
        .I1(I25[2]),
        .I2(O1),
        .O(D[56]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[59]_i_1 
       (.I0(I24[3]),
        .I1(I25[3]),
        .I2(O1),
        .O(D[57]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[3]),
        .I1(I1[3]),
        .I2(O1),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[60]_i_1 
       (.I0(I24[4]),
        .I1(I25[4]),
        .I2(O1),
        .O(D[58]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[61]_i_1 
       (.I0(I24[5]),
        .I1(I25[5]),
        .I2(O1),
        .O(D[59]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[62]_i_1 
       (.I0(I24[6]),
        .I1(I25[6]),
        .I2(O1),
        .O(D[60]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[63]_i_1 
       (.I0(I24[7]),
        .I1(I25[7]),
        .I2(O1),
        .O(D[61]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[64]_i_1 
       (.I0(I26),
        .I1(I27),
        .I2(O1),
        .O(D[62]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[65]_i_1 
       (.I0(I28[0]),
        .I1(I29[0]),
        .I2(O1),
        .O(D[63]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[66]_i_1 
       (.I0(I28[1]),
        .I1(I29[1]),
        .I2(O1),
        .O(D[64]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[67]_i_1 
       (.I0(I28[2]),
        .I1(I29[2]),
        .I2(O1),
        .O(D[65]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[68]_i_1 
       (.I0(I28[3]),
        .I1(I29[3]),
        .I2(O1),
        .O(D[66]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[69]_i_1 
       (.I0(I28[4]),
        .I1(I29[4]),
        .I2(O1),
        .O(D[67]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[4]),
        .I1(I1[4]),
        .I2(O1),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[70]_i_1 
       (.I0(I28[5]),
        .I1(I29[5]),
        .I2(O1),
        .O(D[68]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[71]_i_1 
       (.I0(I28[6]),
        .I1(I29[6]),
        .I2(O1),
        .O(D[69]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[72]_i_1 
       (.I0(I28[7]),
        .I1(I29[7]),
        .I2(O1),
        .O(D[70]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[73]_i_1 
       (.I0(I30),
        .I1(I31),
        .I2(O1),
        .O(D[71]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[74]_i_1 
       (.I0(I32[0]),
        .I1(I33[0]),
        .I2(O1),
        .O(D[72]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[75]_i_1 
       (.I0(I32[1]),
        .I1(I33[1]),
        .I2(O1),
        .O(D[73]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[76]_i_1 
       (.I0(I32[2]),
        .I1(I33[2]),
        .I2(O1),
        .O(D[74]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[77]_i_1 
       (.I0(I32[3]),
        .I1(I33[3]),
        .I2(O1),
        .O(D[75]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[78]_i_1 
       (.I0(I32[4]),
        .I1(I33[4]),
        .I2(O1),
        .O(D[76]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[79]_i_1 
       (.I0(I32[5]),
        .I1(I33[5]),
        .I2(O1),
        .O(D[77]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[5]),
        .I1(I1[5]),
        .I2(O1),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[80]_i_1 
       (.I0(I32[6]),
        .I1(I33[6]),
        .I2(O1),
        .O(D[78]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[81]_i_1 
       (.I0(I32[7]),
        .I1(I33[7]),
        .I2(O1),
        .O(D[79]));
LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[82]_i_2 
       (.I0(I34),
        .I1(I35),
        .I2(O1),
        .O(D[80]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[6]),
        .I1(I1[6]),
        .I2(O1),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[7]),
        .I1(I1[7]),
        .I2(O1),
        .O(D[7]));
FDRE #(
    .INIT(1'b0)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(I5),
        .Q(O1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized0
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized1
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized10
   (I8,
    I10,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I8;
  output [0:0]I10;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [0:0]I10;
  wire [7:0]I8;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.I10(I10),
        .I8(I8),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized11
   (I13,
    I15,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I13;
  output [0:0]I15;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I13;
  wire [0:0]I15;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.I13(I13),
        .I15(I15),
        .I3(I3),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized12
   (I12,
    I14,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I12;
  output [0:0]I14;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I12;
  wire [0:0]I14;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.I12(I12),
        .I14(I14),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized13
   (I17,
    I19,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I17;
  output [0:0]I19;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I17;
  wire [0:0]I19;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.I17(I17),
        .I19(I19),
        .I3(I3),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized14
   (I16,
    I18,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I16;
  output [0:0]I18;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I16;
  wire [0:0]I18;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.I16(I16),
        .I18(I18),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized15
   (I21,
    I23,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I21;
  output [0:0]I23;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I21;
  wire [0:0]I23;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.I21(I21),
        .I23(I23),
        .I3(I3),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized16
   (I20,
    I22,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I20;
  output [0:0]I22;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I20;
  wire [0:0]I22;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.I20(I20),
        .I22(I22),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized17
   (I25,
    I27,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I25;
  output [0:0]I27;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I25;
  wire [0:0]I27;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.I25(I25),
        .I27(I27),
        .I3(I3),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized18
   (I24,
    I26,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I24;
  output [0:0]I26;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I24;
  wire [0:0]I26;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.I24(I24),
        .I26(I26),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized19
   (I29,
    I31,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I29;
  output [0:0]I31;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I29;
  wire I3;
  wire [0:0]I31;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.I29(I29),
        .I3(I3),
        .I31(I31),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized2
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized20
   (I28,
    I30,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I28;
  output [0:0]I30;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I28;
  wire [0:0]I30;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.I28(I28),
        .I30(I30),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized21
   (I33,
    I35,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I33;
  output [0:0]I35;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire I3;
  wire [7:0]I33;
  wire [0:0]I35;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.I3(I3),
        .I33(I33),
        .I35(I35),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized22
   (I32,
    I34,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I32;
  output [0:0]I34;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I32;
  wire [0:0]I34;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.I32(I32),
        .I34(I34),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized3
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [10:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [10:0]DINA;

  wire [10:0]DINA;
  wire [10:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized4
   (D,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA);
  output [1:0]D;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;

  wire [1:0]D;
  wire [1:0]DIADI;
  wire I1;
  wire I2;
  wire [12:0]O2;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized5
   (I1,
    I2,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tkeep,
    s_axis_tid,
    WEA);
  output [7:0]I1;
  output [0:0]I2;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [0:0]WEA;

  wire [7:0]I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized6
   (DOBDO,
    DOPBDOP,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tkeep,
    s_axis_tid,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [0:0]WEA;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized7
   (I4,
    I7,
    I3,
    s_aclk,
    I1,
    Q,
    O2,
    s_axis_tstrb,
    s_axis_tdata,
    WEA);
  output [7:0]I4;
  output [0:0]I7;
  input I3;
  input s_aclk;
  input I1;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tstrb;
  input [0:0]s_axis_tdata;
  input [0:0]WEA;

  wire I1;
  wire I3;
  wire [7:0]I4;
  wire [0:0]I7;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [0:0]s_axis_tdata;
  wire [7:0]s_axis_tstrb;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.I1(I1),
        .I3(I3),
        .I4(I4),
        .I7(I7),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tstrb(s_axis_tstrb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized8
   (I3,
    I6,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tstrb,
    s_axis_tdata,
    WEA);
  output [7:0]I3;
  output [0:0]I6;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tstrb;
  input [0:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I3;
  wire [0:0]I6;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [0:0]s_axis_tdata;
  wire [7:0]s_axis_tstrb;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.I3(I3),
        .I6(I6),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tstrb(s_axis_tstrb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_width__parameterized9
   (I9,
    I11,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I9;
  output [0:0]I11;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [0:0]I11;
  wire I3;
  wire I4;
  wire [7:0]I9;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;

axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.I11(I11),
        .I3(I3),
        .I4(I4),
        .I9(I9),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(m_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA[16:9],DINA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,DINA[17],DINA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],DOUTB[16:9],DOUTB[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],DOUTB[17],DOUTB[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({I1,I1,I1,I1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized0
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(m_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA[16:9],DINA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,DINA[17],DINA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],DOUTB[16:9],DOUTB[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],DOUTB[17],DOUTB[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({I1,I1,I1,I1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized1
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(m_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA[16:9],DINA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,DINA[17],DINA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],DOUTB[16:9],DOUTB[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],DOUTB[17],DOUTB[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({I1,I1,I1,I1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized10
   (I8,
    I10,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I8;
  output [0:0]I10;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [0:0]I10;
  wire [7:0]I8;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I8}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I10}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized11
   (I13,
    I15,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I13;
  output [0:0]I15;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I13;
  wire [0:0]I15;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I13}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I15}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized12
   (I12,
    I14,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I12;
  output [0:0]I14;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I12;
  wire [0:0]I14;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I12}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I14}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized13
   (I17,
    I19,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I17;
  output [0:0]I19;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I17;
  wire [0:0]I19;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I17}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I19}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized14
   (I16,
    I18,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I16;
  output [0:0]I18;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I16;
  wire [0:0]I18;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I16}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I18}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized15
   (I21,
    I23,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I21;
  output [0:0]I23;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I21;
  wire [0:0]I23;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I21}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I23}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized16
   (I20,
    I22,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I20;
  output [0:0]I22;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I20;
  wire [0:0]I22;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I20}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I22}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized17
   (I25,
    I27,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I25;
  output [0:0]I27;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I25;
  wire [0:0]I27;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I25}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I27}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized18
   (I24,
    I26,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I24;
  output [0:0]I26;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I24;
  wire [0:0]I26;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I24}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I26}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized19
   (I29,
    I31,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I29;
  output [0:0]I31;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I29;
  wire I3;
  wire [0:0]I31;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I29}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I31}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized2
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [17:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [17:0]DINA;

  wire [17:0]DINA;
  wire [17:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(m_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA[16:9],DINA[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,DINA[17],DINA[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],DOUTB[16:9],DOUTB[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],DOUTB[17],DOUTB[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({I1,I1,I1,I1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized20
   (I28,
    I30,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I28;
  output [0:0]I30;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I28;
  wire [0:0]I30;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I28}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I30}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized21
   (I33,
    I35,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I33;
  output [0:0]I35;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire I3;
  wire [7:0]I33;
  wire [0:0]I35;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I33}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I35}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized22
   (I32,
    I34,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I32;
  output [0:0]I34;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I32;
  wire [0:0]I34;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I32}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I34}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized3
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [10:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [10:0]DINA;

  wire [10:0]DINA;
  wire [10:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire s_aclk;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(m_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA[10:6],1'b0,1'b0,DINA[5:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],\n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,\n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,\n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,DOUTB[10:6],\n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,\n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,DOUTB[5:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,\n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({I1,I1,I1,I1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized4
   (D,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA);
  output [1:0]D;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;

  wire [1:0]D;
  wire [1:0]DIADI;
  wire I1;
  wire I2;
  wire [12:0]O2;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0}),
        .ADDRBWRADDR({O2,1'b0}),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(I1),
        .ENBWREN(I2),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized5
   (I1,
    I2,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tkeep,
    s_axis_tid,
    WEA);
  output [7:0]I1;
  output [0:0]I2;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [0:0]WEA;

  wire [7:0]I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tkeep[6:0],s_axis_tid}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tkeep[7]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I1}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I2}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized6
   (DOBDO,
    DOPBDOP,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tkeep,
    s_axis_tid,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [0:0]WEA;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tkeep[6:0],s_axis_tid}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tkeep[7]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized7
   (I4,
    I7,
    I3,
    s_aclk,
    I1,
    Q,
    O2,
    s_axis_tstrb,
    s_axis_tdata,
    WEA);
  output [7:0]I4;
  output [0:0]I7;
  input I3;
  input s_aclk;
  input I1;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tstrb;
  input [0:0]s_axis_tdata;
  input [0:0]WEA;

  wire I1;
  wire I3;
  wire [7:0]I4;
  wire [0:0]I7;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [0:0]s_axis_tdata;
  wire [7:0]s_axis_tstrb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tstrb}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I4}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I7}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized8
   (I3,
    I6,
    ram_ena,
    s_aclk,
    ram_enb,
    Q,
    O2,
    s_axis_tstrb,
    s_axis_tdata,
    WEA);
  output [7:0]I3;
  output [0:0]I6;
  input ram_ena;
  input s_aclk;
  input ram_enb;
  input [11:0]Q;
  input [11:0]O2;
  input [7:0]s_axis_tstrb;
  input [0:0]s_axis_tdata;
  input [0:0]WEA;

  wire [7:0]I3;
  wire [0:0]I6;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [0:0]s_axis_tdata;
  wire [7:0]s_axis_tstrb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tstrb}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I3}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I6}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module axis_interconnect_1s2m_blk_mem_gen_prim_wrapper__parameterized9
   (I9,
    I11,
    I3,
    s_aclk,
    I4,
    Q,
    O2,
    s_axis_tdata,
    WEA);
  output [7:0]I9;
  output [0:0]I11;
  input I3;
  input s_aclk;
  input I4;
  input [11:0]Q;
  input [11:0]O2;
  input [8:0]s_axis_tdata;
  input [0:0]WEA;

  wire [0:0]I11;
  wire I3;
  wire I4;
  wire [7:0]I9;
  wire [11:0]O2;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire s_aclk;
  wire [8:0]s_axis_tdata;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,O2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(s_aclk),
        .CLKBWRCLK(s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_tdata[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,s_axis_tdata[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],I9}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],I11}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I3),
        .ENBWREN(I4),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axis_interconnect_1s2m_blk_mem_gen_top
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [82:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [82:0]DINA;

  wire [82:0]DINA;
  wire [82:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_generic_cstr \valid.cstr 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axis_interconnect_1s2m_blk_mem_gen_top__parameterized0
   (D,
    O1,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA,
    I3,
    I4,
    s_axis_tkeep,
    s_axis_tid,
    ram_ena,
    ram_enb,
    s_axis_tstrb,
    s_axis_tdata,
    I5);
  output [82:0]D;
  output O1;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;
  input I3;
  input I4;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input ram_ena;
  input ram_enb;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input I5;

  wire [82:0]D;
  wire [1:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [12:0]O2;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire [7:0]s_axis_tstrb;

axis_interconnect_1s2m_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tstrb(s_axis_tstrb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axis_interconnect_1s2m_blk_mem_gen_v8_2__parameterized0
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [82:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [82:0]DINA;

  wire [82:0]DINA;
  wire [82:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module axis_interconnect_1s2m_blk_mem_gen_v8_2__parameterized2
   (D,
    O1,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA,
    I3,
    I4,
    s_axis_tkeep,
    s_axis_tid,
    ram_ena,
    ram_enb,
    s_axis_tstrb,
    s_axis_tdata,
    I5);
  output [82:0]D;
  output O1;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;
  input I3;
  input I4;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input ram_ena;
  input ram_enb;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input I5;

  wire [82:0]D;
  wire [1:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [12:0]O2;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire [7:0]s_axis_tstrb;

axis_interconnect_1s2m_blk_mem_gen_v8_2_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tstrb(s_axis_tstrb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axis_interconnect_1s2m_blk_mem_gen_v8_2_synth
   (DOUTB,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA);
  output [82:0]DOUTB;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [82:0]DINA;

  wire [82:0]DINA;
  wire [82:0]DOUTB;
  wire ENB;
  wire I1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.DINA(DINA),
        .DOUTB(DOUTB),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module axis_interconnect_1s2m_blk_mem_gen_v8_2_synth__parameterized0
   (D,
    O1,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA,
    I3,
    I4,
    s_axis_tkeep,
    s_axis_tid,
    ram_ena,
    ram_enb,
    s_axis_tstrb,
    s_axis_tdata,
    I5);
  output [82:0]D;
  output O1;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;
  input I3;
  input I4;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input ram_ena;
  input ram_enb;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input I5;

  wire [82:0]D;
  wire [1:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [12:0]O2;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire [7:0]s_axis_tstrb;

axis_interconnect_1s2m_blk_mem_gen_top__parameterized0 \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tstrb(s_axis_tstrb));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axis_interconnect_1s2m_clk_x_pntrs
   (O1,
    Q,
    S,
    O2,
    O3,
    v1_reg,
    v1_reg_0,
    O4,
    I1,
    I2,
    I3,
    I4,
    m_aclk,
    I5,
    s_aclk,
    I6);
  output O1;
  output [10:0]Q;
  output [2:0]S;
  output [3:0]O2;
  output [3:0]O3;
  output [4:0]v1_reg;
  output [0:0]v1_reg_0;
  output [10:0]O4;
  input [10:0]I1;
  input [9:0]I2;
  input [0:0]I3;
  input [10:0]I4;
  input m_aclk;
  input [0:0]I5;
  input s_aclk;
  input [0:0]I6;

  wire [10:0]I1;
  wire [9:0]I2;
  wire [0:0]I3;
  wire [10:0]I4;
  wire [0:0]I5;
  wire [0:0]I6;
  wire O1;
  wire [3:0]O2;
  wire [3:0]O3;
  wire [10:0]O4;
  wire [10:0]Q;
  wire [10:0]Q_0;
  wire [2:0]S;
  wire m_aclk;
  wire \n_0_gsync_stage[1].wr_stg_inst ;
  wire \n_0_gsync_stage[2].rd_stg_inst ;
  wire \n_0_gsync_stage[2].wr_stg_inst ;
  wire \n_0_rd_pntr_gc[0]_i_1 ;
  wire \n_0_rd_pntr_gc[1]_i_1 ;
  wire \n_0_rd_pntr_gc[2]_i_1 ;
  wire \n_0_rd_pntr_gc[3]_i_1 ;
  wire \n_0_rd_pntr_gc[4]_i_1 ;
  wire \n_0_rd_pntr_gc[5]_i_1 ;
  wire \n_0_rd_pntr_gc[6]_i_1 ;
  wire \n_0_rd_pntr_gc[7]_i_1 ;
  wire \n_0_rd_pntr_gc[8]_i_1 ;
  wire \n_0_rd_pntr_gc[9]_i_1 ;
  wire \n_10_gsync_stage[1].wr_stg_inst ;
  wire \n_10_gsync_stage[2].rd_stg_inst ;
  wire \n_10_gsync_stage[2].wr_stg_inst ;
  wire \n_1_gsync_stage[1].wr_stg_inst ;
  wire \n_1_gsync_stage[2].wr_stg_inst ;
  wire \n_2_gsync_stage[1].wr_stg_inst ;
  wire \n_2_gsync_stage[2].rd_stg_inst ;
  wire \n_2_gsync_stage[2].wr_stg_inst ;
  wire \n_3_gsync_stage[1].wr_stg_inst ;
  wire \n_3_gsync_stage[2].rd_stg_inst ;
  wire \n_3_gsync_stage[2].wr_stg_inst ;
  wire \n_4_gsync_stage[1].wr_stg_inst ;
  wire \n_4_gsync_stage[2].rd_stg_inst ;
  wire \n_4_gsync_stage[2].wr_stg_inst ;
  wire \n_5_gsync_stage[1].wr_stg_inst ;
  wire \n_5_gsync_stage[2].rd_stg_inst ;
  wire \n_5_gsync_stage[2].wr_stg_inst ;
  wire \n_6_gsync_stage[1].wr_stg_inst ;
  wire \n_6_gsync_stage[2].rd_stg_inst ;
  wire \n_6_gsync_stage[2].wr_stg_inst ;
  wire \n_7_gsync_stage[1].wr_stg_inst ;
  wire \n_7_gsync_stage[2].rd_stg_inst ;
  wire \n_7_gsync_stage[2].wr_stg_inst ;
  wire \n_8_gsync_stage[1].wr_stg_inst ;
  wire \n_8_gsync_stage[2].rd_stg_inst ;
  wire \n_8_gsync_stage[2].wr_stg_inst ;
  wire \n_9_gsync_stage[1].wr_stg_inst ;
  wire \n_9_gsync_stage[2].rd_stg_inst ;
  wire \n_9_gsync_stage[2].wr_stg_inst ;
  wire [9:0]p_0_in;
  wire p_0_in0;
  wire [10:0]rd_pntr_gc;
  wire s_aclk;
  wire [4:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [10:0]wr_pntr_gc;

LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(Q[1]),
        .I1(I2[1]),
        .I2(Q[0]),
        .I3(I2[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__0 
       (.I0(Q[3]),
        .I1(I2[3]),
        .I2(Q[2]),
        .I3(I2[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__0 
       (.I0(Q[5]),
        .I1(I2[5]),
        .I2(Q[4]),
        .I3(I2[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__0 
       (.I0(Q[7]),
        .I1(I2[7]),
        .I2(Q[6]),
        .I3(I2[6]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__0 
       (.I0(Q[9]),
        .I1(I2[9]),
        .I2(Q[8]),
        .I3(I2[8]),
        .O(v1_reg[4]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[5].gms.ms_i_1__0 
       (.I0(O4[10]),
        .I1(I3),
        .O(v1_reg_0));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(I1[10]),
        .O(O1));
axis_interconnect_1s2m_synchronizer_ff \gsync_stage[1].rd_stg_inst 
       (.I1(wr_pntr_gc),
        .I5(I5),
        .Q(Q_0),
        .m_aclk(m_aclk));
axis_interconnect_1s2m_synchronizer_ff_12 \gsync_stage[1].wr_stg_inst 
       (.I1(rd_pntr_gc),
        .I6(I6),
        .Q({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst ,\n_4_gsync_stage[1].wr_stg_inst ,\n_5_gsync_stage[1].wr_stg_inst ,\n_6_gsync_stage[1].wr_stg_inst ,\n_7_gsync_stage[1].wr_stg_inst ,\n_8_gsync_stage[1].wr_stg_inst ,\n_9_gsync_stage[1].wr_stg_inst ,\n_10_gsync_stage[1].wr_stg_inst }),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_synchronizer_ff_13 \gsync_stage[2].rd_stg_inst 
       (.D({\n_0_gsync_stage[2].rd_stg_inst ,p_0_in0,\n_2_gsync_stage[2].rd_stg_inst ,\n_3_gsync_stage[2].rd_stg_inst ,\n_4_gsync_stage[2].rd_stg_inst ,\n_5_gsync_stage[2].rd_stg_inst ,\n_6_gsync_stage[2].rd_stg_inst ,\n_7_gsync_stage[2].rd_stg_inst ,\n_8_gsync_stage[2].rd_stg_inst ,\n_9_gsync_stage[2].rd_stg_inst ,\n_10_gsync_stage[2].rd_stg_inst }),
        .I1(Q_0),
        .I5(I5),
        .m_aclk(m_aclk));
axis_interconnect_1s2m_synchronizer_ff_14 \gsync_stage[2].wr_stg_inst 
       (.D({\n_0_gsync_stage[2].wr_stg_inst ,\n_1_gsync_stage[2].wr_stg_inst ,\n_2_gsync_stage[2].wr_stg_inst ,\n_3_gsync_stage[2].wr_stg_inst ,\n_4_gsync_stage[2].wr_stg_inst ,\n_5_gsync_stage[2].wr_stg_inst ,\n_6_gsync_stage[2].wr_stg_inst ,\n_7_gsync_stage[2].wr_stg_inst ,\n_8_gsync_stage[2].wr_stg_inst ,\n_9_gsync_stage[2].wr_stg_inst ,\n_10_gsync_stage[2].wr_stg_inst }),
        .I1({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst ,\n_4_gsync_stage[1].wr_stg_inst ,\n_5_gsync_stage[1].wr_stg_inst ,\n_6_gsync_stage[1].wr_stg_inst ,\n_7_gsync_stage[1].wr_stg_inst ,\n_8_gsync_stage[1].wr_stg_inst ,\n_9_gsync_stage[1].wr_stg_inst ,\n_10_gsync_stage[1].wr_stg_inst }),
        .I6(I6),
        .s_aclk(s_aclk));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[11]_i_6 
       (.I0(Q[10]),
        .I1(I1[10]),
        .O(S[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[11]_i_7 
       (.I0(Q[9]),
        .I1(I1[9]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[11]_i_8 
       (.I0(Q[8]),
        .I1(I1[8]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[5]_i_3 
       (.I0(Q[3]),
        .I1(I1[3]),
        .O(O3[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[5]_i_4 
       (.I0(Q[2]),
        .I1(I1[2]),
        .O(O3[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[5]_i_5 
       (.I0(Q[1]),
        .I1(I1[1]),
        .O(O3[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[5]_i_6 
       (.I0(Q[0]),
        .I1(I1[0]),
        .O(O3[0]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[7]_i_4 
       (.I0(Q[7]),
        .I1(I1[7]),
        .O(O2[3]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[7]_i_5 
       (.I0(Q[6]),
        .I1(I1[6]),
        .O(O2[2]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[7]_i_6 
       (.I0(Q[5]),
        .I1(I1[5]),
        .O(O2[1]));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[7]_i_7 
       (.I0(Q[4]),
        .I1(I1[4]),
        .O(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_10_gsync_stage[2].wr_stg_inst ),
        .Q(O4[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[10] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_0_gsync_stage[2].wr_stg_inst ),
        .Q(O4[10]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_9_gsync_stage[2].wr_stg_inst ),
        .Q(O4[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_8_gsync_stage[2].wr_stg_inst ),
        .Q(O4[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_7_gsync_stage[2].wr_stg_inst ),
        .Q(O4[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_6_gsync_stage[2].wr_stg_inst ),
        .Q(O4[4]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_5_gsync_stage[2].wr_stg_inst ),
        .Q(O4[5]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_4_gsync_stage[2].wr_stg_inst ),
        .Q(O4[6]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_3_gsync_stage[2].wr_stg_inst ),
        .Q(O4[7]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_2_gsync_stage[2].wr_stg_inst ),
        .Q(O4[8]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[9] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(\n_1_gsync_stage[2].wr_stg_inst ),
        .Q(O4[9]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[0]_i_1 
       (.I0(I1[0]),
        .I1(I1[1]),
        .O(\n_0_rd_pntr_gc[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[1]_i_1 
       (.I0(I1[1]),
        .I1(I1[2]),
        .O(\n_0_rd_pntr_gc[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[2]_i_1 
       (.I0(I1[2]),
        .I1(I1[3]),
        .O(\n_0_rd_pntr_gc[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[3]_i_1 
       (.I0(I1[3]),
        .I1(I1[4]),
        .O(\n_0_rd_pntr_gc[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[4]_i_1 
       (.I0(I1[4]),
        .I1(I1[5]),
        .O(\n_0_rd_pntr_gc[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[5]_i_1 
       (.I0(I1[5]),
        .I1(I1[6]),
        .O(\n_0_rd_pntr_gc[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[6]_i_1 
       (.I0(I1[6]),
        .I1(I1[7]),
        .O(\n_0_rd_pntr_gc[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[7]_i_1 
       (.I0(I1[7]),
        .I1(I1[8]),
        .O(\n_0_rd_pntr_gc[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[8]_i_1 
       (.I0(I1[8]),
        .I1(I1[9]),
        .O(\n_0_rd_pntr_gc[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[9]_i_1 
       (.I0(I1[9]),
        .I1(I1[10]),
        .O(\n_0_rd_pntr_gc[9]_i_1 ));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[0]_i_1 ),
        .Q(rd_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[10] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[10]),
        .Q(rd_pntr_gc[10]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[1]_i_1 ),
        .Q(rd_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[2]_i_1 ),
        .Q(rd_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[3]_i_1 ),
        .Q(rd_pntr_gc[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[4]_i_1 ),
        .Q(rd_pntr_gc[4]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[5] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[5]_i_1 ),
        .Q(rd_pntr_gc[5]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[6] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[6]_i_1 ),
        .Q(rd_pntr_gc[6]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[7] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[7]_i_1 ),
        .Q(rd_pntr_gc[7]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[8] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[8]_i_1 ),
        .Q(rd_pntr_gc[8]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[9] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_rd_pntr_gc[9]_i_1 ),
        .Q(rd_pntr_gc[9]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_10_gsync_stage[2].rd_stg_inst ),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[10] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_0_gsync_stage[2].rd_stg_inst ),
        .Q(Q[10]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_9_gsync_stage[2].rd_stg_inst ),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_8_gsync_stage[2].rd_stg_inst ),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_7_gsync_stage[2].rd_stg_inst ),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_6_gsync_stage[2].rd_stg_inst ),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[5] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_5_gsync_stage[2].rd_stg_inst ),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[6] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_4_gsync_stage[2].rd_stg_inst ),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[7] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_3_gsync_stage[2].rd_stg_inst ),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[8] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(\n_2_gsync_stage[2].rd_stg_inst ),
        .Q(Q[8]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[9] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(p_0_in0),
        .Q(Q[9]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[0]_i_1 
       (.I0(I4[0]),
        .I1(I4[1]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[1]_i_1 
       (.I0(I4[1]),
        .I1(I4[2]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[2]_i_1 
       (.I0(I4[2]),
        .I1(I4[3]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[3]_i_1 
       (.I0(I4[3]),
        .I1(I4[4]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[4]_i_1 
       (.I0(I4[4]),
        .I1(I4[5]),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[5]_i_1 
       (.I0(I4[5]),
        .I1(I4[6]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[6]_i_1 
       (.I0(I4[6]),
        .I1(I4[7]),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[7]_i_1 
       (.I0(I4[7]),
        .I1(I4[8]),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[8]_i_1 
       (.I0(I4[8]),
        .I1(I4[9]),
        .O(p_0_in[8]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[9]_i_1 
       (.I0(I4[9]),
        .I1(I4[10]),
        .O(p_0_in[9]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[0]),
        .Q(wr_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[10] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I4[10]),
        .Q(wr_pntr_gc[10]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[1]),
        .Q(wr_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[2]),
        .Q(wr_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[3]),
        .Q(wr_pntr_gc[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[4]),
        .Q(wr_pntr_gc[4]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[5]),
        .Q(wr_pntr_gc[5]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[6]),
        .Q(wr_pntr_gc[6]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[7]),
        .Q(wr_pntr_gc[7]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[8]),
        .Q(wr_pntr_gc[8]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[9] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(p_0_in[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module axis_interconnect_1s2m_clk_x_pntrs__parameterized0
   (Q,
    O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    I1,
    I2,
    I3,
    valid_fwft,
    I4,
    I5,
    I6,
    I7,
    I8,
    m_aclk,
    I9,
    s_aclk,
    I10,
    I11,
    I12);
  output [3:0]Q;
  output O1;
  output [0:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [4:0]O7;
  output O8;
  output [2:0]O9;
  input [4:0]I1;
  input I2;
  input [4:0]I3;
  input valid_fwft;
  input [0:0]I4;
  input [1:0]I5;
  input [3:0]I6;
  input [4:0]I7;
  input I8;
  input m_aclk;
  input [0:0]I9;
  input s_aclk;
  input [0:0]I10;
  input [3:0]I11;
  input [3:0]I12;

  wire [0:0]D;
  wire [4:0]I1;
  wire [0:0]I10;
  wire [3:0]I11;
  wire [3:0]I12;
  wire I2;
  wire [4:0]I3;
  wire [0:0]I4;
  wire [1:0]I5;
  wire [3:0]I6;
  wire [4:0]I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [4:0]O7;
  wire O8;
  wire [2:0]O9;
  wire [3:0]Q;
  wire m_aclk;
  wire \n_0_gsync_stage[1].rd_stg_inst ;
  wire \n_0_gsync_stage[1].wr_stg_inst ;
  wire \n_0_gsync_stage[2].rd_stg_inst ;
  wire \n_0_gsync_stage[2].wr_stg_inst ;
  wire \n_0_gvalid_low.rd_dc_i[5]_i_4 ;
  wire \n_0_gvalid_low.rd_dc_i[5]_i_5 ;
  wire \n_0_gvalid_low.rd_dc_i[5]_i_6 ;
  wire n_0_ram_empty_fb_i_i_2;
  wire n_0_ram_empty_fb_i_i_3;
  wire n_0_ram_empty_fb_i_i_4;
  wire n_0_ram_full_fb_i_i_6;
  wire \n_0_wr_data_count_i[3]_i_2 ;
  wire \n_0_wr_data_count_i[3]_i_3 ;
  wire \n_0_wr_data_count_i[5]_i_2 ;
  wire \n_0_wr_data_count_i[5]_i_3 ;
  wire \n_0_wr_data_count_i[5]_i_4 ;
  wire \n_1_gsync_stage[1].rd_stg_inst ;
  wire \n_1_gsync_stage[1].wr_stg_inst ;
  wire \n_1_gsync_stage[2].wr_stg_inst ;
  wire \n_2_gsync_stage[1].rd_stg_inst ;
  wire \n_2_gsync_stage[1].wr_stg_inst ;
  wire \n_2_gsync_stage[2].rd_stg_inst ;
  wire \n_2_gsync_stage[2].wr_stg_inst ;
  wire \n_3_gsync_stage[1].rd_stg_inst ;
  wire \n_3_gsync_stage[1].wr_stg_inst ;
  wire \n_3_gsync_stage[2].rd_stg_inst ;
  wire \n_3_gsync_stage[2].wr_stg_inst ;
  wire \n_4_gsync_stage[1].rd_stg_inst ;
  wire \n_4_gsync_stage[1].wr_stg_inst ;
  wire \n_4_gsync_stage[2].rd_stg_inst ;
  wire \n_4_gsync_stage[2].wr_stg_inst ;
  wire p_0_in0;
  wire [4:4]p_1_out;
  wire [4:0]rd_pntr_gc;
  wire s_aclk;
  wire valid_fwft;
  wire [4:0]wr_pntr_gc;

axis_interconnect_1s2m_synchronizer_ff__parameterized0 \gsync_stage[1].rd_stg_inst 
       (.I1(wr_pntr_gc),
        .I9(I9),
        .Q({\n_0_gsync_stage[1].rd_stg_inst ,\n_1_gsync_stage[1].rd_stg_inst ,\n_2_gsync_stage[1].rd_stg_inst ,\n_3_gsync_stage[1].rd_stg_inst ,\n_4_gsync_stage[1].rd_stg_inst }),
        .m_aclk(m_aclk));
axis_interconnect_1s2m_synchronizer_ff__parameterized0_5 \gsync_stage[1].wr_stg_inst 
       (.I1(rd_pntr_gc),
        .I10(I10),
        .Q({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst ,\n_4_gsync_stage[1].wr_stg_inst }),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_synchronizer_ff__parameterized0_6 \gsync_stage[2].rd_stg_inst 
       (.D({\n_0_gsync_stage[1].rd_stg_inst ,\n_1_gsync_stage[1].rd_stg_inst ,\n_2_gsync_stage[1].rd_stg_inst ,\n_3_gsync_stage[1].rd_stg_inst ,\n_4_gsync_stage[1].rd_stg_inst }),
        .I9(I9),
        .O1({p_0_in0,\n_2_gsync_stage[2].rd_stg_inst ,\n_3_gsync_stage[2].rd_stg_inst ,\n_4_gsync_stage[2].rd_stg_inst }),
        .Q(\n_0_gsync_stage[2].rd_stg_inst ),
        .m_aclk(m_aclk));
axis_interconnect_1s2m_synchronizer_ff__parameterized0_7 \gsync_stage[2].wr_stg_inst 
       (.D({\n_0_gsync_stage[1].wr_stg_inst ,\n_1_gsync_stage[1].wr_stg_inst ,\n_2_gsync_stage[1].wr_stg_inst ,\n_3_gsync_stage[1].wr_stg_inst ,\n_4_gsync_stage[1].wr_stg_inst }),
        .I10(I10),
        .O1({\n_1_gsync_stage[2].wr_stg_inst ,\n_2_gsync_stage[2].wr_stg_inst ,\n_3_gsync_stage[2].wr_stg_inst ,\n_4_gsync_stage[2].wr_stg_inst }),
        .Q(\n_0_gsync_stage[2].wr_stg_inst ),
        .s_aclk(s_aclk));
LUT2 #(
    .INIT(4'hB)) 
     \gvalid_low.rd_dc_i[2]_i_2 
       (.I0(Q[0]),
        .I1(I1[0]),
        .O(O4));
LUT2 #(
    .INIT(4'hB)) 
     \gvalid_low.rd_dc_i[3]_i_5 
       (.I0(Q[1]),
        .I1(I1[1]),
        .O(O5));
LUT4 #(
    .INIT(16'h4000)) 
     \gvalid_low.rd_dc_i[5]_i_1 
       (.I0(O2),
        .I1(O3),
        .I2(valid_fwft),
        .I3(I4),
        .O(D));
LUT6 #(
    .INIT(64'h9999669969996669)) 
     \gvalid_low.rd_dc_i[5]_i_2 
       (.I0(p_1_out),
        .I1(I1[4]),
        .I2(\n_0_gvalid_low.rd_dc_i[5]_i_4 ),
        .I3(I1[3]),
        .I4(Q[3]),
        .I5(\n_0_gvalid_low.rd_dc_i[5]_i_5 ),
        .O(O2));
LUT6 #(
    .INIT(64'h2042900904000000)) 
     \gvalid_low.rd_dc_i[5]_i_3 
       (.I0(I1[1]),
        .I1(Q[1]),
        .I2(I1[2]),
        .I3(Q[2]),
        .I4(O4),
        .I5(\n_0_gvalid_low.rd_dc_i[5]_i_6 ),
        .O(O3));
LUT6 #(
    .INIT(64'h44F4F4FF44F444F4)) 
     \gvalid_low.rd_dc_i[5]_i_4 
       (.I0(Q[2]),
        .I1(I1[2]),
        .I2(I1[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(I1[0]),
        .O(\n_0_gvalid_low.rd_dc_i[5]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \gvalid_low.rd_dc_i[5]_i_5 
       (.I0(Q[2]),
        .I1(I1[2]),
        .O(\n_0_gvalid_low.rd_dc_i[5]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[5]_i_6 
       (.I0(Q[3]),
        .I1(I1[3]),
        .O(\n_0_gvalid_low.rd_dc_i[5]_i_6 ));
LUT6 #(
    .INIT(64'hBAABAAAAAAAABAAB)) 
     ram_empty_fb_i_i_1
       (.I0(n_0_ram_empty_fb_i_i_2),
        .I1(n_0_ram_empty_fb_i_i_3),
        .I2(Q[1]),
        .I3(I1[1]),
        .I4(p_1_out),
        .I5(I1[4]),
        .O(O1));
LUT6 #(
    .INIT(64'h8008000000008008)) 
     ram_empty_fb_i_i_2
       (.I0(n_0_ram_empty_fb_i_i_4),
        .I1(I2),
        .I2(Q[1]),
        .I3(I3[1]),
        .I4(Q[2]),
        .I5(I3[2]),
        .O(n_0_ram_empty_fb_i_i_2));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     ram_empty_fb_i_i_3
       (.I0(Q[0]),
        .I1(I1[0]),
        .I2(I1[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I1[3]),
        .O(n_0_ram_empty_fb_i_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     ram_empty_fb_i_i_4
       (.I0(Q[3]),
        .I1(I3[3]),
        .I2(I3[4]),
        .I3(p_1_out),
        .I4(I3[0]),
        .I5(Q[0]),
        .O(n_0_ram_empty_fb_i_i_4));
LUT5 #(
    .INIT(32'h00009009)) 
     ram_full_fb_i_i_3
       (.I0(I6[0]),
        .I1(O7[0]),
        .I2(I6[1]),
        .I3(O7[1]),
        .I4(n_0_ram_full_fb_i_i_6),
        .O(O8));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_fb_i_i_5
       (.I0(O7[1]),
        .I1(I5[1]),
        .I2(O7[0]),
        .I3(I5[0]),
        .O(O6));
LUT4 #(
    .INIT(16'h6FF6)) 
     ram_full_fb_i_i_6
       (.I0(O7[2]),
        .I1(I6[2]),
        .I2(O7[4]),
        .I3(I6[3]),
        .O(n_0_ram_full_fb_i_i_6));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(\n_4_gsync_stage[2].wr_stg_inst ),
        .Q(O7[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(\n_3_gsync_stage[2].wr_stg_inst ),
        .Q(O7[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(\n_2_gsync_stage[2].wr_stg_inst ),
        .Q(O7[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(\n_1_gsync_stage[2].wr_stg_inst ),
        .Q(O7[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_bin_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(\n_0_gsync_stage[2].wr_stg_inst ),
        .Q(O7[4]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I12[0]),
        .Q(rd_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I12[1]),
        .Q(rd_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I12[2]),
        .Q(rd_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I12[3]),
        .Q(rd_pntr_gc[3]));
FDCE #(
    .INIT(1'b0)) 
     \rd_pntr_gc_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I1[4]),
        .Q(rd_pntr_gc[4]));
LUT6 #(
    .INIT(64'h4B4BD24B4B2D4B4B)) 
     \wr_data_count_i[3]_i_1 
       (.I0(I7[2]),
        .I1(O7[2]),
        .I2(\n_0_wr_data_count_i[3]_i_2 ),
        .I3(O7[1]),
        .I4(I7[1]),
        .I5(\n_0_wr_data_count_i[3]_i_3 ),
        .O(O9[0]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[3]_i_2 
       (.I0(O7[3]),
        .I1(I7[3]),
        .O(\n_0_wr_data_count_i[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \wr_data_count_i[3]_i_3 
       (.I0(O7[0]),
        .I1(I7[0]),
        .O(\n_0_wr_data_count_i[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_data_count_i[4]_i_1 
       (.I0(\n_0_wr_data_count_i[5]_i_2 ),
        .I1(\n_0_wr_data_count_i[5]_i_3 ),
        .O(O9[1]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \wr_data_count_i[5]_i_1 
       (.I0(\n_0_wr_data_count_i[5]_i_2 ),
        .I1(\n_0_wr_data_count_i[5]_i_3 ),
        .O(O9[2]));
LUT6 #(
    .INIT(64'h9000009000429000)) 
     \wr_data_count_i[5]_i_2 
       (.I0(I7[2]),
        .I1(O7[2]),
        .I2(\n_0_wr_data_count_i[3]_i_2 ),
        .I3(O7[1]),
        .I4(I7[1]),
        .I5(\n_0_wr_data_count_i[3]_i_3 ),
        .O(\n_0_wr_data_count_i[5]_i_2 ));
LUT6 #(
    .INIT(64'h71F330718E0CCF8E)) 
     \wr_data_count_i[5]_i_3 
       (.I0(\n_0_wr_data_count_i[5]_i_4 ),
        .I1(O7[3]),
        .I2(I7[3]),
        .I3(O7[2]),
        .I4(I7[2]),
        .I5(I8),
        .O(\n_0_wr_data_count_i[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h2F02)) 
     \wr_data_count_i[5]_i_4 
       (.I0(O7[0]),
        .I1(I7[0]),
        .I2(I7[1]),
        .I3(O7[1]),
        .O(\n_0_wr_data_count_i[5]_i_4 ));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(\n_4_gsync_stage[2].rd_stg_inst ),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(\n_3_gsync_stage[2].rd_stg_inst ),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(\n_2_gsync_stage[2].rd_stg_inst ),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(p_0_in0),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_bin_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(\n_0_gsync_stage[2].rd_stg_inst ),
        .Q(p_1_out));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I11[0]),
        .Q(wr_pntr_gc[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I11[1]),
        .Q(wr_pntr_gc[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I11[2]),
        .Q(wr_pntr_gc[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I11[3]),
        .Q(wr_pntr_gc[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_pntr_gc_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I7[4]),
        .Q(wr_pntr_gc[4]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare
   (comp1,
    v1_reg);
  output comp1;
  input [5:0]v1_reg;

  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [5:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],v1_reg[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare_10
   (comp0,
    v1_reg_0,
    I1);
  output comp0;
  input [4:0]v1_reg_0;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [4:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],I1,v1_reg_0[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare_11
   (comp1,
    v1_reg,
    I2);
  output comp1;
  input [4:0]v1_reg;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [4:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],I2,v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare_8
   (comp2,
    v1_reg_0,
    I1);
  output comp2;
  input [4:0]v1_reg_0;
  input [0:0]I1;

  wire [0:0]I1;
  wire comp2;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [4:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],I1,v1_reg_0[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare__parameterized1
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [5:0]v1_reg;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [5:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],I1,v1_reg[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare__parameterized1_0
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [5:0]v1_reg_0;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [5:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],I2,v1_reg_0[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare__parameterized1_1
   (p_0_in,
    v1_reg_1,
    I3);
  output p_0_in;
  input [5:0]v1_reg_1;
  input I3;

  wire I3;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in;
  wire [5:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],p_0_in,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],I3,v1_reg_1[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare__parameterized1_2
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [5:0]v1_reg;
  input I1;

  wire I1;
  wire comp0;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [5:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],I1,v1_reg[5:4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_interconnect_1s2m_compare__parameterized1_3
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [5:0]v1_reg_0;
  input I2;

  wire I2;
  wire comp1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [5:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],I2,v1_reg_0[5:4]}));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module axis_interconnect_1s2m_dmem
   (D,
    I1,
    m_aclk,
    s_aclk,
    E,
    DI,
    O3,
    O1);
  output [82:0]D;
  input I1;
  input m_aclk;
  input s_aclk;
  input [0:0]E;
  input [82:0]DI;
  input [4:0]O3;
  input [4:0]O1;

  wire [82:0]D;
  wire [82:0]DI;
  wire [0:0]E;
  wire I1;
  wire [4:0]O1;
  wire [4:0]O3;
  wire m_aclk;
  wire [82:0]p_0_out;
  wire s_aclk;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_72_77_DOD_UNCONNECTED;
  wire [1:1]NLW_RAM_reg_0_31_78_82_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_78_82_DOD_UNCONNECTED;

RAM32M RAM_reg_0_31_0_5
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_12_17
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC(DI[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[13:12]),
        .DOB(p_0_out[15:14]),
        .DOC(p_0_out[17:16]),
        .DOD(NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_18_23
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[19:18]),
        .DIB(DI[21:20]),
        .DIC(DI[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[19:18]),
        .DOB(p_0_out[21:20]),
        .DOC(p_0_out[23:22]),
        .DOD(NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_24_29
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[25:24]),
        .DIB(DI[27:26]),
        .DIC(DI[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[25:24]),
        .DOB(p_0_out[27:26]),
        .DOC(p_0_out[29:28]),
        .DOD(NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_30_35
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[31:30]),
        .DIB(DI[33:32]),
        .DIC(DI[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[31:30]),
        .DOB(p_0_out[33:32]),
        .DOC(p_0_out[35:34]),
        .DOD(NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_36_41
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[37:36]),
        .DIB(DI[39:38]),
        .DIC(DI[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[37:36]),
        .DOB(p_0_out[39:38]),
        .DOC(p_0_out[41:40]),
        .DOD(NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_42_47
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[43:42]),
        .DIB(DI[45:44]),
        .DIC(DI[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[43:42]),
        .DOB(p_0_out[45:44]),
        .DOC(p_0_out[47:46]),
        .DOD(NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_48_53
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[49:48]),
        .DIB(DI[51:50]),
        .DIC(DI[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[49:48]),
        .DOB(p_0_out[51:50]),
        .DOC(p_0_out[53:52]),
        .DOD(NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_54_59
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[55:54]),
        .DIB(DI[57:56]),
        .DIC(DI[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[55:54]),
        .DOB(p_0_out[57:56]),
        .DOC(p_0_out[59:58]),
        .DOD(NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_60_65
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[61:60]),
        .DIB(DI[63:62]),
        .DIC(DI[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[61:60]),
        .DOB(p_0_out[63:62]),
        .DOC(p_0_out[65:64]),
        .DOD(NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_66_71
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[67:66]),
        .DIB(DI[69:68]),
        .DIC(DI[71:70]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[67:66]),
        .DOB(p_0_out[69:68]),
        .DOC(p_0_out[71:70]),
        .DOD(NLW_RAM_reg_0_31_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_6_11
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(p_0_out[11:10]),
        .DOD(NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_72_77
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[73:72]),
        .DIB(DI[75:74]),
        .DIC(DI[77:76]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[73:72]),
        .DOB(p_0_out[75:74]),
        .DOC(p_0_out[77:76]),
        .DOD(NLW_RAM_reg_0_31_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
RAM32M RAM_reg_0_31_78_82
       (.ADDRA(O3),
        .ADDRB(O3),
        .ADDRC(O3),
        .ADDRD(O1),
        .DIA(DI[79:78]),
        .DIB(DI[81:80]),
        .DIC({1'b0,DI[82]}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[79:78]),
        .DOB(p_0_out[81:80]),
        .DOC({NLW_RAM_reg_0_31_78_82_DOC_UNCONNECTED[1],p_0_out[82]}),
        .DOD(NLW_RAM_reg_0_31_78_82_DOD_UNCONNECTED[1:0]),
        .WCLK(s_aclk),
        .WE(E));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[10]),
        .Q(D[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[11]),
        .Q(D[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[12]),
        .Q(D[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[13]),
        .Q(D[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[14]),
        .Q(D[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[15]),
        .Q(D[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[16]),
        .Q(D[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[17]),
        .Q(D[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[18]),
        .Q(D[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[19]),
        .Q(D[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[20]),
        .Q(D[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[21]),
        .Q(D[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[22]),
        .Q(D[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[23]),
        .Q(D[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[24]),
        .Q(D[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[25]),
        .Q(D[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[26]),
        .Q(D[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[27]),
        .Q(D[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[28]),
        .Q(D[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[29]),
        .Q(D[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[30]),
        .Q(D[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[31]),
        .Q(D[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[32]),
        .Q(D[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[33]),
        .Q(D[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[34]),
        .Q(D[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[35]),
        .Q(D[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[36]),
        .Q(D[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[37]),
        .Q(D[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[38]),
        .Q(D[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[39]),
        .Q(D[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[40]),
        .Q(D[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[41]),
        .Q(D[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[42]),
        .Q(D[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[43]),
        .Q(D[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[44]),
        .Q(D[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[45]),
        .Q(D[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[46]),
        .Q(D[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[47]),
        .Q(D[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[48]),
        .Q(D[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[49]),
        .Q(D[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[50]),
        .Q(D[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[51]),
        .Q(D[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[52]),
        .Q(D[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[53]),
        .Q(D[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[54]),
        .Q(D[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[55]),
        .Q(D[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[56]),
        .Q(D[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[57]),
        .Q(D[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[58]),
        .Q(D[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[59]),
        .Q(D[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[60]),
        .Q(D[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[61]),
        .Q(D[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[62]),
        .Q(D[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[63]),
        .Q(D[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[64]),
        .Q(D[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[65]),
        .Q(D[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[66] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[66]),
        .Q(D[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[67] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[67]),
        .Q(D[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[68] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[68]),
        .Q(D[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[69] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[69]),
        .Q(D[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[6]),
        .Q(D[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[70] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[70]),
        .Q(D[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[71] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[71]),
        .Q(D[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[72] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[72]),
        .Q(D[72]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[73] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[73]),
        .Q(D[73]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[74] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[74]),
        .Q(D[74]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[75] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[75]),
        .Q(D[75]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[76] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[76]),
        .Q(D[76]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[77] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[77]),
        .Q(D[77]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[78] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[78]),
        .Q(D[78]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[79] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[79]),
        .Q(D[79]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[80] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[80]),
        .Q(D[80]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[81] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[81]),
        .Q(D[81]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[82] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[82]),
        .Q(D[82]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \gpr1.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(I1),
        .D(p_0_out[9]),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_interconnect_1s2m_fifo_generator_ramfifo
   (Q,
    axis_rd_data_count,
    axis_wr_data_count,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    s_axis_tvalid,
    s_aclk,
    m_aclk,
    DINA,
    s_aresetn);
  output [82:0]Q;
  output [11:0]axis_rd_data_count;
  output [11:0]axis_wr_data_count;
  output s_axis_tready;
  output m_axis_tvalid;
  input m_axis_tready;
  input s_axis_tvalid;
  input s_aclk;
  input m_aclk;
  input [82:0]DINA;
  input s_aresetn;

  wire [82:0]DINA;
  wire [82:0]Q;
  wire RD_RST;
  wire WR_RST;
  wire [11:0]axis_rd_data_count;
  wire [11:0]axis_wr_data_count;
  wire [4:0]\gras.rsts/c1/v1_reg ;
  wire [5:5]\gwas.wsts/c2/v1_reg ;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_0_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_0_gntv_or_sync_fifo.gl0.rd ;
  wire \n_0_gntv_or_sync_fifo.gl0.wr ;
  wire \n_11_gntv_or_sync_fifo.gl0.rd ;
  wire \n_12_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_13_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_14_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_15_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_16_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_17_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_18_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_19_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_20_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_21_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_22_gntv_or_sync_fifo.gcx.clkx ;
  wire [10:0]p_0_out;
  wire [10:0]p_1_out;
  wire [10:0]p_20_out;
  wire [10:0]p_9_out;
  wire [9:0]rd_pntr_plus1;
  wire [1:0]rd_rst_i;
  wire rst_d2;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_aresetn;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [10:10]wr_pntr_plus2;
  wire [0:0]wr_rst_i;

axis_interconnect_1s2m_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.I1(p_20_out),
        .I2(rd_pntr_plus1),
        .I3(wr_pntr_plus2),
        .I4(p_9_out),
        .I5(rd_rst_i[1]),
        .I6(wr_rst_i),
        .O1(\n_0_gntv_or_sync_fifo.gcx.clkx ),
        .O2({\n_15_gntv_or_sync_fifo.gcx.clkx ,\n_16_gntv_or_sync_fifo.gcx.clkx ,\n_17_gntv_or_sync_fifo.gcx.clkx ,\n_18_gntv_or_sync_fifo.gcx.clkx }),
        .O3({\n_19_gntv_or_sync_fifo.gcx.clkx ,\n_20_gntv_or_sync_fifo.gcx.clkx ,\n_21_gntv_or_sync_fifo.gcx.clkx ,\n_22_gntv_or_sync_fifo.gcx.clkx }),
        .O4(p_0_out),
        .Q(p_1_out),
        .S({\n_12_gntv_or_sync_fifo.gcx.clkx ,\n_13_gntv_or_sync_fifo.gcx.clkx ,\n_14_gntv_or_sync_fifo.gcx.clkx }),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk),
        .v1_reg(\gras.rsts/c1/v1_reg ),
        .v1_reg_0(\gwas.wsts/c2/v1_reg ));
axis_interconnect_1s2m_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .ENB(\n_0_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_0_gntv_or_sync_fifo.gcx.clkx ),
        .I2(p_1_out),
        .I3({\n_15_gntv_or_sync_fifo.gcx.clkx ,\n_16_gntv_or_sync_fifo.gcx.clkx ,\n_17_gntv_or_sync_fifo.gcx.clkx ,\n_18_gntv_or_sync_fifo.gcx.clkx }),
        .O1(rd_pntr_plus1),
        .O2(p_20_out),
        .O3({\n_19_gntv_or_sync_fifo.gcx.clkx ,\n_20_gntv_or_sync_fifo.gcx.clkx ,\n_21_gntv_or_sync_fifo.gcx.clkx ,\n_22_gntv_or_sync_fifo.gcx.clkx }),
        .Q({RD_RST,rd_rst_i[0]}),
        .S({\n_12_gntv_or_sync_fifo.gcx.clkx ,\n_13_gntv_or_sync_fifo.gcx.clkx ,\n_14_gntv_or_sync_fifo.gcx.clkx }),
        .axis_rd_data_count(axis_rd_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .v1_reg(\gras.rsts/c1/v1_reg ));
axis_interconnect_1s2m_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.I1(\gwas.wsts/c2/v1_reg ),
        .I2(WR_RST),
        .O1(\n_0_gntv_or_sync_fifo.gl0.wr ),
        .O2(wr_pntr_plus2),
        .O4(p_0_out),
        .Q(p_9_out),
        .axis_wr_data_count(axis_wr_data_count),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
axis_interconnect_1s2m_memory \gntv_or_sync_fifo.mem 
       (.DINA(DINA),
        .E(\n_11_gntv_or_sync_fifo.gl0.rd ),
        .ENB(\n_0_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_0_gntv_or_sync_fifo.gl0.wr ),
        .O1(Q),
        .O2(p_20_out),
        .Q(p_9_out),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_reset_blk_ramfifo rstblk
       (.O1({RD_RST,rd_rst_i}),
        .Q({WR_RST,wr_rst_i}),
        .m_aclk(m_aclk),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_interconnect_1s2m_fifo_generator_ramfifo__parameterized0
   (Q,
    axis_rd_data_count,
    axis_wr_data_count,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    s_axis_tvalid,
    m_aclk,
    s_aclk,
    DI,
    s_aresetn);
  output [82:0]Q;
  output [5:0]axis_rd_data_count;
  output [5:0]axis_wr_data_count;
  output s_axis_tready;
  output m_axis_tvalid;
  input m_axis_tready;
  input s_axis_tvalid;
  input m_aclk;
  input s_aclk;
  input [82:0]DI;
  input s_aresetn;

  wire [82:0]DI;
  wire [82:0]Q;
  wire RD_RST;
  wire RST;
  wire WR_RST;
  wire [5:0]axis_rd_data_count;
  wire [5:0]axis_wr_data_count;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_10_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_13_gntv_or_sync_fifo.gl0.rd ;
  wire \n_14_gntv_or_sync_fifo.gl0.rd ;
  wire \n_15_gntv_or_sync_fifo.gl0.rd ;
  wire \n_16_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_16_gntv_or_sync_fifo.gl0.rd ;
  wire \n_16_gntv_or_sync_fifo.gl0.wr ;
  wire \n_17_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_17_gntv_or_sync_fifo.gl0.rd ;
  wire \n_18_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_19_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_2_gntv_or_sync_fifo.gl0.rd ;
  wire n_2_rstblk;
  wire \n_4_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_5_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_6_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_7_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_8_gntv_or_sync_fifo.gcx.clkx ;
  wire \n_9_gntv_or_sync_fifo.gcx.clkx ;
  wire [3:0]p_0_in;
  wire [4:0]p_0_out;
  wire [3:0]p_1_out;
  wire [4:0]p_20_out;
  wire p_2_out;
  wire p_3_out;
  wire [4:0]p_8_out;
  wire [4:0]p_9_out;
  wire [4:0]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst_d2;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_aresetn;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire valid_fwft;
  wire [1:0]wr_pntr_plus2;

axis_interconnect_1s2m_clk_x_pntrs__parameterized0 \gntv_or_sync_fifo.gcx.clkx 
       (.D(\n_5_gntv_or_sync_fifo.gcx.clkx ),
        .I1(p_20_out),
        .I10(RST),
        .I11(p_0_in),
        .I12({\n_14_gntv_or_sync_fifo.gl0.rd ,\n_15_gntv_or_sync_fifo.gl0.rd ,\n_16_gntv_or_sync_fifo.gl0.rd ,\n_17_gntv_or_sync_fifo.gl0.rd }),
        .I2(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .I3(rd_pntr_plus1),
        .I4(p_2_out),
        .I5(wr_pntr_plus2),
        .I6({p_8_out[4],p_8_out[2:0]}),
        .I7(p_9_out),
        .I8(\n_16_gntv_or_sync_fifo.gl0.wr ),
        .I9(RD_RST),
        .O1(\n_4_gntv_or_sync_fifo.gcx.clkx ),
        .O2(\n_6_gntv_or_sync_fifo.gcx.clkx ),
        .O3(\n_7_gntv_or_sync_fifo.gcx.clkx ),
        .O4(\n_8_gntv_or_sync_fifo.gcx.clkx ),
        .O5(\n_9_gntv_or_sync_fifo.gcx.clkx ),
        .O6(\n_10_gntv_or_sync_fifo.gcx.clkx ),
        .O7(p_0_out),
        .O8(\n_16_gntv_or_sync_fifo.gcx.clkx ),
        .O9({\n_17_gntv_or_sync_fifo.gcx.clkx ,\n_18_gntv_or_sync_fifo.gcx.clkx ,\n_19_gntv_or_sync_fifo.gcx.clkx }),
        .Q(p_1_out),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk),
        .valid_fwft(valid_fwft));
axis_interconnect_1s2m_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.D(\n_5_gntv_or_sync_fifo.gcx.clkx ),
        .E(\n_13_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_4_gntv_or_sync_fifo.gcx.clkx ),
        .I12({\n_14_gntv_or_sync_fifo.gl0.rd ,\n_15_gntv_or_sync_fifo.gl0.rd ,\n_16_gntv_or_sync_fifo.gl0.rd ,\n_17_gntv_or_sync_fifo.gl0.rd }),
        .I2(\n_7_gntv_or_sync_fifo.gcx.clkx ),
        .I3(\n_6_gntv_or_sync_fifo.gcx.clkx ),
        .I4(p_1_out),
        .I5(\n_9_gntv_or_sync_fifo.gcx.clkx ),
        .I6(\n_8_gntv_or_sync_fifo.gcx.clkx ),
        .O1(p_2_out),
        .O2(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .O3(p_20_out),
        .O4(rd_pntr_plus1),
        .Q({n_2_rstblk,rd_rst_i}),
        .axis_rd_data_count(axis_rd_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .valid_fwft(valid_fwft));
axis_interconnect_1s2m_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.D({\n_17_gntv_or_sync_fifo.gcx.clkx ,\n_18_gntv_or_sync_fifo.gcx.clkx ,\n_19_gntv_or_sync_fifo.gcx.clkx }),
        .E(p_3_out),
        .I1(\n_10_gntv_or_sync_fifo.gcx.clkx ),
        .I11(p_0_in),
        .I2(\n_16_gntv_or_sync_fifo.gcx.clkx ),
        .I3(WR_RST),
        .O1(p_9_out),
        .O2({p_8_out[4],p_8_out[2:0]}),
        .O3(\n_16_gntv_or_sync_fifo.gl0.wr ),
        .O7(p_0_out),
        .Q(wr_pntr_plus2),
        .axis_wr_data_count(axis_wr_data_count),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
axis_interconnect_1s2m_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.DI(DI),
        .E(p_3_out),
        .I1(\n_2_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_13_gntv_or_sync_fifo.gl0.rd ),
        .O1(p_9_out),
        .O3(p_20_out),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_reset_blk_ramfifo__parameterized0 rstblk
       (.O1({WR_RST,RST}),
        .Q({n_2_rstblk,RD_RST,rd_rst_i}),
        .m_aclk(m_aclk),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_interconnect_1s2m_fifo_generator_ramfifo__parameterized1
   (O1,
    Q,
    m_axis_tvalid,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    axis_wr_eop,
    O31,
    s_axis_tready,
    O32,
    s_aclk,
    DIADI,
    s_axis_tkeep,
    s_axis_tid,
    s_axis_tstrb,
    s_axis_tdata,
    m_axis_tready,
    I1,
    s_axis_tvalid,
    axis_data_count,
    axis_wr_eop_d1,
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ,
    CO,
    s_aresetn,
    I2);
  output O1;
  output [82:0]Q;
  output m_axis_tvalid;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output axis_wr_eop;
  output O31;
  output s_axis_tready;
  output O32;
  input s_aclk;
  input [1:0]DIADI;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input m_axis_tready;
  input I1;
  input s_axis_tvalid;
  input [13:0]axis_data_count;
  input axis_wr_eop_d1;
  input [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  input [0:0]CO;
  input s_aresetn;
  input [0:0]I2;

  wire [0:0]CO;
  wire [1:0]DIADI;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [82:0]Q;
  wire RST;
  wire axis_almost_full;
  wire [13:0]axis_data_count;
  wire axis_wr_eop;
  wire axis_wr_eop_d1;
  wire clear;
  wire [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena ;
  wire \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb ;
  wire [5:0]\grss.rsts/c1/v1_reg ;
  wire [5:0]\grss.rsts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/p_0_in ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_15_gntv_or_sync_fifo.gl0.rd ;
  wire \n_1_gntv_or_sync_fifo.gl0.rd ;
  wire \n_21_gntv_or_sync_fifo.gl0.wr ;
  wire \n_28_gntv_or_sync_fifo.gl0.rd ;
  wire \n_29_gntv_or_sync_fifo.gl0.rd ;
  wire \n_30_gntv_or_sync_fifo.gl0.rd ;
  wire \n_39_gntv_or_sync_fifo.gl0.wr ;
  wire \n_49_gntv_or_sync_fifo.gl0.rd ;
  wire \n_50_gntv_or_sync_fifo.gl0.rd ;
  wire n_5_rstblk;
  wire \n_7_gntv_or_sync_fifo.gl0.wr ;
  wire [12:0]p_20_out;
  wire p_2_out;
  wire p_8_out;
  wire [12:12]p_8_out_1;
  wire [12:0]p_9_out;
  wire ram_full_i;
  wire [11:0]rd_pntr_plus1;
  wire rst_d2;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_aresetn;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire sel_pipe;
  wire [12:12]wr_pntr_plus2;

axis_interconnect_1s2m_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.E(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I1(I1),
        .I2(p_9_out[12]),
        .I3(p_8_out_1),
        .I4(wr_pntr_plus2),
        .I5(\n_21_gntv_or_sync_fifo.gl0.wr ),
        .O1(\n_1_gntv_or_sync_fifo.gl0.rd ),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(p_20_out),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(\n_28_gntv_or_sync_fifo.gl0.rd ),
        .O4(\n_29_gntv_or_sync_fifo.gl0.rd ),
        .O5(\n_30_gntv_or_sync_fifo.gl0.rd ),
        .O6(\n_49_gntv_or_sync_fifo.gl0.rd ),
        .O7(\n_50_gntv_or_sync_fifo.gl0.rd ),
        .Q({clear,n_5_rstblk}),
        .axis_almost_full(axis_almost_full),
        .axis_data_count(axis_data_count),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .out(rd_pntr_plus1),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_2_out(\gwss.wsts/p_2_out ),
        .p_2_out_1(p_2_out),
        .p_8_out(p_8_out),
        .ram_enb(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_i(ram_full_i),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_axis_tvalid(s_axis_tvalid),
        .sel_pipe(sel_pipe),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ));
axis_interconnect_1s2m_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.DIADI(DIADI[0]),
        .I1(\n_28_gntv_or_sync_fifo.gl0.rd ),
        .I2(\n_29_gntv_or_sync_fifo.gl0.rd ),
        .I3(\n_30_gntv_or_sync_fifo.gl0.rd ),
        .I4(I1),
        .I5(rd_pntr_plus1),
        .O1(\n_7_gntv_or_sync_fifo.gl0.wr ),
        .O2(p_20_out[11:0]),
        .O3(p_8_out_1),
        .O30(O30),
        .O4(\n_39_gntv_or_sync_fifo.gl0.wr ),
        .Q(p_9_out),
        .RST(RST),
        .WEA(\n_21_gntv_or_sync_fifo.gl0.wr ),
        .axis_almost_full(axis_almost_full),
        .axis_wr_eop(axis_wr_eop),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .m_axis_tready(m_axis_tready),
        .out(wr_pntr_plus2),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_2_out(p_2_out),
        .p_2_out_1(\gwss.wsts/p_2_out ),
        .p_8_out(p_8_out),
        .ram_ena(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena ),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .ram_full_i(ram_full_i),
        .rst_d2(rst_d2),
        .s_aclk(s_aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .v1_reg(\grss.rsts/c1/v1_reg ),
        .v1_reg_0(\grss.rsts/c2/v1_reg ));
axis_interconnect_1s2m_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.CO(CO),
        .DIADI(DIADI),
        .E(\n_15_gntv_or_sync_fifo.gl0.rd ),
        .I1(\n_39_gntv_or_sync_fifo.gl0.wr ),
        .I2(\n_49_gntv_or_sync_fifo.gl0.rd ),
        .I3(\n_7_gntv_or_sync_fifo.gl0.wr ),
        .I4(\n_1_gntv_or_sync_fifo.gl0.rd ),
        .I5(\n_50_gntv_or_sync_fifo.gl0.rd ),
        .I6(I1),
        .I7(I2),
        .O1(Q),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O2(p_20_out),
        .O3(O2),
        .O31(O31),
        .O32(O32),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(p_9_out),
        .WEA(\n_21_gntv_or_sync_fifo.gl0.wr ),
        .axis_almost_full(axis_almost_full),
        .axis_wr_eop_d1(axis_wr_eop_d1),
        .\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg (\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ),
        .m_axis_tready(m_axis_tready),
        .p_8_out(p_8_out),
        .ram_ena(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena ),
        .ram_enb(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb ),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tstrb(s_axis_tstrb),
        .sel_pipe(sel_pipe));
axis_interconnect_1s2m_reset_blk_ramfifo__parameterized1 rstblk
       (.O1(O1),
        .Q({clear,n_5_rstblk}),
        .RST(RST),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_interconnect_1s2m_fifo_generator_top
   (Q,
    axis_rd_data_count,
    axis_wr_data_count,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    s_axis_tvalid,
    s_aclk,
    m_aclk,
    DINA,
    s_aresetn);
  output [82:0]Q;
  output [11:0]axis_rd_data_count;
  output [11:0]axis_wr_data_count;
  output s_axis_tready;
  output m_axis_tvalid;
  input m_axis_tready;
  input s_axis_tvalid;
  input s_aclk;
  input m_aclk;
  input [82:0]DINA;
  input s_aresetn;

  wire [82:0]DINA;
  wire [82:0]Q;
  wire [11:0]axis_rd_data_count;
  wire [11:0]axis_wr_data_count;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axis_tready;
  wire s_axis_tvalid;

axis_interconnect_1s2m_fifo_generator_ramfifo \grf.rf 
       (.DINA(DINA),
        .Q(Q),
        .axis_rd_data_count(axis_rd_data_count),
        .axis_wr_data_count(axis_wr_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_interconnect_1s2m_fifo_generator_top__parameterized0
   (Q,
    axis_rd_data_count,
    axis_wr_data_count,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    s_axis_tvalid,
    m_aclk,
    s_aclk,
    DI,
    s_aresetn);
  output [82:0]Q;
  output [5:0]axis_rd_data_count;
  output [5:0]axis_wr_data_count;
  output s_axis_tready;
  output m_axis_tvalid;
  input m_axis_tready;
  input s_axis_tvalid;
  input m_aclk;
  input s_aclk;
  input [82:0]DI;
  input s_aresetn;

  wire [82:0]DI;
  wire [82:0]Q;
  wire [5:0]axis_rd_data_count;
  wire [5:0]axis_wr_data_count;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axis_tready;
  wire s_axis_tvalid;

axis_interconnect_1s2m_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.DI(DI),
        .Q(Q),
        .axis_rd_data_count(axis_rd_data_count),
        .axis_wr_data_count(axis_wr_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_interconnect_1s2m_fifo_generator_top__parameterized1
   (O1,
    Q,
    m_axis_tvalid,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    axis_wr_eop,
    O31,
    s_axis_tready,
    O32,
    s_aclk,
    DIADI,
    s_axis_tkeep,
    s_axis_tid,
    s_axis_tstrb,
    s_axis_tdata,
    m_axis_tready,
    I1,
    s_axis_tvalid,
    axis_data_count,
    axis_wr_eop_d1,
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ,
    CO,
    s_aresetn,
    I2);
  output O1;
  output [82:0]Q;
  output m_axis_tvalid;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output axis_wr_eop;
  output O31;
  output s_axis_tready;
  output O32;
  input s_aclk;
  input [1:0]DIADI;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input m_axis_tready;
  input I1;
  input s_axis_tvalid;
  input [13:0]axis_data_count;
  input axis_wr_eop_d1;
  input [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  input [0:0]CO;
  input s_aresetn;
  input [0:0]I2;

  wire [0:0]CO;
  wire [1:0]DIADI;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [82:0]Q;
  wire [13:0]axis_data_count;
  wire axis_wr_eop;
  wire axis_wr_eop_d1;
  wire [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire s_axis_tvalid;

axis_interconnect_1s2m_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.CO(CO),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O2),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .axis_data_count(axis_data_count),
        .axis_wr_eop(axis_wr_eop),
        .axis_wr_eop_d1(axis_wr_eop_d1),
        .\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg (\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) (* C_DATA_COUNT_WIDTH = "10" *) 
(* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "18" *) (* C_DOUT_RST_VAL = "0" *) 
(* C_DOUT_WIDTH = "18" *) (* C_ENABLE_RLOCS = "0" *) (* C_FAMILY = "kintex7" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) (* C_HAS_INT_CLK = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "0" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_PRELOAD_LATENCY = "1" *) 
(* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) (* C_PROG_FULL_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "10" *) 
(* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "10" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_PIPELINE_REG = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_VALID_LOW = "0" *) 
(* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) (* C_WR_DEPTH = "1024" *) 
(* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) (* C_WR_RESPONSE_LATENCY = "1" *) 
(* C_MSGON_VAL = "0" *) (* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_SYNCHRONIZER_STAGE = "2" *) (* C_INTERFACE_TYPE = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_MASTER_CE = "0" *) (* C_ADD_NGC_CONSTRAINT = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) 
(* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) (* C_AXI_ID_WIDTH = "4" *) 
(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_AWUSER = "0" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_RUSER = "0" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TID = "1" *) (* C_HAS_AXIS_TDEST = "1" *) 
(* C_HAS_AXIS_TUSER = "0" *) (* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TLAST = "1" *) 
(* C_HAS_AXIS_TSTRB = "1" *) (* C_HAS_AXIS_TKEEP = "1" *) (* C_AXIS_TDATA_WIDTH = "64" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TDEST_WIDTH = "1" *) (* C_AXIS_TUSER_WIDTH = "8" *) 
(* C_AXIS_TSTRB_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "8" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_AXIS_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
(* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_AXIS = "11" *) (* C_APPLICATION_TYPE_WACH = "0" *) 
(* C_APPLICATION_TYPE_WDCH = "0" *) (* C_APPLICATION_TYPE_WRCH = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_ECC_RACH = "0" *) 
(* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_DIN_WIDTH_WACH = "32" *) 
(* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) (* C_DIN_WIDTH_RACH = "32" *) 
(* C_DIN_WIDTH_RDCH = "64" *) (* C_DIN_WIDTH_AXIS = "83" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_AXIS = "2048" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) 
(* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_AXIS = "11" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) 
(* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "1" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) 
(* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "2047" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
(* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "2046" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) 
(* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_AXIS = "0" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module axis_interconnect_1s2m_fifo_generator_v12_0
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [17:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [17:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [7:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [7:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [10:0]axis_prog_full_thresh;
  input [10:0]axis_prog_empty_thresh;
  output [11:0]axis_data_count;
  output [11:0]axis_wr_data_count;
  output [11:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [10:0]axis_prog_empty_thresh;
  wire [10:0]axis_prog_full_thresh;
  wire [11:0]axis_rd_data_count;
  wire [11:0]axis_wr_data_count;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [17:0]din;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [3:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [3:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [7:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [9:0]prog_empty_thresh;
  wire [9:0]prog_empty_thresh_assert;
  wire [9:0]prog_empty_thresh_negate;
  wire [9:0]prog_full_thresh;
  wire [9:0]prog_full_thresh_assert;
  wire [9:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [3:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [7:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const1> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[11] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[17] = \<const0> ;
  assign dout[16] = \<const0> ;
  assign dout[15] = \<const0> ;
  assign dout[14] = \<const0> ;
  assign dout[13] = \<const0> ;
  assign dout[12] = \<const0> ;
  assign dout[11] = \<const0> ;
  assign dout[10] = \<const0> ;
  assign dout[9] = \<const0> ;
  assign dout[8] = \<const0> ;
  assign dout[7] = \<const0> ;
  assign dout[6] = \<const0> ;
  assign dout[5] = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign empty = \<const1> ;
  assign full = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tuser[7] = \<const0> ;
  assign m_axis_tuser[6] = \<const0> ;
  assign m_axis_tuser[5] = \<const0> ;
  assign m_axis_tuser[4] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const1> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_interconnect_1s2m_fifo_generator_v12_0_synth inst_fifo_gen
       (.DIADI({s_axis_tstrb[5:0],s_axis_tkeep[7:6],s_axis_tkeep[4:0],s_axis_tid,s_axis_tdest,s_axis_tlast}),
        .Q({m_axis_tdata,m_axis_tstrb,m_axis_tkeep,m_axis_tid,m_axis_tdest,m_axis_tlast}),
        .axis_rd_data_count(axis_rd_data_count),
        .axis_wr_data_count(axis_wr_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tkeep(s_axis_tkeep[5]),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb[7:6]),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "18" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "18" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_FAMILY = "kintex7" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) 
(* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_RD_DATA_COUNT_WIDTH = "10" *) (* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) 
(* C_RD_PNTR_WIDTH = "10" *) (* C_UNDERFLOW_LOW = "0" *) (* C_USE_DOUT_RST = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_EMBEDDED_REG = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_POWER_SAVING_MODE = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "1024" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* C_MSGON_VAL = "0" *) (* C_ENABLE_RST_SYNC = "1" *) 
(* C_ERROR_INJECTION_TYPE = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_INTERFACE_TYPE = "1" *) 
(* C_AXI_TYPE = "0" *) (* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) 
(* C_HAS_SLAVE_CE = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_ADD_NGC_CONSTRAINT = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_DATA_WIDTH = "64" *) 
(* C_AXI_LEN_WIDTH = "8" *) (* C_AXI_LOCK_WIDTH = "2" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_RUSER = "0" *) (* C_AXI_ARUSER_WIDTH = "1" *) 
(* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TDEST = "1" *) (* C_HAS_AXIS_TUSER = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TLAST = "1" *) (* C_HAS_AXIS_TSTRB = "1" *) (* C_HAS_AXIS_TKEEP = "1" *) 
(* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "8" *) (* C_AXIS_TSTRB_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "8" *) 
(* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_AXIS_TYPE = "0" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "2" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
(* C_IMPLEMENTATION_TYPE_RACH = "2" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_AXIS = "12" *) 
(* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) (* C_APPLICATION_TYPE_WRCH = "0" *) 
(* C_APPLICATION_TYPE_RACH = "0" *) (* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) (* C_DIN_WIDTH_AXIS = "83" *) 
(* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_AXIS = "32" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "1" *) 
(* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "31" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "30" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
module axis_interconnect_1s2m_fifo_generator_v12_0__parameterized0
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [17:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [17:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [7:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [7:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [4:0]axis_prog_full_thresh;
  input [4:0]axis_prog_empty_thresh;
  output [5:0]axis_data_count;
  output [5:0]axis_wr_data_count;
  output [5:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [4:0]axis_prog_empty_thresh;
  wire [4:0]axis_prog_full_thresh;
  wire [5:0]axis_rd_data_count;
  wire [5:0]axis_wr_data_count;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [17:0]din;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [3:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [3:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [7:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [9:0]prog_empty_thresh;
  wire [9:0]prog_empty_thresh_assert;
  wire [9:0]prog_empty_thresh_negate;
  wire [9:0]prog_full_thresh;
  wire [9:0]prog_full_thresh_assert;
  wire [9:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [3:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [7:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const1> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[17] = \<const0> ;
  assign dout[16] = \<const0> ;
  assign dout[15] = \<const0> ;
  assign dout[14] = \<const0> ;
  assign dout[13] = \<const0> ;
  assign dout[12] = \<const0> ;
  assign dout[11] = \<const0> ;
  assign dout[10] = \<const0> ;
  assign dout[9] = \<const0> ;
  assign dout[8] = \<const0> ;
  assign dout[7] = \<const0> ;
  assign dout[6] = \<const0> ;
  assign dout[5] = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign empty = \<const1> ;
  assign full = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tuser[7] = \<const0> ;
  assign m_axis_tuser[6] = \<const0> ;
  assign m_axis_tuser[5] = \<const0> ;
  assign m_axis_tuser[4] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const1> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_interconnect_1s2m_fifo_generator_v12_0_synth__parameterized0 inst_fifo_gen
       (.DI({s_axis_tdata,s_axis_tstrb,s_axis_tkeep,s_axis_tid,s_axis_tdest,s_axis_tlast}),
        .Q({m_axis_tdata,m_axis_tstrb,m_axis_tkeep,m_axis_tid,m_axis_tdest,m_axis_tlast}),
        .axis_rd_data_count(axis_rd_data_count),
        .axis_wr_data_count(axis_wr_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "18" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "18" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_FAMILY = "kintex7" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) 
(* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "4kx4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_RD_DATA_COUNT_WIDTH = "10" *) (* C_RD_DEPTH = "1024" *) (* C_RD_FREQ = "1" *) 
(* C_RD_PNTR_WIDTH = "10" *) (* C_UNDERFLOW_LOW = "0" *) (* C_USE_DOUT_RST = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_EMBEDDED_REG = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_POWER_SAVING_MODE = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "10" *) 
(* C_WR_DEPTH = "1024" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "10" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* C_MSGON_VAL = "1" *) (* C_ENABLE_RST_SYNC = "1" *) 
(* C_ERROR_INJECTION_TYPE = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_INTERFACE_TYPE = "1" *) 
(* C_AXI_TYPE = "0" *) (* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) 
(* C_HAS_SLAVE_CE = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_ADD_NGC_CONSTRAINT = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_DATA_WIDTH = "64" *) 
(* C_AXI_LEN_WIDTH = "8" *) (* C_AXI_LOCK_WIDTH = "2" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_RUSER = "0" *) (* C_AXI_ARUSER_WIDTH = "1" *) 
(* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_RUSER_WIDTH = "1" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TID = "1" *) 
(* C_HAS_AXIS_TDEST = "1" *) (* C_HAS_AXIS_TUSER = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TLAST = "1" *) (* C_HAS_AXIS_TSTRB = "1" *) (* C_HAS_AXIS_TKEEP = "1" *) 
(* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "8" *) (* C_AXIS_TSTRB_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "8" *) 
(* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_AXIS_TYPE = "0" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "2" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
(* C_IMPLEMENTATION_TYPE_RACH = "2" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
(* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) (* C_APPLICATION_TYPE_WRCH = "0" *) 
(* C_APPLICATION_TYPE_RACH = "0" *) (* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_AXIS = "1" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) (* C_DIN_WIDTH_AXIS = "83" *) 
(* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_AXIS = "8192" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_AXIS = "13" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "1" *) 
(* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "8191" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "8190" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
module axis_interconnect_1s2m_fifo_generator_v12_0__parameterized1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [17:0]din;
  input wr_en;
  input rd_en;
  input [9:0]prog_empty_thresh;
  input [9:0]prog_empty_thresh_assert;
  input [9:0]prog_empty_thresh_negate;
  input [9:0]prog_full_thresh;
  input [9:0]prog_full_thresh_assert;
  input [9:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [17:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [9:0]rd_data_count;
  output [9:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [7:0]s_axis_tstrb;
  input [7:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [7:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [7:0]m_axis_tstrb;
  output [7:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [7:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [12:0]axis_prog_full_thresh;
  input [12:0]axis_prog_empty_thresh;
  output [13:0]axis_data_count;
  output [13:0]axis_wr_data_count;
  output [13:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire [13:0]axis_data_count;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [12:0]axis_prog_empty_thresh;
  wire [12:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [17:0]din;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [3:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [3:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [63:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [7:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [7:0]m_axis_tstrb;
  wire m_axis_tvalid;
  wire [9:0]prog_empty_thresh;
  wire [9:0]prog_empty_thresh_assert;
  wire [9:0]prog_empty_thresh_negate;
  wire [9:0]prog_full_thresh;
  wire [9:0]prog_full_thresh_assert;
  wire [9:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [3:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire [7:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const1> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[13] = \<const0> ;
  assign axis_rd_data_count[12] = \<const0> ;
  assign axis_rd_data_count[11] = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[13] = \<const0> ;
  assign axis_wr_data_count[12] = \<const0> ;
  assign axis_wr_data_count[11] = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[17] = \<const0> ;
  assign dout[16] = \<const0> ;
  assign dout[15] = \<const0> ;
  assign dout[14] = \<const0> ;
  assign dout[13] = \<const0> ;
  assign dout[12] = \<const0> ;
  assign dout[11] = \<const0> ;
  assign dout[10] = \<const0> ;
  assign dout[9] = \<const0> ;
  assign dout[8] = \<const0> ;
  assign dout[7] = \<const0> ;
  assign dout[6] = \<const0> ;
  assign dout[5] = \<const0> ;
  assign dout[4] = \<const0> ;
  assign dout[3] = \<const0> ;
  assign dout[2] = \<const0> ;
  assign dout[1] = \<const0> ;
  assign dout[0] = \<const0> ;
  assign empty = \<const1> ;
  assign full = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tuser[7] = \<const0> ;
  assign m_axis_tuser[6] = \<const0> ;
  assign m_axis_tuser[5] = \<const0> ;
  assign m_axis_tuser[4] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const1> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_interconnect_1s2m_fifo_generator_v12_0_synth__parameterized1 inst_fifo_gen
       (.DIADI({s_axis_tdest,s_axis_tlast}),
        .Q({m_axis_tdata,m_axis_tstrb,m_axis_tkeep,m_axis_tid,m_axis_tdest,m_axis_tlast}),
        .axis_data_count(axis_data_count),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axis_interconnect_1s2m_fifo_generator_v12_0_synth
   (Q,
    axis_rd_data_count,
    axis_wr_data_count,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    s_axis_tvalid,
    s_aclk,
    m_aclk,
    DIADI,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tdata,
    s_aresetn);
  output [82:0]Q;
  output [11:0]axis_rd_data_count;
  output [11:0]axis_wr_data_count;
  output s_axis_tready;
  output m_axis_tvalid;
  input m_axis_tready;
  input s_axis_tvalid;
  input s_aclk;
  input m_aclk;
  input [15:0]DIADI;
  input [1:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input [63:0]s_axis_tdata;
  input s_aresetn;

  wire [15:0]DIADI;
  wire [82:0]Q;
  wire [11:0]axis_rd_data_count;
  wire [11:0]axis_wr_data_count;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tready;
  wire [1:0]s_axis_tstrb;
  wire s_axis_tvalid;

axis_interconnect_1s2m_fifo_generator_top \gaxis_fifo.gaxisf.axisf 
       (.DINA({s_axis_tdata,s_axis_tstrb,DIADI[15:8],s_axis_tkeep,DIADI[7:0]}),
        .Q(Q),
        .axis_rd_data_count(axis_rd_data_count),
        .axis_wr_data_count(axis_wr_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axis_interconnect_1s2m_fifo_generator_v12_0_synth__parameterized0
   (Q,
    axis_rd_data_count,
    axis_wr_data_count,
    s_axis_tready,
    m_axis_tvalid,
    m_axis_tready,
    s_axis_tvalid,
    m_aclk,
    s_aclk,
    DI,
    s_aresetn);
  output [82:0]Q;
  output [5:0]axis_rd_data_count;
  output [5:0]axis_wr_data_count;
  output s_axis_tready;
  output m_axis_tvalid;
  input m_axis_tready;
  input s_axis_tvalid;
  input m_aclk;
  input s_aclk;
  input [82:0]DI;
  input s_aresetn;

  wire [82:0]DI;
  wire [82:0]Q;
  wire [5:0]axis_rd_data_count;
  wire [5:0]axis_wr_data_count;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire s_axis_tready;
  wire s_axis_tvalid;

axis_interconnect_1s2m_fifo_generator_top__parameterized0 \gaxis_fifo.gaxisf.axisf 
       (.DI(DI),
        .Q(Q),
        .axis_rd_data_count(axis_rd_data_count),
        .axis_wr_data_count(axis_wr_data_count),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module axis_interconnect_1s2m_fifo_generator_v12_0_synth__parameterized1
   (axis_data_count,
    Q,
    m_axis_tvalid,
    s_axis_tready,
    m_axis_tready,
    s_axis_tvalid,
    s_aclk,
    DIADI,
    s_axis_tkeep,
    s_axis_tid,
    s_axis_tstrb,
    s_axis_tdata,
    s_aresetn);
  output [13:0]axis_data_count;
  output [82:0]Q;
  output m_axis_tvalid;
  output s_axis_tready;
  input m_axis_tready;
  input s_axis_tvalid;
  input s_aclk;
  input [1:0]DIADI;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input s_aresetn;

  wire [1:0]DIADI;
  wire [82:0]Q;
  wire [13:0]axis_data_count;
  wire axis_wr_eop;
  wire axis_wr_eop_d1;
  wire [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_0_gaxis_fifo.gaxisf.axisf ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_10 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_11 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_13 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_14 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_15 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_16 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_17 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_18 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_19 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_20 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_22 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_23 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_24 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_25 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_26 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_6 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_7 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_8 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_9 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ;
  wire \n_100_gaxis_fifo.gaxisf.axisf ;
  wire \n_101_gaxis_fifo.gaxisf.axisf ;
  wire \n_102_gaxis_fifo.gaxisf.axisf ;
  wire \n_103_gaxis_fifo.gaxisf.axisf ;
  wire \n_104_gaxis_fifo.gaxisf.axisf ;
  wire \n_105_gaxis_fifo.gaxisf.axisf ;
  wire \n_106_gaxis_fifo.gaxisf.axisf ;
  wire \n_107_gaxis_fifo.gaxisf.axisf ;
  wire \n_108_gaxis_fifo.gaxisf.axisf ;
  wire \n_109_gaxis_fifo.gaxisf.axisf ;
  wire \n_110_gaxis_fifo.gaxisf.axisf ;
  wire \n_111_gaxis_fifo.gaxisf.axisf ;
  wire \n_112_gaxis_fifo.gaxisf.axisf ;
  wire \n_113_gaxis_fifo.gaxisf.axisf ;
  wire \n_115_gaxis_fifo.gaxisf.axisf ;
  wire \n_117_gaxis_fifo.gaxisf.axisf ;
  wire \n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ;
  wire \n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ;
  wire \n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 ;
  wire \n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ;
  wire \n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ;
  wire \n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ;
  wire \n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 ;
  wire \n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4 ;
  wire \n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ;
  wire \n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ;
  wire \n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ;
  wire \n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 ;
  wire \n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4 ;
  wire \n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ;
  wire \n_85_gaxis_fifo.gaxisf.axisf ;
  wire \n_86_gaxis_fifo.gaxisf.axisf ;
  wire \n_87_gaxis_fifo.gaxisf.axisf ;
  wire \n_88_gaxis_fifo.gaxisf.axisf ;
  wire \n_89_gaxis_fifo.gaxisf.axisf ;
  wire \n_90_gaxis_fifo.gaxisf.axisf ;
  wire \n_91_gaxis_fifo.gaxisf.axisf ;
  wire \n_92_gaxis_fifo.gaxisf.axisf ;
  wire \n_93_gaxis_fifo.gaxisf.axisf ;
  wire \n_94_gaxis_fifo.gaxisf.axisf ;
  wire \n_95_gaxis_fifo.gaxisf.axisf ;
  wire \n_96_gaxis_fifo.gaxisf.axisf ;
  wire \n_97_gaxis_fifo.gaxisf.axisf ;
  wire \n_98_gaxis_fifo.gaxisf.axisf ;
  wire \n_99_gaxis_fifo.gaxisf.axisf ;
  wire p_13_in;
  wire s_aclk;
  wire s_aresetn;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire s_axis_tready;
  wire [7:0]s_axis_tstrb;
  wire s_axis_tvalid;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5_O_UNCONNECTED ;

axis_interconnect_1s2m_fifo_generator_top__parameterized1 \gaxis_fifo.gaxisf.axisf 
       (.CO(p_13_in),
        .DIADI(DIADI),
        .I1(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg ),
        .I2(\n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 ),
        .O1(\n_0_gaxis_fifo.gaxisf.axisf ),
        .O10(\n_93_gaxis_fifo.gaxisf.axisf ),
        .O11(\n_94_gaxis_fifo.gaxisf.axisf ),
        .O12(\n_95_gaxis_fifo.gaxisf.axisf ),
        .O13(\n_96_gaxis_fifo.gaxisf.axisf ),
        .O14(\n_97_gaxis_fifo.gaxisf.axisf ),
        .O15(\n_98_gaxis_fifo.gaxisf.axisf ),
        .O16(\n_99_gaxis_fifo.gaxisf.axisf ),
        .O17(\n_100_gaxis_fifo.gaxisf.axisf ),
        .O18(\n_101_gaxis_fifo.gaxisf.axisf ),
        .O19(\n_102_gaxis_fifo.gaxisf.axisf ),
        .O2(\n_85_gaxis_fifo.gaxisf.axisf ),
        .O20(\n_103_gaxis_fifo.gaxisf.axisf ),
        .O21(\n_104_gaxis_fifo.gaxisf.axisf ),
        .O22(\n_105_gaxis_fifo.gaxisf.axisf ),
        .O23(\n_106_gaxis_fifo.gaxisf.axisf ),
        .O24(\n_107_gaxis_fifo.gaxisf.axisf ),
        .O25(\n_108_gaxis_fifo.gaxisf.axisf ),
        .O26(\n_109_gaxis_fifo.gaxisf.axisf ),
        .O27(\n_110_gaxis_fifo.gaxisf.axisf ),
        .O28(\n_111_gaxis_fifo.gaxisf.axisf ),
        .O29(\n_112_gaxis_fifo.gaxisf.axisf ),
        .O3(\n_86_gaxis_fifo.gaxisf.axisf ),
        .O30(\n_113_gaxis_fifo.gaxisf.axisf ),
        .O31(\n_115_gaxis_fifo.gaxisf.axisf ),
        .O32(\n_117_gaxis_fifo.gaxisf.axisf ),
        .O4(\n_87_gaxis_fifo.gaxisf.axisf ),
        .O5(\n_88_gaxis_fifo.gaxisf.axisf ),
        .O6(\n_89_gaxis_fifo.gaxisf.axisf ),
        .O7(\n_90_gaxis_fifo.gaxisf.axisf ),
        .O8(\n_91_gaxis_fifo.gaxisf.axisf ),
        .O9(\n_92_gaxis_fifo.gaxisf.axisf ),
        .Q(Q),
        .axis_data_count(axis_data_count),
        .axis_wr_eop(axis_wr_eop),
        .axis_wr_eop_d1(axis_wr_eop_d1),
        .\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg (\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_aclk(s_aclk),
        .s_aresetn(s_aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb(s_axis_tstrb),
        .s_axis_tvalid(s_axis_tvalid));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[0] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_85_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [0]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[10] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_95_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [10]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[11] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_96_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [11]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[12] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_97_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [12]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_98_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [13]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[1] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_86_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [1]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[2] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_87_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [2]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[3] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_88_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [3]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[4] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_89_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [4]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[5] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_90_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [5]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[6] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_91_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [6]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[7] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_92_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [7]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[8] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_93_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [8]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[9] 
       (.C(s_aclk),
        .CE(\n_115_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_94_gaxis_fifo.gaxisf.axisf ),
        .Q(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [9]));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_10 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [10]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [11]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_10 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_11 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [8]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [9]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_11 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_13 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [6]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [7]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_13 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_14 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [4]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [5]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_14 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_15 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [2]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [3]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_15 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_16 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [0]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [1]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_16 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_17 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [6]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [7]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_17 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_18 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [4]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [5]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_18 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_19 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [2]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [3]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_19 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_20 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [0]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [1]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_20 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_22 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [12]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [13]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_22 ));
LUT3 #(
    .INIT(8'h01)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_23 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [11]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [10]),
        .I2(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [9]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_23 ));
LUT3 #(
    .INIT(8'h01)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_24 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [8]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [7]),
        .I2(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [6]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_24 ));
LUT3 #(
    .INIT(8'h01)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_25 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [5]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [4]),
        .I2(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [3]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_25 ));
LUT3 #(
    .INIT(8'h02)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_26 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [0]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [2]),
        .I2(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [1]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_26 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_6 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [12]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [13]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_6 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_7 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [10]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [11]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_7 ));
LUT2 #(
    .INIT(4'hE)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_8 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [8]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [9]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_8 ));
LUT2 #(
    .INIT(4'h1)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_9 
       (.I0(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [12]),
        .I1(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [13]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_9 ));
FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_117_gaxis_fifo.gaxisf.axisf ),
        .Q(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg ));
CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 
       (.CI(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ,\n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ,\n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ,\n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_22 }));
CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 
       (.CI(1'b0),
        .CO({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ,\n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ,\n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 ,\n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_21_O_UNCONNECTED [3:0]),
        .S({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_23 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_24 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_25 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_26 }));
CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 
       (.CI(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3_CO_UNCONNECTED [3],\n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 ,\n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 ,\n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_6 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_7 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_8 }),
        .O(\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_9 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_10 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_11 }));
CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_12 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4_CO_UNCONNECTED [3],p_13_in,\n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4 ,\n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b1,1'b1,1'b1}));
CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 
       (.CI(1'b0),
        .CO({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ,\n_1_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ,\n_2_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 ,\n_3_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5 }),
        .CYINIT(1'b0),
        .DI({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_13 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_14 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_15 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_16 }),
        .O(\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_reg_i_5_O_UNCONNECTED [3:0]),
        .S({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_17 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_18 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_19 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_20 }));
FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_wr_eop_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(axis_wr_eop),
        .Q(axis_wr_eop_d1));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_99_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[0]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[10] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_109_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[10]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[11] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_110_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[11]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[12] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_111_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[12]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_112_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[13]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_100_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[1]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_101_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[2]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_102_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[3]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_103_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[4]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_104_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[5]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_105_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[6]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_106_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[7]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_107_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[8]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9] 
       (.C(s_aclk),
        .CE(\n_113_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_108_gaxis_fifo.gaxisf.axisf ),
        .Q(axis_data_count[9]));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_interconnect_1s2m_memory
   (O1,
    I1,
    s_aclk,
    ENB,
    m_aclk,
    Q,
    O2,
    DINA,
    E);
  output [82:0]O1;
  input I1;
  input s_aclk;
  input ENB;
  input m_aclk;
  input [10:0]Q;
  input [10:0]O2;
  input [82:0]DINA;
  input [0:0]E;

  wire [82:0]DINA;
  wire [0:0]E;
  wire ENB;
  wire I1;
  wire [82:0]O1;
  wire [10:0]O2;
  wire [10:0]Q;
  wire [82:0]doutb;
  wire m_aclk;
  wire s_aclk;

axis_interconnect_1s2m_blk_mem_gen_v8_2__parameterized0 \gbm.gbmg.gbmga.ngecc.bmg 
       (.DINA(DINA),
        .DOUTB(doutb),
        .ENB(ENB),
        .I1(I1),
        .O2(O2),
        .Q(Q),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[0]),
        .Q(O1[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[10]),
        .Q(O1[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[11]),
        .Q(O1[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[12]),
        .Q(O1[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[13]),
        .Q(O1[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[14]),
        .Q(O1[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[15]),
        .Q(O1[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[16]),
        .Q(O1[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[17]),
        .Q(O1[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[18]),
        .Q(O1[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[19]),
        .Q(O1[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[1]),
        .Q(O1[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[20]),
        .Q(O1[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[21]),
        .Q(O1[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[22]),
        .Q(O1[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[23]),
        .Q(O1[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[24]),
        .Q(O1[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[25]),
        .Q(O1[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[26]),
        .Q(O1[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[27]),
        .Q(O1[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[28]),
        .Q(O1[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[29]),
        .Q(O1[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[2]),
        .Q(O1[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[30]),
        .Q(O1[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[31]),
        .Q(O1[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[32]),
        .Q(O1[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[33]),
        .Q(O1[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[34]),
        .Q(O1[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[35]),
        .Q(O1[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[36]),
        .Q(O1[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[37]),
        .Q(O1[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[38]),
        .Q(O1[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[39]),
        .Q(O1[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[3]),
        .Q(O1[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[40]),
        .Q(O1[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[41]),
        .Q(O1[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[42]),
        .Q(O1[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[43]),
        .Q(O1[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[44]),
        .Q(O1[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[45]),
        .Q(O1[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[46]),
        .Q(O1[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[47]),
        .Q(O1[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[48]),
        .Q(O1[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[49]),
        .Q(O1[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[4]),
        .Q(O1[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[50]),
        .Q(O1[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[51]),
        .Q(O1[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[52]),
        .Q(O1[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[53]),
        .Q(O1[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[54]),
        .Q(O1[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[55]),
        .Q(O1[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[56]),
        .Q(O1[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[57]),
        .Q(O1[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[58]),
        .Q(O1[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[59]),
        .Q(O1[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[5]),
        .Q(O1[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[60]),
        .Q(O1[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[61]),
        .Q(O1[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[62]),
        .Q(O1[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[63]),
        .Q(O1[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[64]),
        .Q(O1[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[65]),
        .Q(O1[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[66] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[66]),
        .Q(O1[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[67] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[67]),
        .Q(O1[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[68] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[68]),
        .Q(O1[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[69] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[69]),
        .Q(O1[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[6]),
        .Q(O1[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[70] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[70]),
        .Q(O1[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[71] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[71]),
        .Q(O1[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[72] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[72]),
        .Q(O1[72]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[73] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[73]),
        .Q(O1[73]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[74] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[74]),
        .Q(O1[74]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[75] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[75]),
        .Q(O1[75]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[76] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[76]),
        .Q(O1[76]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[77] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[77]),
        .Q(O1[77]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[78] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[78]),
        .Q(O1[78]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[79] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[79]),
        .Q(O1[79]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[7]),
        .Q(O1[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[80] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[80]),
        .Q(O1[80]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[81] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[81]),
        .Q(O1[81]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[82] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[82]),
        .Q(O1[82]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[8]),
        .Q(O1[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .D(doutb[9]),
        .Q(O1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_interconnect_1s2m_memory__parameterized0
   (Q,
    I1,
    m_aclk,
    s_aclk,
    E,
    DI,
    O3,
    O1,
    I2);
  output [82:0]Q;
  input I1;
  input m_aclk;
  input s_aclk;
  input [0:0]E;
  input [82:0]DI;
  input [4:0]O3;
  input [4:0]O1;
  input [0:0]I2;

  wire [82:0]DI;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [4:0]O1;
  wire [4:0]O3;
  wire [82:0]Q;
  wire m_aclk;
  wire [82:0]p_0_out;
  wire s_aclk;

axis_interconnect_1s2m_dmem \gdm.dm 
       (.D(p_0_out),
        .DI(DI),
        .E(E),
        .I1(I1),
        .O1(O1),
        .O3(O3),
        .m_aclk(m_aclk),
        .s_aclk(s_aclk));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[0] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[10] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[11] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[12] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[13] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[14] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[15] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[16] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[17] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[17]),
        .Q(Q[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[18] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[18]),
        .Q(Q[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[19] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[19]),
        .Q(Q[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[1] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[20] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[20]),
        .Q(Q[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[21] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[21]),
        .Q(Q[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[22] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[22]),
        .Q(Q[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[23] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[23]),
        .Q(Q[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[24] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[24]),
        .Q(Q[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[25] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[25]),
        .Q(Q[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[26] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[26]),
        .Q(Q[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[27] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[27]),
        .Q(Q[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[28] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[28]),
        .Q(Q[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[29] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[29]),
        .Q(Q[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[2] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[30] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[30]),
        .Q(Q[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[31] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[31]),
        .Q(Q[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[32] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[32]),
        .Q(Q[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[33] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[33]),
        .Q(Q[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[34] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[34]),
        .Q(Q[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[35] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[35]),
        .Q(Q[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[36] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[36]),
        .Q(Q[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[37] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[37]),
        .Q(Q[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[38] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[38]),
        .Q(Q[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[39] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[39]),
        .Q(Q[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[3] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[40] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[40]),
        .Q(Q[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[41] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[41]),
        .Q(Q[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[42] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[42]),
        .Q(Q[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[43] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[43]),
        .Q(Q[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[44] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[44]),
        .Q(Q[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[45] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[45]),
        .Q(Q[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[46] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[46]),
        .Q(Q[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[47] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[47]),
        .Q(Q[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[48] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[48]),
        .Q(Q[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[49] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[49]),
        .Q(Q[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[4] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[50] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[50]),
        .Q(Q[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[51] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[51]),
        .Q(Q[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[52] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[52]),
        .Q(Q[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[53] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[53]),
        .Q(Q[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[54] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[54]),
        .Q(Q[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[55] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[55]),
        .Q(Q[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[56] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[56]),
        .Q(Q[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[57] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[57]),
        .Q(Q[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[58] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[58]),
        .Q(Q[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[59] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[59]),
        .Q(Q[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[5] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[60] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[60]),
        .Q(Q[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[61] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[61]),
        .Q(Q[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[62] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[62]),
        .Q(Q[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[63] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[63]),
        .Q(Q[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[64] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[64]),
        .Q(Q[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[65] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[65]),
        .Q(Q[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[66] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[66]),
        .Q(Q[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[67] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[67]),
        .Q(Q[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[68] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[68]),
        .Q(Q[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[69] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[69]),
        .Q(Q[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[6] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[70] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[70]),
        .Q(Q[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[71] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[71]),
        .Q(Q[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[72] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[72]),
        .Q(Q[72]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[73] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[73]),
        .Q(Q[73]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[74] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[74]),
        .Q(Q[74]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[75] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[75]),
        .Q(Q[75]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[76] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[76]),
        .Q(Q[76]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[77] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[77]),
        .Q(Q[77]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[78] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[78]),
        .Q(Q[78]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[79] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[79]),
        .Q(Q[79]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[7] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[80] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[80]),
        .Q(Q[80]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[81] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[81]),
        .Q(Q[81]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[82] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[82]),
        .Q(Q[82]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[8] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_dm.dout_i_reg[9] 
       (.C(m_aclk),
        .CE(I2),
        .D(p_0_out[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_interconnect_1s2m_memory__parameterized1
   (sel_pipe,
    O1,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O31,
    O32,
    s_aclk,
    I1,
    I2,
    Q,
    O2,
    DIADI,
    WEA,
    I3,
    I4,
    s_axis_tkeep,
    s_axis_tid,
    ram_ena,
    ram_enb,
    s_axis_tstrb,
    s_axis_tdata,
    I5,
    m_axis_tready,
    I6,
    p_8_out,
    axis_wr_eop_d1,
    \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ,
    CO,
    axis_almost_full,
    I7,
    E);
  output sel_pipe;
  output [82:0]O1;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O31;
  output O32;
  input s_aclk;
  input I1;
  input I2;
  input [12:0]Q;
  input [12:0]O2;
  input [1:0]DIADI;
  input [0:0]WEA;
  input I3;
  input I4;
  input [7:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input ram_ena;
  input ram_enb;
  input [7:0]s_axis_tstrb;
  input [63:0]s_axis_tdata;
  input I5;
  input m_axis_tready;
  input I6;
  input p_8_out;
  input axis_wr_eop_d1;
  input [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  input [0:0]CO;
  input axis_almost_full;
  input [0:0]I7;
  input [0:0]E;

  wire [0:0]CO;
  wire [1:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [82:0]O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire [12:0]O2;
  wire O3;
  wire O31;
  wire O32;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [12:0]Q;
  wire [0:0]WEA;
  wire axis_almost_full;
  wire axis_wr_eop_d1;
  wire [82:0]dout_mem;
  wire [13:0]\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg ;
  wire m_axis_tready;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_4 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[10]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[11]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[12]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[13]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[1]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[2]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[3]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[4]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[5]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[6]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[7]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[8]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[9]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[10]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[11]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[12]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[1]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[2]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[3]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[4]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[5]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[6]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[7]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[8]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[9]_i_3 ;
  wire p_14_out;
  wire p_8_out;
  wire ram_ena;
  wire ram_enb;
  wire s_aclk;
  wire [63:0]s_axis_tdata;
  wire [0:0]s_axis_tid;
  wire [7:0]s_axis_tkeep;
  wire [7:0]s_axis_tstrb;
  wire sel_pipe;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_S_UNCONNECTED ;

LUT5 #(
    .INIT(32'hAAAA6AAA)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_1 
       (.I0(axis_wr_eop_d1),
        .I1(O1[0]),
        .I2(m_axis_tready),
        .I3(I6),
        .I4(p_8_out),
        .O(O31));
LUT6 #(
    .INIT(64'h0080FFFFFF7F0000)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_3 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [0]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_3 ));
LUT5 #(
    .INIT(32'h0080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_4 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_4 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[10]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [10]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[10]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[11]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [11]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[11]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[12]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [12]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[12]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[13]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [13]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[13]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[1]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [1]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[1]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[2]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [2]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[2]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[3]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [3]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[4]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [4]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[4]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[5]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [5]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[5]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[6]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [6]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[6]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[7]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [7]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[7]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[8]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [8]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[8]_i_2 ));
LUT6 #(
    .INIT(64'hFF7F00000080FFFF)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[9]_i_2 
       (.I0(O1[0]),
        .I1(m_axis_tready),
        .I2(I6),
        .I3(p_8_out),
        .I4(axis_wr_eop_d1),
        .I5(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [9]),
        .O(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[9]_i_2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[12]_i_3 ),
        .CO(\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_DI_UNCONNECTED [3:1],\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [12]}),
        .O({\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_O_UNCONNECTED [3:2],O16,O15}),
        .S({\NLW_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[13]_i_3_CARRY4_S_UNCONNECTED [3:2],\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[13]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[12]_i_2 }));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[4]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[3]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[2]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[1]_i_3 }),
        .CYINIT(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_4 ),
        .DI(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [3:0]),
        .O({O6,O5,O4,O3}),
        .S({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[3]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[2]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[1]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[0]_i_3 }));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[5]_i_3_CARRY4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[4]_i_3 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[8]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[7]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[6]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [7:4]),
        .O({O10,O9,O8,O7}),
        .S({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[7]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[6]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[5]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[4]_i_2 }));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[9]_i_3_CARRY4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[8]_i_3 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[12]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[11]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[10]_i_3 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI(\gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt_reg [11:8]),
        .O({O14,O13,O12,O11}),
        .S({\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[11]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[10]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[9]_i_2 ,\n_0_gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_cnt[8]_i_2 }));
LUT5 #(
    .INIT(32'h55555504)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_1 
       (.I0(p_14_out),
        .I1(axis_almost_full),
        .I2(p_8_out),
        .I3(I7),
        .I4(I6),
        .O(O32));
LUT6 #(
    .INIT(64'h0000400000000000)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_pkt_read_i_2 
       (.I0(axis_wr_eop_d1),
        .I1(O1[0]),
        .I2(m_axis_tready),
        .I3(I6),
        .I4(p_8_out),
        .I5(CO),
        .O(p_14_out));
axis_interconnect_1s2m_blk_mem_gen_v8_2__parameterized2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(dout_mem),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(sel_pipe),
        .O2(O2),
        .Q(Q),
        .WEA(WEA),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .s_aclk(s_aclk),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tid(s_axis_tid),
        .s_axis_tkeep(s_axis_tkeep),
        .s_axis_tstrb(s_axis_tstrb));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[0]),
        .Q(O1[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(O1[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(O1[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(O1[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(O1[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(O1[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(O1[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(O1[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(O1[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(O1[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(O1[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[1]),
        .Q(O1[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(O1[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(O1[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(O1[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(O1[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(O1[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(O1[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(O1[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(O1[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(O1[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(O1[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[2]),
        .Q(O1[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(O1[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(O1[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(O1[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(O1[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(O1[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(O1[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(O1[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(O1[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(O1[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[39] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(O1[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[3]),
        .Q(O1[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[40] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[40]),
        .Q(O1[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[41] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[41]),
        .Q(O1[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[42] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[42]),
        .Q(O1[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[43] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[43]),
        .Q(O1[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[44] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[44]),
        .Q(O1[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[45] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[45]),
        .Q(O1[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[46] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[46]),
        .Q(O1[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[47] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[47]),
        .Q(O1[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[48] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[48]),
        .Q(O1[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[49] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[49]),
        .Q(O1[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(O1[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[50] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[50]),
        .Q(O1[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[51] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[51]),
        .Q(O1[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[52] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[52]),
        .Q(O1[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[53] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[53]),
        .Q(O1[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[54] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[54]),
        .Q(O1[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[55] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[55]),
        .Q(O1[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[56] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[56]),
        .Q(O1[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[57] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[57]),
        .Q(O1[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[58] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[58]),
        .Q(O1[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[59] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[59]),
        .Q(O1[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(O1[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[60] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[60]),
        .Q(O1[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[61] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[61]),
        .Q(O1[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[62] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[62]),
        .Q(O1[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[63] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[63]),
        .Q(O1[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[64] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[64]),
        .Q(O1[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[65] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[65]),
        .Q(O1[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[66] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[66]),
        .Q(O1[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[67] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[67]),
        .Q(O1[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[68] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[68]),
        .Q(O1[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[69] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[69]),
        .Q(O1[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(O1[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[70] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[70]),
        .Q(O1[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[71] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[71]),
        .Q(O1[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[72] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[72]),
        .Q(O1[72]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[73] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[73]),
        .Q(O1[73]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[74] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[74]),
        .Q(O1[74]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[75] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[75]),
        .Q(O1[75]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[76] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[76]),
        .Q(O1[76]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[77] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[77]),
        .Q(O1[77]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[78] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[78]),
        .Q(O1[78]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[79] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[79]),
        .Q(O1[79]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(O1[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[80] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[80]),
        .Q(O1[80]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[81] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[81]),
        .Q(O1[81]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[82] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[82]),
        .Q(O1[82]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(O1[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(s_aclk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(O1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_interconnect_1s2m_rd_bin_cntr
   (O1,
    Q,
    v1_reg,
    O2,
    I2,
    E,
    m_aclk,
    I1);
  output O1;
  output [9:0]Q;
  output [4:0]v1_reg;
  output [10:0]O2;
  input [10:0]I2;
  input [0:0]E;
  input m_aclk;
  input [0:0]I1;

  wire [0:0]E;
  wire [0:0]I1;
  wire [10:0]I2;
  wire O1;
  wire [10:0]O2;
  wire [9:0]Q;
  wire m_aclk;
  wire \n_0_gc0.count[10]_i_2 ;
  wire [10:0]plusOp;
  wire [10:10]rd_pntr_plus1;
  wire [4:0]v1_reg;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
     \gc0.count[10]_i_1 
       (.I0(rd_pntr_plus1),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\n_0_gc0.count[10]_i_2 ),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(plusOp[10]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \gc0.count[10]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\n_0_gc0.count[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc0.count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gc0.count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[5]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \gc0.count[6]_i_1 
       (.I0(\n_0_gc0.count[10]_i_2 ),
        .I1(Q[6]),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \gc0.count[7]_i_1 
       (.I0(Q[7]),
        .I1(\n_0_gc0.count[10]_i_2 ),
        .I2(Q[6]),
        .O(plusOp[7]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \gc0.count[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\n_0_gc0.count[10]_i_2 ),
        .I3(Q[7]),
        .O(plusOp[8]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \gc0.count[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\n_0_gc0.count[10]_i_2 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(plusOp[9]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[0]),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(O2[10]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[1]),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[2]),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[3]),
        .Q(O2[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[4]),
        .Q(O2[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[5]),
        .Q(O2[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[6]),
        .Q(O2[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[7]),
        .Q(O2[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[8]),
        .Q(O2[8]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(Q[9]),
        .Q(O2[9]));
(* counter = "9" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(I1),
        .Q(Q[0]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[10] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[10]),
        .Q(rd_pntr_plus1));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[1]),
        .Q(Q[1]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[2]),
        .Q(Q[2]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[3]),
        .Q(Q[3]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[4]),
        .Q(Q[4]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[5]),
        .Q(Q[5]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[6]),
        .Q(Q[6]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[7]),
        .Q(Q[7]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[8]),
        .Q(Q[8]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[9] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I1),
        .D(plusOp[9]),
        .Q(Q[9]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1 
       (.I0(O2[1]),
        .I1(I2[1]),
        .I2(O2[0]),
        .I3(I2[0]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1 
       (.I0(O2[3]),
        .I1(I2[3]),
        .I2(O2[2]),
        .I3(I2[2]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1 
       (.I0(O2[5]),
        .I1(I2[5]),
        .I2(O2[4]),
        .I3(I2[4]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1 
       (.I0(O2[7]),
        .I1(I2[7]),
        .I2(O2[6]),
        .I3(I2[6]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1 
       (.I0(O2[9]),
        .I1(I2[9]),
        .I2(O2[8]),
        .I3(I2[8]),
        .O(v1_reg[4]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[5].gms.ms_i_1__2 
       (.I0(rd_pntr_plus1),
        .I1(I2[10]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_interconnect_1s2m_rd_bin_cntr__parameterized0
   (O1,
    Q,
    O2,
    I12,
    O3,
    O4,
    D,
    I4,
    I5,
    valid_fwft,
    I1,
    E,
    m_aclk,
    I2);
  output O1;
  output [4:0]Q;
  output [4:0]O2;
  output [3:0]I12;
  output O3;
  output O4;
  output [0:0]D;
  input [3:0]I4;
  input I5;
  input valid_fwft;
  input [0:0]I1;
  input [0:0]E;
  input m_aclk;
  input [0:0]I2;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire [3:0]I12;
  wire [0:0]I2;
  wire [3:0]I4;
  wire I5;
  wire O1;
  wire [4:0]O2;
  wire O3;
  wire O4;
  wire [4:0]Q;
  wire m_aclk;
  wire \n_0_gvalid_low.rd_dc_i[3]_i_4 ;
  wire [4:0]plusOp;
  wire valid_fwft;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1 
       (.I0(O2[0]),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1 
       (.I0(O2[0]),
        .I1(O2[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gc0.count[2]_i_1 
       (.I0(O2[2]),
        .I1(O2[1]),
        .I2(O2[0]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gc0.count[3]_i_1 
       (.I0(O2[3]),
        .I1(O2[0]),
        .I2(O2[1]),
        .I3(O2[2]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gc0.count[4]_i_1 
       (.I0(O2[4]),
        .I1(O2[3]),
        .I2(O2[2]),
        .I3(O2[1]),
        .I4(O2[0]),
        .O(plusOp[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(O2[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(O2[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(O2[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(O2[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(O2[4]),
        .Q(Q[4]));
(* counter = "11" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(m_aclk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(I2),
        .Q(O2[0]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp[1]),
        .Q(O2[1]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp[2]),
        .Q(O2[2]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp[3]),
        .Q(O2[3]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(m_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp[4]),
        .Q(O2[4]));
LUT6 #(
    .INIT(64'hB44B000000000000)) 
     \gvalid_low.rd_dc_i[1]_i_1 
       (.I0(I4[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I4[1]),
        .I4(valid_fwft),
        .I5(I1),
        .O(D));
LUT2 #(
    .INIT(4'h9)) 
     \gvalid_low.rd_dc_i[2]_i_3 
       (.I0(Q[2]),
        .I1(I4[2]),
        .O(O4));
LUT6 #(
    .INIT(64'h2922404440442922)) 
     \gvalid_low.rd_dc_i[3]_i_2 
       (.I0(Q[1]),
        .I1(I4[1]),
        .I2(I4[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(I4[2]),
        .O(O1));
LUT6 #(
    .INIT(64'h6999666999996699)) 
     \gvalid_low.rd_dc_i[3]_i_3 
       (.I0(Q[3]),
        .I1(I4[3]),
        .I2(\n_0_gvalid_low.rd_dc_i[3]_i_4 ),
        .I3(I4[2]),
        .I4(Q[2]),
        .I5(I5),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'hDDFD)) 
     \gvalid_low.rd_dc_i[3]_i_4 
       (.I0(Q[0]),
        .I1(I4[0]),
        .I2(I4[1]),
        .I3(Q[1]),
        .O(\n_0_gvalid_low.rd_dc_i[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(I12[0]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(I12[1]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(I12[2]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_gc[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(I12[3]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_interconnect_1s2m_rd_bin_cntr__parameterized1
   (out,
    O1,
    Q,
    O2,
    O3,
    O4,
    O5,
    p_2_out,
    ram_full_comb,
    ram_enb,
    O6,
    O7,
    I2,
    I3,
    I4,
    p_0_in,
    axis_almost_full,
    comp1,
    p_14_out_0,
    I5,
    rst_full_gen_i,
    p_2_out_1,
    comp0,
    p_18_out,
    comp0_0,
    comp1_1,
    sel_pipe,
    s_aclk,
    I1);
  output [11:0]out;
  output O1;
  output [12:0]Q;
  output O2;
  output O3;
  output O4;
  output O5;
  output p_2_out;
  output ram_full_comb;
  output ram_enb;
  output O6;
  output O7;
  input [0:0]I2;
  input [0:0]I3;
  input [0:0]I4;
  input p_0_in;
  input axis_almost_full;
  input comp1;
  input p_14_out_0;
  input I5;
  input rst_full_gen_i;
  input p_2_out_1;
  input comp0;
  input p_18_out;
  input comp0_0;
  input comp1_1;
  input sel_pipe;
  input s_aclk;
  input [0:0]I1;

  wire [0:0]I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [12:0]Q;
  wire axis_almost_full;
  wire comp0;
  wire comp0_0;
  wire comp1;
  wire comp1_1;
  wire \n_0_gc0.count[0]_i_2 ;
  wire \n_0_gc0.count_reg[0]_i_1 ;
  wire \n_0_gc0.count_reg[10]_i_1 ;
  wire \n_0_gc0.count_reg[10]_i_2 ;
  wire \n_0_gc0.count_reg[11]_i_1 ;
  wire \n_0_gc0.count_reg[11]_i_2 ;
  wire \n_0_gc0.count_reg[12]_i_1 ;
  wire \n_0_gc0.count_reg[12]_i_2 ;
  wire \n_0_gc0.count_reg[1]_i_1 ;
  wire \n_0_gc0.count_reg[1]_i_2 ;
  wire \n_0_gc0.count_reg[2]_i_1 ;
  wire \n_0_gc0.count_reg[2]_i_2 ;
  wire \n_0_gc0.count_reg[3]_i_1 ;
  wire \n_0_gc0.count_reg[3]_i_2 ;
  wire \n_0_gc0.count_reg[4]_i_1 ;
  wire \n_0_gc0.count_reg[4]_i_2 ;
  wire \n_0_gc0.count_reg[5]_i_1 ;
  wire \n_0_gc0.count_reg[5]_i_2 ;
  wire \n_0_gc0.count_reg[6]_i_1 ;
  wire \n_0_gc0.count_reg[6]_i_2 ;
  wire \n_0_gc0.count_reg[7]_i_1 ;
  wire \n_0_gc0.count_reg[7]_i_2 ;
  wire \n_0_gc0.count_reg[8]_i_1 ;
  wire \n_0_gc0.count_reg[8]_i_2 ;
  wire \n_0_gc0.count_reg[9]_i_1 ;
  wire \n_0_gc0.count_reg[9]_i_2 ;
  wire [11:0]out;
  wire p_0_in;
  wire p_14_out_0;
  wire p_18_out;
  wire p_2_out;
  wire p_2_out_1;
  wire ram_enb;
  wire ram_full_comb;
  wire [12:12]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire s_aclk;
  wire sel_pipe;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_CARRY4_S_UNCONNECTED ;

LUT3 #(
    .INIT(8'h20)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q[12]),
        .I1(p_18_out),
        .I2(p_14_out_0),
        .O(ram_enb));
LUT6 #(
    .INIT(64'h00AA0000CCEE0CCC)) 
     \gaf.gaf0.ram_afull_i_i_1 
       (.I0(p_0_in),
        .I1(axis_almost_full),
        .I2(comp1),
        .I3(p_14_out_0),
        .I4(I5),
        .I5(rst_full_gen_i),
        .O(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_2 
       (.I0(out[0]),
        .O(\n_0_gc0.count[0]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[10] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[10]),
        .Q(Q[10]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[11] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[11]),
        .Q(Q[11]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[12] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(Q[12]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[8]),
        .Q(Q[8]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[9] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(out[9]),
        .Q(Q[9]));
(* counter = "15" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .D(\n_0_gc0.count_reg[0]_i_1 ),
        .PRE(I1),
        .Q(out[0]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[10] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[10]_i_1 ),
        .Q(out[10]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[11] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[11]_i_1 ),
        .Q(out[11]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[12] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[12]_i_1 ),
        .Q(rd_pntr_plus1));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   CARRY4 \gc0.count_reg[12]_i_1_CARRY4 
       (.CI(\n_0_gc0.count_reg[12]_i_2 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_gc0.count_reg[12]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_gc0.count_reg[12]_i_1_CARRY4_O_UNCONNECTED [3:1],\n_0_gc0.count_reg[12]_i_1 }),
        .S({\NLW_gc0.count_reg[12]_i_1_CARRY4_S_UNCONNECTED [3:1],rd_pntr_plus1}));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[1]_i_1 ),
        .Q(out[1]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gc0.count_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gc0.count_reg[4]_i_2 ,\n_0_gc0.count_reg[3]_i_2 ,\n_0_gc0.count_reg[2]_i_2 ,\n_0_gc0.count_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_gc0.count_reg[3]_i_1 ,\n_0_gc0.count_reg[2]_i_1 ,\n_0_gc0.count_reg[1]_i_1 ,\n_0_gc0.count_reg[0]_i_1 }),
        .S({out[3:1],\n_0_gc0.count[0]_i_2 }));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[2]_i_1 ),
        .Q(out[2]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[3]_i_1 ),
        .Q(out[3]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[4]_i_1 ),
        .Q(out[4]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[5]_i_1 ),
        .Q(out[5]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gc0.count_reg[5]_i_2_CARRY4 
       (.CI(\n_0_gc0.count_reg[4]_i_2 ),
        .CO({\n_0_gc0.count_reg[8]_i_2 ,\n_0_gc0.count_reg[7]_i_2 ,\n_0_gc0.count_reg[6]_i_2 ,\n_0_gc0.count_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_gc0.count_reg[7]_i_1 ,\n_0_gc0.count_reg[6]_i_1 ,\n_0_gc0.count_reg[5]_i_1 ,\n_0_gc0.count_reg[4]_i_1 }),
        .S(out[7:4]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[6]_i_1 ),
        .Q(out[6]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[7]_i_1 ),
        .Q(out[7]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[8]_i_1 ),
        .Q(out[8]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[9] 
       (.C(s_aclk),
        .CE(p_14_out_0),
        .CLR(I1),
        .D(\n_0_gc0.count_reg[9]_i_1 ),
        .Q(out[9]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gc0.count_reg[9]_i_2_CARRY4 
       (.CI(\n_0_gc0.count_reg[8]_i_2 ),
        .CO({\n_0_gc0.count_reg[12]_i_2 ,\n_0_gc0.count_reg[11]_i_2 ,\n_0_gc0.count_reg[10]_i_2 ,\n_0_gc0.count_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_gc0.count_reg[11]_i_1 ,\n_0_gc0.count_reg[10]_i_1 ,\n_0_gc0.count_reg[9]_i_1 ,\n_0_gc0.count_reg[8]_i_1 }),
        .S(out[11:8]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(I2),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[6].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(I2),
        .O(O2));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[6].gms.ms_i_1__1 
       (.I0(Q[12]),
        .I1(I2),
        .O(O3));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[12]),
        .I1(I3),
        .O(O4));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[6].gms.ms_i_1__3 
       (.I0(Q[12]),
        .I1(I4),
        .O(O5));
LUT4 #(
    .INIT(16'hFB08)) 
     \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q[12]),
        .I1(p_14_out_0),
        .I2(p_18_out),
        .I3(sel_pipe),
        .O(O7));
LUT5 #(
    .INIT(32'h4444FCCC)) 
     ram_empty_fb_i_i_1
       (.I0(comp0_0),
        .I1(p_18_out),
        .I2(p_14_out_0),
        .I3(comp1_1),
        .I4(I5),
        .O(O6));
LUT6 #(
    .INIT(64'h0088008800F8F0F8)) 
     ram_full_fb_i_i_1
       (.I0(comp1),
        .I1(I5),
        .I2(p_2_out_1),
        .I3(p_14_out_0),
        .I4(comp0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_dc_fwft_ext_as" *) 
module axis_interconnect_1s2m_rd_dc_fwft_ext_as
   (O1,
    axis_rd_data_count,
    D,
    user_valid,
    Q,
    m_aclk,
    I1,
    I2,
    O3,
    I3,
    S);
  output [2:0]O1;
  output [11:0]axis_rd_data_count;
  input [2:0]D;
  input user_valid;
  input [0:0]Q;
  input m_aclk;
  input [0:0]I1;
  input [9:0]I2;
  input [3:0]O3;
  input [3:0]I3;
  input [2:0]S;

  wire [2:0]D;
  wire [0:0]I1;
  wire [9:0]I2;
  wire [3:0]I3;
  wire [2:0]O1;
  wire [3:0]O3;
  wire [0:0]Q;
  wire [2:0]S;
  wire [11:0]axis_rd_data_count;
  wire [10:3]diff_wr_rd;
  wire m_aclk;
  wire \n_0_gvalid_low.rd_dc_i[11]_i_2 ;
  wire \n_0_gvalid_low.rd_dc_i[11]_i_3 ;
  wire \n_0_gvalid_low.rd_dc_i[11]_i_5 ;
  wire \n_0_gvalid_low.rd_dc_i[7]_i_3 ;
  wire \n_0_gvalid_low.rd_dc_i[8]_i_2 ;
  wire \n_0_gvalid_low.rd_dc_i[9]_i_2 ;
  wire \n_0_gvalid_low.rd_dc_i_reg[5]_i_2 ;
  wire \n_0_gvalid_low.rd_dc_i_reg[7]_i_2 ;
  wire \n_1_gvalid_low.rd_dc_i_reg[5]_i_2 ;
  wire \n_1_gvalid_low.rd_dc_i_reg[7]_i_2 ;
  wire \n_2_gvalid_low.rd_dc_i_reg[11]_i_4 ;
  wire \n_2_gvalid_low.rd_dc_i_reg[5]_i_2 ;
  wire \n_2_gvalid_low.rd_dc_i_reg[7]_i_2 ;
  wire \n_3_gvalid_low.rd_dc_i_reg[11]_i_4 ;
  wire \n_3_gvalid_low.rd_dc_i_reg[5]_i_2 ;
  wire \n_3_gvalid_low.rd_dc_i_reg[7]_i_2 ;
  wire [11:3]p_0_in;
  wire user_valid;
  wire [3:2]\NLW_gvalid_low.rd_dc_i_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gvalid_low.rd_dc_i_reg[11]_i_4_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h8080808080088080)) 
     \gvalid_low.rd_dc_i[10]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[10]),
        .I3(\n_0_gvalid_low.rd_dc_i[11]_i_2 ),
        .I4(\n_0_gvalid_low.rd_dc_i[11]_i_5 ),
        .I5(\n_0_gvalid_low.rd_dc_i[11]_i_3 ),
        .O(p_0_in[10]));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \gvalid_low.rd_dc_i[11]_i_1 
       (.I0(\n_0_gvalid_low.rd_dc_i[11]_i_2 ),
        .I1(\n_0_gvalid_low.rd_dc_i[11]_i_3 ),
        .I2(user_valid),
        .I3(Q),
        .I4(diff_wr_rd[10]),
        .I5(\n_0_gvalid_low.rd_dc_i[11]_i_5 ),
        .O(p_0_in[11]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \gvalid_low.rd_dc_i[11]_i_2 
       (.I0(diff_wr_rd[6]),
        .I1(diff_wr_rd[5]),
        .I2(diff_wr_rd[8]),
        .O(\n_0_gvalid_low.rd_dc_i[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \gvalid_low.rd_dc_i[11]_i_3 
       (.I0(diff_wr_rd[4]),
        .I1(diff_wr_rd[3]),
        .I2(diff_wr_rd[9]),
        .O(\n_0_gvalid_low.rd_dc_i[11]_i_3 ));
LUT3 #(
    .INIT(8'h80)) 
     \gvalid_low.rd_dc_i[11]_i_5 
       (.I0(diff_wr_rd[7]),
        .I1(O1[2]),
        .I2(O1[1]),
        .O(\n_0_gvalid_low.rd_dc_i[11]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \gvalid_low.rd_dc_i[3]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[3]),
        .I3(O1[2]),
        .I4(O1[1]),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \gvalid_low.rd_dc_i[4]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[4]),
        .I3(diff_wr_rd[3]),
        .I4(O1[1]),
        .I5(O1[2]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h8080808008808080)) 
     \gvalid_low.rd_dc_i[5]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[5]),
        .I3(diff_wr_rd[3]),
        .I4(diff_wr_rd[4]),
        .I5(\n_0_gvalid_low.rd_dc_i[7]_i_3 ),
        .O(p_0_in[5]));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \gvalid_low.rd_dc_i[6]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[6]),
        .I3(diff_wr_rd[5]),
        .I4(\n_0_gvalid_low.rd_dc_i[7]_i_3 ),
        .I5(\n_0_gvalid_low.rd_dc_i[9]_i_2 ),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'h8080088080808080)) 
     \gvalid_low.rd_dc_i[7]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[7]),
        .I3(\n_0_gvalid_low.rd_dc_i[9]_i_2 ),
        .I4(\n_0_gvalid_low.rd_dc_i[7]_i_3 ),
        .I5(\n_0_gvalid_low.rd_dc_i[8]_i_2 ),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \gvalid_low.rd_dc_i[7]_i_3 
       (.I0(O1[1]),
        .I1(O1[2]),
        .O(\n_0_gvalid_low.rd_dc_i[7]_i_3 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \gvalid_low.rd_dc_i[8]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[8]),
        .I3(\n_0_gvalid_low.rd_dc_i[8]_i_2 ),
        .I4(\n_0_gvalid_low.rd_dc_i[9]_i_2 ),
        .I5(\n_0_gvalid_low.rd_dc_i[11]_i_5 ),
        .O(p_0_in[8]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gvalid_low.rd_dc_i[8]_i_2 
       (.I0(diff_wr_rd[5]),
        .I1(diff_wr_rd[6]),
        .O(\n_0_gvalid_low.rd_dc_i[8]_i_2 ));
LUT6 #(
    .INIT(64'h8008808080808080)) 
     \gvalid_low.rd_dc_i[9]_i_1 
       (.I0(Q),
        .I1(user_valid),
        .I2(diff_wr_rd[9]),
        .I3(\n_0_gvalid_low.rd_dc_i[11]_i_2 ),
        .I4(\n_0_gvalid_low.rd_dc_i[11]_i_5 ),
        .I5(\n_0_gvalid_low.rd_dc_i[9]_i_2 ),
        .O(p_0_in[9]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gvalid_low.rd_dc_i[9]_i_2 
       (.I0(diff_wr_rd[3]),
        .I1(diff_wr_rd[4]),
        .O(\n_0_gvalid_low.rd_dc_i[9]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(D[0]),
        .Q(axis_rd_data_count[0]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[10] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[10]),
        .Q(axis_rd_data_count[10]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[11] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[11]),
        .Q(axis_rd_data_count[11]));
CARRY4 \gvalid_low.rd_dc_i_reg[11]_i_4 
       (.CI(\n_0_gvalid_low.rd_dc_i_reg[7]_i_2 ),
        .CO({\NLW_gvalid_low.rd_dc_i_reg[11]_i_4_CO_UNCONNECTED [3:2],\n_2_gvalid_low.rd_dc_i_reg[11]_i_4 ,\n_3_gvalid_low.rd_dc_i_reg[11]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,I2[9:8]}),
        .O({\NLW_gvalid_low.rd_dc_i_reg[11]_i_4_O_UNCONNECTED [3],diff_wr_rd[10:8]}),
        .S({1'b0,S}));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(D[1]),
        .Q(axis_rd_data_count[1]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(D[2]),
        .Q(axis_rd_data_count[2]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[3]),
        .Q(axis_rd_data_count[3]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[4]),
        .Q(axis_rd_data_count[4]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[5] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[5]),
        .Q(axis_rd_data_count[5]));
CARRY4 \gvalid_low.rd_dc_i_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\n_0_gvalid_low.rd_dc_i_reg[5]_i_2 ,\n_1_gvalid_low.rd_dc_i_reg[5]_i_2 ,\n_2_gvalid_low.rd_dc_i_reg[5]_i_2 ,\n_3_gvalid_low.rd_dc_i_reg[5]_i_2 }),
        .CYINIT(1'b1),
        .DI(I2[3:0]),
        .O({diff_wr_rd[3],O1}),
        .S(O3));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[6] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[6]),
        .Q(axis_rd_data_count[6]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[7] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[7]),
        .Q(axis_rd_data_count[7]));
CARRY4 \gvalid_low.rd_dc_i_reg[7]_i_2 
       (.CI(\n_0_gvalid_low.rd_dc_i_reg[5]_i_2 ),
        .CO({\n_0_gvalid_low.rd_dc_i_reg[7]_i_2 ,\n_1_gvalid_low.rd_dc_i_reg[7]_i_2 ,\n_2_gvalid_low.rd_dc_i_reg[7]_i_2 ,\n_3_gvalid_low.rd_dc_i_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI(I2[7:4]),
        .O(diff_wr_rd[7:4]),
        .S(I3));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[8] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[8]),
        .Q(axis_rd_data_count[8]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[9] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I1),
        .D(p_0_in[9]),
        .Q(axis_rd_data_count[9]));
endmodule

(* ORIG_REF_NAME = "rd_dc_fwft_ext_as" *) 
module axis_interconnect_1s2m_rd_dc_fwft_ext_as__parameterized0
   (axis_rd_data_count,
    D,
    m_aclk,
    Q);
  output [5:0]axis_rd_data_count;
  input [5:0]D;
  input m_aclk;
  input [0:0]Q;

  wire [5:0]D;
  wire [0:0]Q;
  wire [5:0]axis_rd_data_count;
  wire m_aclk;

FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[0]),
        .Q(axis_rd_data_count[0]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[1]),
        .Q(axis_rd_data_count[1]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[2]),
        .Q(axis_rd_data_count[2]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[3]),
        .Q(axis_rd_data_count[3]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[4]),
        .Q(axis_rd_data_count[4]));
FDCE #(
    .INIT(1'b0)) 
     \gvalid_low.rd_dc_i_reg[5] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q),
        .D(D[5]),
        .Q(axis_rd_data_count[5]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_interconnect_1s2m_rd_fwft
   (O1,
    E,
    m_axis_tvalid,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    p_14_out_0,
    O6,
    s_aclk,
    Q,
    m_axis_tready,
    I1,
    s_axis_tvalid,
    ram_full_i,
    axis_data_count,
    p_18_out);
  output O1;
  output [0:0]E;
  output m_axis_tvalid;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output p_14_out_0;
  output O6;
  input s_aclk;
  input [1:0]Q;
  input m_axis_tready;
  input I1;
  input s_axis_tvalid;
  input ram_full_i;
  input [13:0]axis_data_count;
  input p_18_out;

  wire [0:0]E;
  wire I1;
  wire O1;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O6;
  wire [1:0]Q;
  wire [13:0]axis_data_count;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[10]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[11]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[12]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[13]_i_4 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[1]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[2]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[4]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[5]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[6]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[8]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[10]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[11]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[12]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_3 ;
  wire \n_0_gpregsm1.curr_fwft_state_reg[1] ;
  wire [1:0]next_fwft_state;
  wire p_14_out_0;
  wire p_18_out;
  wire ram_full_i;
  wire s_aclk;
  wire s_axis_tvalid;
  wire [3:0]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_S_UNCONNECTED ;

LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(p_14_out_0),
        .I1(p_18_out),
        .O(O6));
LUT6 #(
    .INIT(64'hABAAAAAA22222222)) 
     empty_fwft_fb_i_1
       (.I0(empty_fwft_fb),
        .I1(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I2(O1),
        .I3(I1),
        .I4(m_axis_tready),
        .I5(curr_fwft_state),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(O1));
LUT6 #(
    .INIT(64'hFFFF40FF0000BF00)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[0]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_3 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[10]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[10]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[10]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[11]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[11]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[11]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[12]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[12]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[12]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[13]_i_4 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[13]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[13]_i_4 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[1]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[1]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[2]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[2]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[3]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[4]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[4]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[5]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[5]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[6]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[6]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[7]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[8]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[8]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[8]_i_2 ));
LUT6 #(
    .INIT(64'h0000BF00FFFF40FF)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(m_axis_tready),
        .I3(s_axis_tvalid),
        .I4(ram_full_i),
        .I5(axis_data_count[9]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_2 ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[12]_i_3 ),
        .CO(\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_DI_UNCONNECTED [3:1],axis_data_count[12]}),
        .O({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_O_UNCONNECTED [3:2],O29,O28}),
        .S({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[13]_i_5_CARRY4_S_UNCONNECTED [3:2],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[13]_i_4 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[12]_i_2 }));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]_i_3 }),
        .CYINIT(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_3 ),
        .DI(axis_data_count[3:0]),
        .O({O19,O18,O17,O16}),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[2]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[1]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[0]_i_2 }));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]_i_3_CARRY4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]_i_3 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI(axis_data_count[7:4]),
        .O({O23,O22,O21,O20}),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[6]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[5]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[4]_i_2 }));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_3_CARRY4 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]_i_3 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[12]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[11]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[10]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI(axis_data_count[11:8]),
        .O({O27,O26,O25,O24}),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[11]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[10]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[8]_i_2 }));
LUT6 #(
    .INIT(64'h0000000008FFFFFF)) 
     \gc0.count_d1[12]_i_1 
       (.I0(m_axis_tready),
        .I1(I1),
        .I2(O1),
        .I3(curr_fwft_state),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(p_18_out),
        .O(p_14_out_0));
LUT6 #(
    .INIT(64'h0000000008FF0000)) 
     \goreg_bm.dout_i[82]_i_1 
       (.I0(m_axis_tready),
        .I1(I1),
        .I2(O1),
        .I3(curr_fwft_state),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(Q[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'hEFFFAAAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I1(O1),
        .I2(I1),
        .I3(m_axis_tready),
        .I4(curr_fwft_state),
        .O(next_fwft_state[0]));
LUT6 #(
    .INIT(64'hF7000000FFFFFFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(m_axis_tready),
        .I1(I1),
        .I2(O1),
        .I3(curr_fwft_state),
        .I4(\n_0_gpregsm1.curr_fwft_state_reg[1] ),
        .I5(p_18_out),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\n_0_gpregsm1.curr_fwft_state_reg[1] ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'h2)) 
     m_axis_tvalid_INST_0
       (.I0(I1),
        .I1(O1),
        .O(m_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_interconnect_1s2m_rd_fwft_4
   (O1,
    O2,
    O3,
    E,
    D,
    O4,
    m_axis_tvalid,
    m_aclk,
    Q,
    m_axis_tready,
    p_18_out,
    I2,
    I3,
    I1,
    I4,
    I5,
    I6,
    I7,
    I8);
  output O1;
  output [0:0]O2;
  output O3;
  output [0:0]E;
  output [3:0]D;
  output [0:0]O4;
  output m_axis_tvalid;
  input m_aclk;
  input [1:0]Q;
  input m_axis_tready;
  input p_18_out;
  input I2;
  input I3;
  input I1;
  input I4;
  input [1:0]I5;
  input [1:0]I6;
  input I7;
  input I8;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [1:0]I5;
  wire [1:0]I6;
  wire I7;
  wire I8;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire [0:0]O4;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_0_gpregsm1.curr_fwft_state[0]_i_1 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1 ;
  wire p_18_out;

(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_fb_i_1
       (.I0(m_axis_tready),
        .I1(curr_fwft_state),
        .I2(O2),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gc0.count_d1[4]_i_1 
       (.I0(p_18_out),
        .I1(O2),
        .I2(curr_fwft_state),
        .I3(m_axis_tready),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \goreg_dm.dout_i[82]_i_1 
       (.I0(Q[0]),
        .I1(O2),
        .I2(m_axis_tready),
        .I3(curr_fwft_state),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gpr1.dout_i[82]_i_1 
       (.I0(p_18_out),
        .I1(O2),
        .I2(curr_fwft_state),
        .I3(m_axis_tready),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(O2),
        .I1(m_axis_tready),
        .I2(curr_fwft_state),
        .O(\n_0_gpregsm1.curr_fwft_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'h08FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(O2),
        .I1(curr_fwft_state),
        .I2(m_axis_tready),
        .I3(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1 ),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ),
        .Q(O2));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1 ),
        .Q(O1));
LUT4 #(
    .INIT(16'h28AA)) 
     \gvalid_low.rd_dc_i[0]_i_1 
       (.I0(O1),
        .I1(I6[0]),
        .I2(I5[0]),
        .I3(O2),
        .O(D[0]));
LUT6 #(
    .INIT(64'h0080080088088088)) 
     \gvalid_low.rd_dc_i[2]_i_1 
       (.I0(O2),
        .I1(O1),
        .I2(I5[1]),
        .I3(I6[1]),
        .I4(I7),
        .I5(I8),
        .O(D[1]));
LUT4 #(
    .INIT(16'h0880)) 
     \gvalid_low.rd_dc_i[3]_i_1 
       (.I0(O2),
        .I1(O1),
        .I2(I1),
        .I3(I4),
        .O(D[2]));
LUT4 #(
    .INIT(16'h8008)) 
     \gvalid_low.rd_dc_i[4]_i_1 
       (.I0(O2),
        .I1(O1),
        .I2(I2),
        .I3(I3),
        .O(D[3]));
LUT1 #(
    .INIT(2'h1)) 
     m_axis_tvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_interconnect_1s2m_rd_fwft_9
   (user_valid,
    O1,
    ENB,
    E,
    O2,
    O3,
    D,
    m_axis_tvalid,
    m_aclk,
    Q,
    m_axis_tready,
    p_18_out,
    comp0,
    comp1,
    I1);
  output user_valid;
  output [0:0]O1;
  output ENB;
  output [0:0]E;
  output O2;
  output [0:0]O3;
  output [2:0]D;
  output m_axis_tvalid;
  input m_aclk;
  input [1:0]Q;
  input m_axis_tready;
  input p_18_out;
  input comp0;
  input comp1;
  input [2:0]I1;

  wire [2:0]D;
  wire [0:0]E;
  wire ENB;
  wire [2:0]I1;
  wire [0:0]O1;
  wire O2;
  wire [0:0]O3;
  wire [1:0]Q;
  wire comp0;
  wire comp1;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i;
  wire empty_fwft_i0;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire \n_0_gpregsm1.curr_fwft_state[0]_i_1 ;
  wire \n_0_gpregsm1.curr_fwft_state[1]_i_1 ;
  wire p_18_out;
  wire user_valid;

LUT4 #(
    .INIT(16'h5515)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(p_18_out),
        .I1(O1),
        .I2(curr_fwft_state),
        .I3(m_axis_tready),
        .O(ENB));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'hCF08)) 
     empty_fwft_fb_i_1
       (.I0(m_axis_tready),
        .I1(curr_fwft_state),
        .I2(O1),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_i));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \gc0.count_d1[10]_i_1 
       (.I0(p_18_out),
        .I1(O1),
        .I2(curr_fwft_state),
        .I3(m_axis_tready),
        .O(E));
LUT4 #(
    .INIT(16'h4044)) 
     \goreg_bm.dout_i[82]_i_1 
       (.I0(Q[0]),
        .I1(O1),
        .I2(m_axis_tready),
        .I3(curr_fwft_state),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(O1),
        .I1(m_axis_tready),
        .I2(curr_fwft_state),
        .O(\n_0_gpregsm1.curr_fwft_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h08FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(m_axis_tready),
        .I3(p_18_out),
        .O(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1 ),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[1]_i_1 ),
        .Q(O1));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\n_0_gpregsm1.curr_fwft_state[0]_i_1 ),
        .Q(user_valid));
LUT3 #(
    .INIT(8'h8A)) 
     \gvalid_low.rd_dc_i[0]_i_1 
       (.I0(user_valid),
        .I1(I1[0]),
        .I2(O1),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \gvalid_low.rd_dc_i[1]_i_1 
       (.I0(I1[1]),
        .I1(user_valid),
        .I2(O1),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \gvalid_low.rd_dc_i[2]_i_1 
       (.I0(O1),
        .I1(I1[1]),
        .I2(I1[2]),
        .I3(user_valid),
        .O(D[2]));
LUT1 #(
    .INIT(2'h1)) 
     m_axis_tvalid_INST_0
       (.I0(empty_fwft_i),
        .O(m_axis_tvalid));
LUT6 #(
    .INIT(64'hBBBBABBBAAAAAAAA)) 
     ram_empty_fb_i_i_1
       (.I0(comp0),
        .I1(p_18_out),
        .I2(O1),
        .I3(curr_fwft_state),
        .I4(m_axis_tready),
        .I5(comp1),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axis_interconnect_1s2m_rd_logic
   (ENB,
    O1,
    E,
    O2,
    m_axis_tvalid,
    axis_rd_data_count,
    I1,
    v1_reg,
    m_aclk,
    Q,
    m_axis_tready,
    I2,
    O3,
    I3,
    S);
  output ENB;
  output [9:0]O1;
  output [0:0]E;
  output [10:0]O2;
  output m_axis_tvalid;
  output [11:0]axis_rd_data_count;
  input I1;
  input [4:0]v1_reg;
  input m_aclk;
  input [1:0]Q;
  input m_axis_tready;
  input [10:0]I2;
  input [3:0]O3;
  input [3:0]I3;
  input [2:0]S;

  wire [0:0]E;
  wire ENB;
  wire I1;
  wire [10:0]I2;
  wire [3:0]I3;
  wire [9:0]O1;
  wire [10:0]O2;
  wire [3:0]O3;
  wire [1:0]Q;
  wire [2:0]S;
  wire [11:0]axis_rd_data_count;
  wire [4:0]\c0/v1_reg ;
  wire comp0;
  wire comp1;
  wire [2:1]diff_wr_rd;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire n_0_rpntr;
  wire \n_3_gr1.rfwft ;
  wire \n_4_gr1.rfwft ;
  wire [2:0]p_0_in;
  wire p_18_out;
  wire p_2_out;
  wire [0:0]plusOp__0;
  wire user_valid;
  wire [4:0]v1_reg;

axis_interconnect_1s2m_rd_dc_fwft_ext_as \gr1.grdc2.rdc 
       (.D(p_0_in),
        .I1(Q[1]),
        .I2(I2[9:0]),
        .I3(I3),
        .O1({diff_wr_rd,plusOp__0}),
        .O3(O3),
        .Q(p_2_out),
        .S(S),
        .axis_rd_data_count(axis_rd_data_count),
        .m_aclk(m_aclk),
        .user_valid(user_valid));
axis_interconnect_1s2m_rd_fwft_9 \gr1.rfwft 
       (.D(p_0_in),
        .E(\n_3_gr1.rfwft ),
        .ENB(ENB),
        .I1({diff_wr_rd,plusOp__0}),
        .O1(p_2_out),
        .O2(\n_4_gr1.rfwft ),
        .O3(E),
        .Q(Q),
        .comp0(comp0),
        .comp1(comp1),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .p_18_out(p_18_out),
        .user_valid(user_valid));
axis_interconnect_1s2m_rd_status_flags_as \gras.rsts 
       (.I1(I1),
        .I2(n_0_rpntr),
        .I3(\n_4_gr1.rfwft ),
        .Q(Q[1]),
        .comp0(comp0),
        .comp1(comp1),
        .m_aclk(m_aclk),
        .p_18_out(p_18_out),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ));
axis_interconnect_1s2m_rd_bin_cntr rpntr
       (.E(\n_3_gr1.rfwft ),
        .I1(Q[1]),
        .I2(I2),
        .O1(n_0_rpntr),
        .O2(O2),
        .Q(O1),
        .m_aclk(m_aclk),
        .v1_reg(\c0/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axis_interconnect_1s2m_rd_logic__parameterized0
   (valid_fwft,
    O1,
    O2,
    O3,
    O4,
    E,
    I12,
    m_axis_tvalid,
    axis_rd_data_count,
    I1,
    m_aclk,
    Q,
    m_axis_tready,
    I2,
    I3,
    I4,
    I5,
    I6,
    D);
  output valid_fwft;
  output [0:0]O1;
  output O2;
  output [4:0]O3;
  output [4:0]O4;
  output [0:0]E;
  output [3:0]I12;
  output m_axis_tvalid;
  output [5:0]axis_rd_data_count;
  input I1;
  input m_aclk;
  input [1:0]Q;
  input m_axis_tready;
  input I2;
  input I3;
  input [3:0]I4;
  input I5;
  input I6;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I12;
  wire I2;
  wire I3;
  wire [3:0]I4;
  wire I5;
  wire I6;
  wire [0:0]O1;
  wire O2;
  wire [4:0]O3;
  wire [4:0]O4;
  wire [1:0]Q;
  wire [5:0]axis_rd_data_count;
  wire m_aclk;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire n_0_rpntr;
  wire n_15_rpntr;
  wire n_16_rpntr;
  wire n_17_rpntr;
  wire \n_3_gr1.rfwft ;
  wire \n_4_gr1.rfwft ;
  wire \n_5_gr1.rfwft ;
  wire \n_6_gr1.rfwft ;
  wire \n_7_gr1.rfwft ;
  wire p_18_out;
  wire valid_fwft;

axis_interconnect_1s2m_rd_dc_fwft_ext_as__parameterized0 \gr1.grdc2.rdc 
       (.D({D,\n_4_gr1.rfwft ,\n_5_gr1.rfwft ,\n_6_gr1.rfwft ,n_17_rpntr,\n_7_gr1.rfwft }),
        .Q(Q[1]),
        .axis_rd_data_count(axis_rd_data_count),
        .m_aclk(m_aclk));
axis_interconnect_1s2m_rd_fwft_4 \gr1.rfwft 
       (.D({\n_4_gr1.rfwft ,\n_5_gr1.rfwft ,\n_6_gr1.rfwft ,\n_7_gr1.rfwft }),
        .E(\n_3_gr1.rfwft ),
        .I1(n_0_rpntr),
        .I2(I2),
        .I3(I3),
        .I4(n_15_rpntr),
        .I5(I4[1:0]),
        .I6(O3[1:0]),
        .I7(I6),
        .I8(n_16_rpntr),
        .O1(valid_fwft),
        .O2(O1),
        .O3(O2),
        .O4(E),
        .Q(Q),
        .m_aclk(m_aclk),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .p_18_out(p_18_out));
axis_interconnect_1s2m_rd_status_flags_as__parameterized0 \gras.rsts 
       (.I1(I1),
        .Q(Q[1]),
        .m_aclk(m_aclk),
        .p_18_out(p_18_out));
axis_interconnect_1s2m_rd_bin_cntr__parameterized0 rpntr
       (.D(n_17_rpntr),
        .E(\n_3_gr1.rfwft ),
        .I1(O1),
        .I12(I12),
        .I2(Q[1]),
        .I4(I4),
        .I5(I5),
        .O1(n_0_rpntr),
        .O2(O4),
        .O3(n_15_rpntr),
        .O4(n_16_rpntr),
        .Q(O3),
        .m_aclk(m_aclk),
        .valid_fwft(valid_fwft));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module axis_interconnect_1s2m_rd_logic__parameterized1
   (p_8_out,
    O1,
    O2,
    E,
    out,
    O3,
    O4,
    O5,
    m_axis_tvalid,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    p_2_out,
    ram_full_comb,
    ram_enb,
    O6,
    O7,
    v1_reg,
    v1_reg_0,
    s_aclk,
    Q,
    m_axis_tready,
    I1,
    s_axis_tvalid,
    ram_full_i,
    axis_data_count,
    I2,
    I3,
    I4,
    p_0_in,
    axis_almost_full,
    comp1,
    I5,
    rst_full_gen_i,
    p_2_out_1,
    comp0,
    sel_pipe);
  output p_8_out;
  output O1;
  output [12:0]O2;
  output [0:0]E;
  output [11:0]out;
  output O3;
  output O4;
  output O5;
  output m_axis_tvalid;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output p_2_out;
  output ram_full_comb;
  output ram_enb;
  output O6;
  output O7;
  input [5:0]v1_reg;
  input [5:0]v1_reg_0;
  input s_aclk;
  input [1:0]Q;
  input m_axis_tready;
  input I1;
  input s_axis_tvalid;
  input ram_full_i;
  input [13:0]axis_data_count;
  input [0:0]I2;
  input [0:0]I3;
  input [0:0]I4;
  input p_0_in;
  input axis_almost_full;
  input comp1;
  input I5;
  input rst_full_gen_i;
  input p_2_out_1;
  input comp0;
  input sel_pipe;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [0:0]I3;
  wire [0:0]I4;
  wire I5;
  wire O1;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [12:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [1:0]Q;
  wire axis_almost_full;
  wire [13:0]axis_data_count;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire n_12_rpntr;
  wire n_26_rpntr;
  wire n_33_rpntr;
  wire [11:0]out;
  wire p_0_in;
  wire p_14_out_0;
  wire p_18_out;
  wire p_2_out;
  wire p_2_out_1;
  wire p_8_out;
  wire ram_enb;
  wire ram_full_comb;
  wire ram_full_i;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_axis_tvalid;
  wire sel_pipe;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;

axis_interconnect_1s2m_rd_fwft \gr1.rfwft 
       (.E(E),
        .I1(I1),
        .O1(p_8_out),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O6(O6),
        .Q(Q),
        .axis_data_count(axis_data_count),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .p_14_out_0(p_14_out_0),
        .p_18_out(p_18_out),
        .ram_full_i(ram_full_i),
        .s_aclk(s_aclk),
        .s_axis_tvalid(s_axis_tvalid));
axis_interconnect_1s2m_rd_status_flags_ss \grss.rsts 
       (.I1(n_12_rpntr),
        .I2(n_26_rpntr),
        .I3(n_33_rpntr),
        .I4(O2[12]),
        .O1(O1),
        .Q(Q[1]),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .p_14_out_0(p_14_out_0),
        .p_18_out(p_18_out),
        .s_aclk(s_aclk),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
axis_interconnect_1s2m_rd_bin_cntr__parameterized1 rpntr
       (.I1(Q[1]),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(n_12_rpntr),
        .O2(n_26_rpntr),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(n_33_rpntr),
        .O7(O7),
        .Q(O2),
        .axis_almost_full(axis_almost_full),
        .comp0(comp0),
        .comp0_0(comp0_1),
        .comp1(comp1),
        .comp1_1(comp1_0),
        .out(out),
        .p_0_in(p_0_in),
        .p_14_out_0(p_14_out_0),
        .p_18_out(p_18_out),
        .p_2_out(p_2_out),
        .p_2_out_1(p_2_out_1),
        .ram_enb(ram_enb),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .sel_pipe(sel_pipe));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axis_interconnect_1s2m_rd_status_flags_as
   (comp0,
    comp1,
    p_18_out,
    v1_reg_0,
    I1,
    v1_reg,
    I2,
    I3,
    m_aclk,
    Q);
  output comp0;
  output comp1;
  output p_18_out;
  input [4:0]v1_reg_0;
  input I1;
  input [4:0]v1_reg;
  input I2;
  input I3;
  input m_aclk;
  input [0:0]Q;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire m_aclk;
  wire p_18_out;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

axis_interconnect_1s2m_compare_10 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg_0(v1_reg_0));
axis_interconnect_1s2m_compare_11 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg(v1_reg));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(I3),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module axis_interconnect_1s2m_rd_status_flags_as__parameterized0
   (p_18_out,
    I1,
    m_aclk,
    Q);
  output p_18_out;
  input I1;
  input m_aclk;
  input [0:0]Q;

  wire I1;
  wire [0:0]Q;
  wire m_aclk;
  wire p_18_out;

(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(m_aclk),
        .CE(1'b1),
        .D(I1),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axis_interconnect_1s2m_rd_status_flags_ss
   (comp0,
    comp1,
    p_18_out,
    O1,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    I3,
    s_aclk,
    Q,
    p_14_out_0,
    I4);
  output comp0;
  output comp1;
  output p_18_out;
  output O1;
  input [5:0]v1_reg;
  input I1;
  input [5:0]v1_reg_0;
  input I2;
  input I3;
  input s_aclk;
  input [0:0]Q;
  input p_14_out_0;
  input [0:0]I4;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire p_14_out_0;
  wire p_18_out;
  wire s_aclk;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;

LUT3 #(
    .INIT(8'h04)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(p_18_out),
        .I1(p_14_out_0),
        .I2(I4),
        .O(O1));
axis_interconnect_1s2m_compare__parameterized1_2 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_interconnect_1s2m_compare__parameterized1_3 c2
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(I3),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_interconnect_1s2m_reset_blk_ramfifo
   (rst_full_gen_i,
    rst_d2,
    Q,
    O1,
    s_aclk,
    m_aclk,
    s_aresetn);
  output rst_full_gen_i;
  output rst_d2;
  output [1:0]Q;
  output [2:0]O1;
  input s_aclk;
  input m_aclk;
  input s_aresetn;

  wire [2:0]O1;
  wire [1:0]Q;
  wire inverted_reset;
  wire m_aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_aresetn;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(inverted_reset),
        .D(rst_d3),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(inverted_reset),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(inverted_reset),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(O1[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(O1[2]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(s_aresetn),
        .O(inverted_reset));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_interconnect_1s2m_reset_blk_ramfifo__parameterized0
   (rst_full_gen_i,
    rst_d2,
    Q,
    O1,
    s_aclk,
    m_aclk,
    s_aresetn);
  output rst_full_gen_i;
  output rst_d2;
  output [2:0]Q;
  output [1:0]O1;
  input s_aclk;
  input m_aclk;
  input s_aresetn;

  wire [1:0]O1;
  wire [2:0]Q;
  wire inverted_reset;
  wire m_aclk;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_aresetn;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(inverted_reset),
        .D(rst_d3),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(inverted_reset),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(inverted_reset),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[1]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(s_aresetn),
        .O(inverted_reset));
(* ASYNC_REG *) 
   (* msgon = "false" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(inverted_reset),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(O1[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(O1[1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_interconnect_1s2m_reset_blk_ramfifo__parameterized1
   (O1,
    rst_full_gen_i,
    RST,
    rst_d2,
    Q,
    s_aclk,
    s_aresetn);
  output O1;
  output rst_full_gen_i;
  output RST;
  output rst_d2;
  output [1:0]Q;
  input s_aclk;
  input s_aresetn;

  wire O1;
  wire [1:0]Q;
  wire RST;
  wire \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ;
  wire \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_aresetn;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[13]_i_3 
       (.I0(s_aresetn),
        .O(O1));
FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(O1),
        .D(rst_d3),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(O1),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(O1),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(O1),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_aclk),
        .CE(rd_rst_asreg_d1),
        .D(1'b0),
        .PRE(O1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 ),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_aclk),
        .CE(wr_rst_asreg_d1),
        .D(1'b0),
        .PRE(O1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 ),
        .Q(RST));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff
   (Q,
    I1,
    m_aclk,
    I5);
  output [10:0]Q;
  input [10:0]I1;
  input m_aclk;
  input [0:0]I5;

  wire [10:0]I1;
  wire [0:0]I5;
  wire [10:0]Q;
  wire m_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[10] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[10]),
        .Q(Q[10]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[3]),
        .Q(Q[3]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[4]),
        .Q(Q[4]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[5] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[5]),
        .Q(Q[5]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[6] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[6]),
        .Q(Q[6]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[7] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[7]),
        .Q(Q[7]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[8] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[8]),
        .Q(Q[8]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[9] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff_12
   (Q,
    I1,
    s_aclk,
    I6);
  output [10:0]Q;
  input [10:0]I1;
  input s_aclk;
  input [0:0]I6;

  wire [10:0]I1;
  wire [0:0]I6;
  wire [10:0]Q;
  wire s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[10] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[10]),
        .Q(Q[10]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[3]),
        .Q(Q[3]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[4]),
        .Q(Q[4]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[5]),
        .Q(Q[5]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[6]),
        .Q(Q[6]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[7]),
        .Q(Q[7]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[8]),
        .Q(Q[8]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[9] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff_13
   (D,
    I1,
    m_aclk,
    I5);
  output [10:0]D;
  input [10:0]I1;
  input m_aclk;
  input [0:0]I5;

  wire [10:0]D;
  wire [10:0]I1;
  wire [0:0]I5;
  wire m_aclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;
  wire \n_0_Q_reg_reg[3] ;
  wire \n_0_Q_reg_reg[4] ;
  wire \n_0_Q_reg_reg[5] ;
  wire \n_0_Q_reg_reg[6] ;
  wire \n_0_Q_reg_reg[7] ;
  wire \n_0_Q_reg_reg[8] ;
  wire \n_0_Q_reg_reg[9] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[10] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[10]),
        .Q(D[10]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[3]),
        .Q(\n_0_Q_reg_reg[3] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[4]),
        .Q(\n_0_Q_reg_reg[4] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[5] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[5]),
        .Q(\n_0_Q_reg_reg[5] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[6] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[6]),
        .Q(\n_0_Q_reg_reg[6] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[7] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[7]),
        .Q(\n_0_Q_reg_reg[7] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[8] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[8]),
        .Q(\n_0_Q_reg_reg[8] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[9] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I5),
        .D(I1[9]),
        .Q(\n_0_Q_reg_reg[9] ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \wr_pntr_bin[0]_i_1 
       (.I0(\n_0_Q_reg_reg[4] ),
        .I1(D[5]),
        .I2(\n_0_Q_reg_reg[3] ),
        .I3(\n_0_Q_reg_reg[2] ),
        .I4(\n_0_Q_reg_reg[1] ),
        .I5(\n_0_Q_reg_reg[0] ),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \wr_pntr_bin[1]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(\n_0_Q_reg_reg[3] ),
        .I3(D[5]),
        .I4(\n_0_Q_reg_reg[4] ),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[2]_i_1 
       (.I0(\n_0_Q_reg_reg[3] ),
        .I1(D[5]),
        .I2(\n_0_Q_reg_reg[4] ),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[3]_i_1 
       (.I0(\n_0_Q_reg_reg[4] ),
        .I1(D[5]),
        .I2(\n_0_Q_reg_reg[3] ),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[4]_i_1 
       (.I0(D[5]),
        .I1(\n_0_Q_reg_reg[4] ),
        .O(D[4]));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \wr_pntr_bin[5]_i_1 
       (.I0(\n_0_Q_reg_reg[6] ),
        .I1(D[10]),
        .I2(\n_0_Q_reg_reg[8] ),
        .I3(\n_0_Q_reg_reg[9] ),
        .I4(\n_0_Q_reg_reg[7] ),
        .I5(\n_0_Q_reg_reg[5] ),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \wr_pntr_bin[6]_i_1 
       (.I0(\n_0_Q_reg_reg[7] ),
        .I1(\n_0_Q_reg_reg[9] ),
        .I2(\n_0_Q_reg_reg[8] ),
        .I3(D[10]),
        .I4(\n_0_Q_reg_reg[6] ),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[7]_i_1 
       (.I0(D[10]),
        .I1(\n_0_Q_reg_reg[8] ),
        .I2(\n_0_Q_reg_reg[9] ),
        .I3(\n_0_Q_reg_reg[7] ),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[8]_i_1 
       (.I0(\n_0_Q_reg_reg[9] ),
        .I1(\n_0_Q_reg_reg[8] ),
        .I2(D[10]),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[9]_i_1 
       (.I0(\n_0_Q_reg_reg[9] ),
        .I1(D[10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff_14
   (D,
    I1,
    s_aclk,
    I6);
  output [10:0]D;
  input [10:0]I1;
  input s_aclk;
  input [0:0]I6;

  wire [10:0]D;
  wire [10:0]I1;
  wire [0:0]I6;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;
  wire \n_0_Q_reg_reg[3] ;
  wire \n_0_Q_reg_reg[4] ;
  wire \n_0_Q_reg_reg[5] ;
  wire \n_0_Q_reg_reg[6] ;
  wire \n_0_Q_reg_reg[7] ;
  wire \n_0_Q_reg_reg[8] ;
  wire \n_0_Q_reg_reg[9] ;
  wire s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[10] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[10]),
        .Q(D[10]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[3]),
        .Q(\n_0_Q_reg_reg[3] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[4]),
        .Q(\n_0_Q_reg_reg[4] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[5]),
        .Q(\n_0_Q_reg_reg[5] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[6]),
        .Q(\n_0_Q_reg_reg[6] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[7]),
        .Q(\n_0_Q_reg_reg[7] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[8]),
        .Q(\n_0_Q_reg_reg[8] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[9] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I6),
        .D(I1[9]),
        .Q(\n_0_Q_reg_reg[9] ));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \rd_pntr_bin[0]_i_1 
       (.I0(\n_0_Q_reg_reg[4] ),
        .I1(D[5]),
        .I2(\n_0_Q_reg_reg[3] ),
        .I3(\n_0_Q_reg_reg[2] ),
        .I4(\n_0_Q_reg_reg[1] ),
        .I5(\n_0_Q_reg_reg[0] ),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \rd_pntr_bin[1]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(\n_0_Q_reg_reg[3] ),
        .I3(D[5]),
        .I4(\n_0_Q_reg_reg[4] ),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[2]_i_1 
       (.I0(\n_0_Q_reg_reg[3] ),
        .I1(D[5]),
        .I2(\n_0_Q_reg_reg[4] ),
        .I3(\n_0_Q_reg_reg[2] ),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[3]_i_1 
       (.I0(\n_0_Q_reg_reg[4] ),
        .I1(D[5]),
        .I2(\n_0_Q_reg_reg[3] ),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[4]_i_1 
       (.I0(D[5]),
        .I1(\n_0_Q_reg_reg[4] ),
        .O(D[4]));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \rd_pntr_bin[5]_i_1 
       (.I0(\n_0_Q_reg_reg[6] ),
        .I1(D[10]),
        .I2(\n_0_Q_reg_reg[8] ),
        .I3(\n_0_Q_reg_reg[9] ),
        .I4(\n_0_Q_reg_reg[7] ),
        .I5(\n_0_Q_reg_reg[5] ),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \rd_pntr_bin[6]_i_1 
       (.I0(\n_0_Q_reg_reg[7] ),
        .I1(\n_0_Q_reg_reg[9] ),
        .I2(\n_0_Q_reg_reg[8] ),
        .I3(D[10]),
        .I4(\n_0_Q_reg_reg[6] ),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[7]_i_1 
       (.I0(D[10]),
        .I1(\n_0_Q_reg_reg[8] ),
        .I2(\n_0_Q_reg_reg[9] ),
        .I3(\n_0_Q_reg_reg[7] ),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[8]_i_1 
       (.I0(\n_0_Q_reg_reg[9] ),
        .I1(\n_0_Q_reg_reg[8] ),
        .I2(D[10]),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[9]_i_1 
       (.I0(\n_0_Q_reg_reg[9] ),
        .I1(D[10]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff__parameterized0
   (Q,
    I1,
    m_aclk,
    I9);
  output [4:0]Q;
  input [4:0]I1;
  input m_aclk;
  input [0:0]I9;

  wire [4:0]I1;
  wire [0:0]I9;
  wire [4:0]Q;
  wire m_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I1[3]),
        .Q(Q[3]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(I1[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff__parameterized0_5
   (Q,
    I1,
    s_aclk,
    I10);
  output [4:0]Q;
  input [4:0]I1;
  input s_aclk;
  input [0:0]I10;

  wire [4:0]I1;
  wire [0:0]I10;
  wire [4:0]Q;
  wire s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I1[0]),
        .Q(Q[0]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I1[1]),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I1[2]),
        .Q(Q[2]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I1[3]),
        .Q(Q[3]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(I1[4]),
        .Q(Q[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff__parameterized0_6
   (Q,
    O1,
    D,
    m_aclk,
    I9);
  output [0:0]Q;
  output [3:0]O1;
  input [4:0]D;
  input m_aclk;
  input [0:0]I9;

  wire [4:0]D;
  wire [0:0]I9;
  wire [3:0]O1;
  wire [0:0]Q;
  wire m_aclk;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;
  wire \n_0_Q_reg_reg[3] ;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(D[3]),
        .Q(\n_0_Q_reg_reg[3] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(I9),
        .D(D[4]),
        .Q(Q));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \wr_pntr_bin[0]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(\n_0_Q_reg_reg[1] ),
        .I3(Q),
        .I4(\n_0_Q_reg_reg[3] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \wr_pntr_bin[1]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[3] ),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \wr_pntr_bin[2]_i_1 
       (.I0(\n_0_Q_reg_reg[3] ),
        .I1(\n_0_Q_reg_reg[2] ),
        .I2(Q),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_bin[3]_i_1 
       (.I0(\n_0_Q_reg_reg[3] ),
        .I1(Q),
        .O(O1[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module axis_interconnect_1s2m_synchronizer_ff__parameterized0_7
   (Q,
    O1,
    D,
    s_aclk,
    I10);
  output [0:0]Q;
  output [3:0]O1;
  input [4:0]D;
  input s_aclk;
  input [0:0]I10;

  wire [4:0]D;
  wire [0:0]I10;
  wire [3:0]O1;
  wire [0:0]Q;
  wire \n_0_Q_reg_reg[0] ;
  wire \n_0_Q_reg_reg[1] ;
  wire \n_0_Q_reg_reg[2] ;
  wire \n_0_Q_reg_reg[3] ;
  wire s_aclk;

(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(D[0]),
        .Q(\n_0_Q_reg_reg[0] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(D[1]),
        .Q(\n_0_Q_reg_reg[1] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(D[2]),
        .Q(\n_0_Q_reg_reg[2] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(D[3]),
        .Q(\n_0_Q_reg_reg[3] ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDCE #(
    .INIT(1'b0)) 
     \Q_reg_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I10),
        .D(D[4]),
        .Q(Q));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \rd_pntr_bin[0]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[0] ),
        .I2(\n_0_Q_reg_reg[1] ),
        .I3(Q),
        .I4(\n_0_Q_reg_reg[3] ),
        .O(O1[0]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \rd_pntr_bin[1]_i_1 
       (.I0(\n_0_Q_reg_reg[2] ),
        .I1(\n_0_Q_reg_reg[1] ),
        .I2(Q),
        .I3(\n_0_Q_reg_reg[3] ),
        .O(O1[1]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \rd_pntr_bin[2]_i_1 
       (.I0(\n_0_Q_reg_reg[3] ),
        .I1(\n_0_Q_reg_reg[2] ),
        .I2(Q),
        .O(O1[2]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_pntr_bin[3]_i_1 
       (.I0(\n_0_Q_reg_reg[3] ),
        .I1(Q),
        .O(O1[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_interconnect_1s2m_wr_bin_cntr
   (I3,
    Q,
    I1,
    S,
    O2,
    v1_reg,
    v1_reg_0,
    O4,
    E,
    s_aclk,
    I2);
  output [2:0]I3;
  output [10:0]Q;
  output [3:0]I1;
  output [3:0]S;
  output [0:0]O2;
  output [5:0]v1_reg;
  output [4:0]v1_reg_0;
  input [10:0]O4;
  input [0:0]E;
  input s_aclk;
  input [0:0]I2;

  wire [0:0]E;
  wire [3:0]I1;
  wire [0:0]I2;
  wire [2:0]I3;
  wire [0:0]O2;
  wire [10:0]O4;
  wire [10:0]Q;
  wire [3:0]S;
  wire \n_0_gic0.gc0.count[10]_i_2 ;
  wire [10:0]p_8_out;
  wire [10:0]plusOp__1;
  wire s_aclk;
  wire [5:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire [9:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__1[0]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gic0.gc0.count[10]_i_1 
       (.I0(wr_pntr_plus2[8]),
        .I1(wr_pntr_plus2[6]),
        .I2(\n_0_gic0.gc0.count[10]_i_2 ),
        .I3(wr_pntr_plus2[7]),
        .I4(wr_pntr_plus2[9]),
        .I5(O2),
        .O(plusOp__1[10]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gic0.gc0.count[10]_i_2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\n_0_gic0.gc0.count[10]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__1[5]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc0.count[6]_i_1 
       (.I0(\n_0_gic0.gc0.count[10]_i_2 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__1[6]));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gic0.gc0.count[7]_i_1 
       (.I0(\n_0_gic0.gc0.count[10]_i_2 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__1[7]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gic0.gc0.count[8]_i_1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\n_0_gic0.gc0.count[10]_i_2 ),
        .I2(wr_pntr_plus2[7]),
        .I3(wr_pntr_plus2[8]),
        .O(plusOp__1[8]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gic0.gc0.count[9]_i_1 
       (.I0(wr_pntr_plus2[7]),
        .I1(\n_0_gic0.gc0.count[10]_i_2 ),
        .I2(wr_pntr_plus2[6]),
        .I3(wr_pntr_plus2[8]),
        .I4(wr_pntr_plus2[9]),
        .O(plusOp__1[9]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(I2),
        .Q(p_8_out[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[10] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(O2),
        .Q(p_8_out[10]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[1]),
        .Q(p_8_out[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[2]),
        .Q(p_8_out[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[3]),
        .Q(p_8_out[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[4]),
        .Q(p_8_out[4]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[5]),
        .Q(p_8_out[5]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[6]),
        .Q(p_8_out[6]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[7]),
        .Q(p_8_out[7]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[8]),
        .Q(p_8_out[8]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[9] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(wr_pntr_plus2[9]),
        .Q(p_8_out[9]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[10] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[10]),
        .Q(Q[10]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[8]),
        .Q(Q[8]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[9] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(p_8_out[9]),
        .Q(Q[9]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus2[0]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[10] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[10]),
        .Q(O2));
(* counter = "10" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(I2),
        .Q(wr_pntr_plus2[1]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[4]),
        .Q(wr_pntr_plus2[4]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[5] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[5]),
        .Q(wr_pntr_plus2[5]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[6] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[6]),
        .Q(wr_pntr_plus2[6]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[7] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[7]),
        .Q(wr_pntr_plus2[7]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[8] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[8]),
        .Q(wr_pntr_plus2[8]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[9] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I2),
        .D(plusOp__1[9]),
        .Q(wr_pntr_plus2[9]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(p_8_out[0]),
        .I1(O4[0]),
        .I2(p_8_out[1]),
        .I3(O4[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(O4[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(O4[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__1 
       (.I0(p_8_out[2]),
        .I1(O4[2]),
        .I2(p_8_out[3]),
        .I3(O4[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[2]),
        .I1(O4[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(O4[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__1 
       (.I0(p_8_out[4]),
        .I1(O4[4]),
        .I2(p_8_out[5]),
        .I3(O4[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[4]),
        .I1(O4[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(O4[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__1 
       (.I0(p_8_out[6]),
        .I1(O4[6]),
        .I2(p_8_out[7]),
        .I3(O4[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[6]),
        .I1(O4[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(O4[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_8_out[8]),
        .I1(O4[8]),
        .I2(p_8_out[9]),
        .I3(O4[9]),
        .O(v1_reg[4]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[8]),
        .I1(O4[8]),
        .I2(wr_pntr_plus2[9]),
        .I3(O4[9]),
        .O(v1_reg_0[4]));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[5].gms.ms_i_1 
       (.I0(p_8_out[10]),
        .I1(O4[10]),
        .O(v1_reg[5]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[0]_i_2 
       (.I0(Q[3]),
        .I1(O4[3]),
        .O(S[3]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[0]_i_3 
       (.I0(Q[2]),
        .I1(O4[2]),
        .O(S[2]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[0]_i_4 
       (.I0(Q[1]),
        .I1(O4[1]),
        .O(S[1]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[0]_i_5 
       (.I0(Q[0]),
        .I1(O4[0]),
        .O(S[0]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_10 
       (.I0(Q[6]),
        .I1(O4[6]),
        .O(I1[2]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_11 
       (.I0(Q[5]),
        .I1(O4[5]),
        .O(I1[1]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_12 
       (.I0(Q[4]),
        .I1(O4[4]),
        .O(I1[0]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_6 
       (.I0(Q[10]),
        .I1(O4[10]),
        .O(I3[2]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_7 
       (.I0(Q[9]),
        .I1(O4[9]),
        .O(I3[1]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_8 
       (.I0(Q[8]),
        .I1(O4[8]),
        .O(I3[0]));
LUT2 #(
    .INIT(4'h9)) 
     \wr_data_count_i[11]_i_9 
       (.I0(Q[7]),
        .I1(O4[7]),
        .O(I1[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_interconnect_1s2m_wr_bin_cntr__parameterized0
   (Q,
    I11,
    O1,
    ram_full_i,
    O3,
    D,
    O2,
    O7,
    I1,
    p_1_out,
    s_axis_tvalid,
    I2,
    rst_full_gen_i,
    E,
    s_aclk,
    I3);
  output [1:0]Q;
  output [3:0]I11;
  output [4:0]O1;
  output ram_full_i;
  output O3;
  output [2:0]D;
  output [3:0]O2;
  input [4:0]O7;
  input I1;
  input p_1_out;
  input s_axis_tvalid;
  input I2;
  input rst_full_gen_i;
  input [0:0]E;
  input s_aclk;
  input [0:0]I3;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I11;
  wire I2;
  wire [0:0]I3;
  wire [4:0]O1;
  wire [3:0]O2;
  wire O3;
  wire [4:0]O7;
  wire [1:0]Q;
  wire n_0_ram_full_fb_i_i_2;
  wire n_0_ram_full_fb_i_i_4;
  wire p_1_out;
  wire [3:3]p_8_out;
  wire [4:0]plusOp__0;
  wire ram_full_i;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_axis_tvalid;
  wire [4:2]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(wr_pntr_plus2[2]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wr_pntr_plus2[3]),
        .O(plusOp__0[4]));
FDPE #(
    .INIT(1'b1)) 
     \gic0.gc0.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(I3),
        .Q(O2[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(Q[1]),
        .Q(O2[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(wr_pntr_plus2[2]),
        .Q(O2[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(wr_pntr_plus2[3]),
        .Q(p_8_out));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(wr_pntr_plus2[4]),
        .Q(O2[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(O2[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(O2[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(O2[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(p_8_out),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(O2[3]),
        .Q(O1[4]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[0] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp__0[0]),
        .Q(Q[0]));
(* counter = "12" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gic0.gc0.count_reg[1] 
       (.C(s_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(I3),
        .Q(Q[1]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[2] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp__0[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[3] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gic0.gc0.count_reg[4] 
       (.C(s_aclk),
        .CE(E),
        .CLR(I3),
        .D(plusOp__0[4]),
        .Q(wr_pntr_plus2[4]));
LUT5 #(
    .INIT(32'h0000D55D)) 
     ram_full_fb_i_i_1
       (.I0(n_0_ram_full_fb_i_i_2),
        .I1(I2),
        .I2(O7[3]),
        .I3(p_8_out),
        .I4(rst_full_gen_i),
        .O(ram_full_i));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
     ram_full_fb_i_i_2
       (.I0(wr_pntr_plus2[4]),
        .I1(O7[4]),
        .I2(wr_pntr_plus2[2]),
        .I3(O7[2]),
        .I4(n_0_ram_full_fb_i_i_4),
        .I5(I1),
        .O(n_0_ram_full_fb_i_i_2));
LUT4 #(
    .INIT(16'hF6FF)) 
     ram_full_fb_i_i_4
       (.I0(O7[3]),
        .I1(wr_pntr_plus2[3]),
        .I2(p_1_out),
        .I3(s_axis_tvalid),
        .O(n_0_ram_full_fb_i_i_4));
LUT2 #(
    .INIT(4'h6)) 
     \wr_data_count_i[0]_i_1 
       (.I0(O1[0]),
        .I1(O7[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h9969)) 
     \wr_data_count_i[1]_i_1 
       (.I0(O1[1]),
        .I1(O7[1]),
        .I2(O7[0]),
        .I3(O1[0]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h2242DDBDDDBD2242)) 
     \wr_data_count_i[2]_i_1 
       (.I0(O1[1]),
        .I1(O7[1]),
        .I2(O7[0]),
        .I3(O1[0]),
        .I4(O7[2]),
        .I5(O1[2]),
        .O(D[2]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_data_count_i[5]_i_5 
       (.I0(O1[4]),
        .I1(O7[4]),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[0]_i_1 
       (.I0(O1[1]),
        .I1(O1[0]),
        .O(I11[0]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[1]_i_1 
       (.I0(O1[1]),
        .I1(O1[2]),
        .O(I11[1]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[2]_i_1 
       (.I0(O1[2]),
        .I1(O1[3]),
        .O(I11[2]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_pntr_gc[3]_i_1 
       (.I0(O1[3]),
        .I1(O1[4]),
        .O(I11[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_interconnect_1s2m_wr_bin_cntr__parameterized1
   (v1_reg,
    Q,
    v1_reg_0,
    v1_reg_1,
    v1_reg_2,
    v1_reg_3,
    O3,
    out,
    O2,
    I5,
    sel,
    s_aclk,
    RST);
  output [5:0]v1_reg;
  output [12:0]Q;
  output [5:0]v1_reg_0;
  output [5:0]v1_reg_1;
  output [5:0]v1_reg_2;
  output [5:0]v1_reg_3;
  output [0:0]O3;
  output [0:0]out;
  input [11:0]O2;
  input [11:0]I5;
  input sel;
  input s_aclk;
  input RST;

  wire [11:0]I5;
  wire [11:0]O2;
  wire [0:0]O3;
  wire [12:0]Q;
  wire RST;
  wire \n_0_gcc0.gc1.gsym.count[0]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[0]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[10]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[10]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[11]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[11]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[12]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[12]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[1]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[1]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[2]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[2]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[3]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[3]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[4]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[4]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[5]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[5]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[6]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[6]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[7]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[7]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[8]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[8]_i_2 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[9]_i_1 ;
  wire \n_0_gcc0.gc1.gsym.count_reg[9]_i_2 ;
  wire [0:0]out;
  wire [11:0]p_8_out_1;
  wire s_aclk;
  wire sel;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [5:0]v1_reg_2;
  wire [5:0]v1_reg_3;
  wire [11:0]wr_pntr_plus2;
  wire [3:0]\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_S_UNCONNECTED ;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc1.gsym.count[0]_i_2 
       (.I0(wr_pntr_plus2[0]),
        .O(\n_0_gcc0.gc1.gsym.count[0]_i_2 ));
FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.gsym.count_d1_reg[0] 
       (.C(s_aclk),
        .CE(sel),
        .D(wr_pntr_plus2[0]),
        .PRE(RST),
        .Q(p_8_out_1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[10] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[10]),
        .Q(p_8_out_1[10]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[11] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[11]),
        .Q(p_8_out_1[11]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[12] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(out),
        .Q(O3));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[1] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[1]),
        .Q(p_8_out_1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[2] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[2]),
        .Q(p_8_out_1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[3] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[3]),
        .Q(p_8_out_1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[4] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[4]),
        .Q(p_8_out_1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[5] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[5]),
        .Q(p_8_out_1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[6] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[6]),
        .Q(p_8_out_1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[7] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[7]),
        .Q(p_8_out_1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[8] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[8]),
        .Q(p_8_out_1[8]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d1_reg[9] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(wr_pntr_plus2[9]),
        .Q(p_8_out_1[9]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[0] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[10] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[10]),
        .Q(Q[10]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[11] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[11]),
        .Q(Q[11]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[12] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(O3),
        .Q(Q[12]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[1] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[2] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[3] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[4] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[5] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[6] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[7] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[8] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[8]),
        .Q(Q[8]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_d2_reg[9] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(p_8_out_1[9]),
        .Q(Q[9]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[0] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[0]_i_1 ),
        .Q(wr_pntr_plus2[0]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[10] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[10]_i_1 ),
        .Q(wr_pntr_plus2[10]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[11] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[11]_i_1 ),
        .Q(wr_pntr_plus2[11]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[12] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[12]_i_1 ),
        .Q(out));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   CARRY4 \gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4 
       (.CI(\n_0_gcc0.gc1.gsym.count_reg[12]_i_2 ),
        .CO(\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_O_UNCONNECTED [3:1],\n_0_gcc0.gc1.gsym.count_reg[12]_i_1 }),
        .S({\NLW_gcc0.gc1.gsym.count_reg[12]_i_1_CARRY4_S_UNCONNECTED [3:1],out}));
(* counter = "16" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.gsym.count_reg[1] 
       (.C(s_aclk),
        .CE(sel),
        .D(\n_0_gcc0.gc1.gsym.count_reg[1]_i_1 ),
        .PRE(RST),
        .Q(wr_pntr_plus2[1]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gcc0.gc1.gsym.count_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_gcc0.gc1.gsym.count_reg[4]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[3]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[2]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_gcc0.gc1.gsym.count_reg[3]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[2]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[1]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[0]_i_1 }),
        .S({wr_pntr_plus2[3:1],\n_0_gcc0.gc1.gsym.count[0]_i_2 }));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[2] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[2]_i_1 ),
        .Q(wr_pntr_plus2[2]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[3] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[3]_i_1 ),
        .Q(wr_pntr_plus2[3]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[4] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[4]_i_1 ),
        .Q(wr_pntr_plus2[4]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[5] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[5]_i_1 ),
        .Q(wr_pntr_plus2[5]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gcc0.gc1.gsym.count_reg[5]_i_2_CARRY4 
       (.CI(\n_0_gcc0.gc1.gsym.count_reg[4]_i_2 ),
        .CO({\n_0_gcc0.gc1.gsym.count_reg[8]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[7]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[6]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_gcc0.gc1.gsym.count_reg[7]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[6]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[5]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[4]_i_1 }),
        .S(wr_pntr_plus2[7:4]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[6] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[6]_i_1 ),
        .Q(wr_pntr_plus2[6]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[7] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[7]_i_1 ),
        .Q(wr_pntr_plus2[7]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[8] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[8]_i_1 ),
        .Q(wr_pntr_plus2[8]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.gsym.count_reg[9] 
       (.C(s_aclk),
        .CE(sel),
        .CLR(RST),
        .D(\n_0_gcc0.gc1.gsym.count_reg[9]_i_1 ),
        .Q(wr_pntr_plus2[9]));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \gcc0.gc1.gsym.count_reg[9]_i_2_CARRY4 
       (.CI(\n_0_gcc0.gc1.gsym.count_reg[8]_i_2 ),
        .CO({\n_0_gcc0.gc1.gsym.count_reg[12]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[11]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[10]_i_2 ,\n_0_gcc0.gc1.gsym.count_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_gcc0.gc1.gsym.count_reg[11]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[10]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[9]_i_1 ,\n_0_gcc0.gc1.gsym.count_reg[8]_i_1 }),
        .S(wr_pntr_plus2[11:8]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(O2[0]),
        .I2(Q[1]),
        .I3(O2[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(Q[0]),
        .I1(I5[0]),
        .I2(Q[1]),
        .I3(I5[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(O2[0]),
        .I2(Q[1]),
        .I3(O2[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(p_8_out_1[0]),
        .I1(O2[0]),
        .I2(p_8_out_1[1]),
        .I3(O2[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(wr_pntr_plus2[0]),
        .I1(O2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(O2[1]),
        .O(v1_reg_3[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(O2[2]),
        .I2(Q[3]),
        .I3(O2[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__0 
       (.I0(Q[2]),
        .I1(I5[2]),
        .I2(Q[3]),
        .I3(I5[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(O2[2]),
        .I2(Q[3]),
        .I3(O2[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__2 
       (.I0(p_8_out_1[2]),
        .I1(O2[2]),
        .I2(p_8_out_1[3]),
        .I3(O2[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__3 
       (.I0(wr_pntr_plus2[2]),
        .I1(O2[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(O2[3]),
        .O(v1_reg_3[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(O2[4]),
        .I2(Q[5]),
        .I3(O2[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__0 
       (.I0(Q[4]),
        .I1(I5[4]),
        .I2(Q[5]),
        .I3(I5[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(O2[4]),
        .I2(Q[5]),
        .I3(O2[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__2 
       (.I0(p_8_out_1[4]),
        .I1(O2[4]),
        .I2(p_8_out_1[5]),
        .I3(O2[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__3 
       (.I0(wr_pntr_plus2[4]),
        .I1(O2[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(O2[5]),
        .O(v1_reg_3[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(O2[6]),
        .I2(Q[7]),
        .I3(O2[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__0 
       (.I0(Q[6]),
        .I1(I5[6]),
        .I2(Q[7]),
        .I3(I5[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(O2[6]),
        .I2(Q[7]),
        .I3(O2[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__2 
       (.I0(p_8_out_1[6]),
        .I1(O2[6]),
        .I2(p_8_out_1[7]),
        .I3(O2[7]),
        .O(v1_reg_2[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__3 
       (.I0(wr_pntr_plus2[6]),
        .I1(O2[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(O2[7]),
        .O(v1_reg_3[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(O2[8]),
        .I2(Q[9]),
        .I3(O2[9]),
        .O(v1_reg[4]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__0 
       (.I0(Q[8]),
        .I1(I5[8]),
        .I2(Q[9]),
        .I3(I5[9]),
        .O(v1_reg_0[4]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(O2[8]),
        .I2(Q[9]),
        .I3(O2[9]),
        .O(v1_reg_1[4]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__2 
       (.I0(p_8_out_1[8]),
        .I1(O2[8]),
        .I2(p_8_out_1[9]),
        .I3(O2[9]),
        .O(v1_reg_2[4]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[4].gms.ms_i_1__3 
       (.I0(wr_pntr_plus2[8]),
        .I1(O2[8]),
        .I2(wr_pntr_plus2[9]),
        .I3(O2[9]),
        .O(v1_reg_3[4]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(O2[10]),
        .I2(Q[11]),
        .I3(O2[11]),
        .O(v1_reg[5]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[5].gms.ms_i_1__0 
       (.I0(Q[10]),
        .I1(I5[10]),
        .I2(Q[11]),
        .I3(I5[11]),
        .O(v1_reg_0[5]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(O2[10]),
        .I2(Q[11]),
        .I3(O2[11]),
        .O(v1_reg_1[5]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[5].gms.ms_i_1__2 
       (.I0(p_8_out_1[10]),
        .I1(O2[10]),
        .I2(p_8_out_1[11]),
        .I3(O2[11]),
        .O(v1_reg_2[5]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[5].gms.ms_i_1__3 
       (.I0(wr_pntr_plus2[10]),
        .I1(O2[10]),
        .I2(wr_pntr_plus2[11]),
        .I3(O2[11]),
        .O(v1_reg_3[5]));
endmodule

(* ORIG_REF_NAME = "wr_dc_fwft_ext_as" *) 
module axis_interconnect_1s2m_wr_dc_fwft_ext_as
   (axis_wr_data_count,
    s_aclk,
    I2,
    Q,
    S,
    I1,
    I3);
  output [11:0]axis_wr_data_count;
  input s_aclk;
  input [0:0]I2;
  input [9:0]Q;
  input [3:0]S;
  input [3:0]I1;
  input [2:0]I3;

  wire [3:0]I1;
  wire [0:0]I2;
  wire [2:0]I3;
  wire [9:0]Q;
  wire [3:0]S;
  wire [11:0]axis_wr_data_count;
  wire \n_0_wr_data_count_i[10]_i_1 ;
  wire \n_0_wr_data_count_i[11]_i_1 ;
  wire \n_0_wr_data_count_i[11]_i_3 ;
  wire \n_0_wr_data_count_i[11]_i_5 ;
  wire \n_0_wr_data_count_i[1]_i_1 ;
  wire \n_0_wr_data_count_i[2]_i_1 ;
  wire \n_0_wr_data_count_i[3]_i_1 ;
  wire \n_0_wr_data_count_i[4]_i_1 ;
  wire \n_0_wr_data_count_i[5]_i_1 ;
  wire \n_0_wr_data_count_i[6]_i_1 ;
  wire \n_0_wr_data_count_i[7]_i_1 ;
  wire \n_0_wr_data_count_i[7]_i_2 ;
  wire \n_0_wr_data_count_i[8]_i_1 ;
  wire \n_0_wr_data_count_i[9]_i_1 ;
  wire \n_0_wr_data_count_i[9]_i_2 ;
  wire \n_0_wr_data_count_i_reg[0]_i_1 ;
  wire \n_0_wr_data_count_i_reg[11]_i_4 ;
  wire \n_1_wr_data_count_i_reg[0]_i_1 ;
  wire \n_1_wr_data_count_i_reg[11]_i_4 ;
  wire \n_2_wr_data_count_i_reg[0]_i_1 ;
  wire \n_2_wr_data_count_i_reg[11]_i_2 ;
  wire \n_2_wr_data_count_i_reg[11]_i_4 ;
  wire \n_3_wr_data_count_i_reg[0]_i_1 ;
  wire \n_3_wr_data_count_i_reg[11]_i_2 ;
  wire \n_3_wr_data_count_i_reg[11]_i_4 ;
  wire \n_4_wr_data_count_i_reg[0]_i_1 ;
  wire \n_4_wr_data_count_i_reg[11]_i_4 ;
  wire \n_5_wr_data_count_i_reg[0]_i_1 ;
  wire \n_5_wr_data_count_i_reg[11]_i_2 ;
  wire \n_5_wr_data_count_i_reg[11]_i_4 ;
  wire \n_6_wr_data_count_i_reg[0]_i_1 ;
  wire \n_6_wr_data_count_i_reg[11]_i_2 ;
  wire \n_6_wr_data_count_i_reg[11]_i_4 ;
  wire \n_7_wr_data_count_i_reg[0]_i_1 ;
  wire \n_7_wr_data_count_i_reg[11]_i_2 ;
  wire \n_7_wr_data_count_i_reg[11]_i_4 ;
  wire s_aclk;
  wire [3:2]\NLW_wr_data_count_i_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_wr_data_count_i_reg[11]_i_2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \wr_data_count_i[10]_i_1 
       (.I0(\n_0_wr_data_count_i[11]_i_3 ),
        .I1(\n_6_wr_data_count_i_reg[11]_i_2 ),
        .I2(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I3(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .I4(\n_0_wr_data_count_i[11]_i_5 ),
        .I5(\n_5_wr_data_count_i_reg[11]_i_2 ),
        .O(\n_0_wr_data_count_i[10]_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \wr_data_count_i[11]_i_1 
       (.I0(\n_5_wr_data_count_i_reg[11]_i_2 ),
        .I1(\n_0_wr_data_count_i[11]_i_3 ),
        .I2(\n_6_wr_data_count_i_reg[11]_i_2 ),
        .I3(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I4(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .I5(\n_0_wr_data_count_i[11]_i_5 ),
        .O(\n_0_wr_data_count_i[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \wr_data_count_i[11]_i_3 
       (.I0(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .I2(\n_4_wr_data_count_i_reg[11]_i_4 ),
        .O(\n_0_wr_data_count_i[11]_i_3 ));
LUT3 #(
    .INIT(8'h80)) 
     \wr_data_count_i[11]_i_5 
       (.I0(\n_5_wr_data_count_i_reg[11]_i_4 ),
        .I1(\n_6_wr_data_count_i_reg[11]_i_4 ),
        .I2(\n_7_wr_data_count_i_reg[11]_i_2 ),
        .O(\n_0_wr_data_count_i[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \wr_data_count_i[1]_i_1 
       (.I0(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .O(\n_0_wr_data_count_i[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_data_count_i[2]_i_1 
       (.I0(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .O(\n_0_wr_data_count_i[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \wr_data_count_i[3]_i_1 
       (.I0(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .I2(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .O(\n_0_wr_data_count_i[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \wr_data_count_i[4]_i_1 
       (.I0(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .I2(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I3(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .O(\n_0_wr_data_count_i[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \wr_data_count_i[5]_i_1 
       (.I0(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .I2(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .I3(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .I4(\n_6_wr_data_count_i_reg[11]_i_4 ),
        .O(\n_0_wr_data_count_i[5]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \wr_data_count_i[6]_i_1 
       (.I0(\n_6_wr_data_count_i_reg[11]_i_4 ),
        .I1(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .I2(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I3(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .I4(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .I5(\n_5_wr_data_count_i_reg[11]_i_4 ),
        .O(\n_0_wr_data_count_i[6]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \wr_data_count_i[7]_i_1 
       (.I0(\n_0_wr_data_count_i[7]_i_2 ),
        .I1(\n_5_wr_data_count_i_reg[11]_i_4 ),
        .I2(\n_6_wr_data_count_i_reg[11]_i_4 ),
        .I3(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I4(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .I5(\n_4_wr_data_count_i_reg[11]_i_4 ),
        .O(\n_0_wr_data_count_i[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \wr_data_count_i[7]_i_2 
       (.I0(\n_5_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_6_wr_data_count_i_reg[0]_i_1 ),
        .O(\n_0_wr_data_count_i[7]_i_2 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \wr_data_count_i[8]_i_1 
       (.I0(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .I1(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I2(\n_0_wr_data_count_i[11]_i_3 ),
        .I3(\n_6_wr_data_count_i_reg[11]_i_4 ),
        .I4(\n_5_wr_data_count_i_reg[11]_i_4 ),
        .I5(\n_7_wr_data_count_i_reg[11]_i_2 ),
        .O(\n_0_wr_data_count_i[8]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \wr_data_count_i[9]_i_1 
       (.I0(\n_0_wr_data_count_i[9]_i_2 ),
        .I1(\n_7_wr_data_count_i_reg[11]_i_2 ),
        .I2(\n_6_wr_data_count_i_reg[11]_i_4 ),
        .I3(\n_5_wr_data_count_i_reg[11]_i_4 ),
        .I4(\n_0_wr_data_count_i[11]_i_3 ),
        .I5(\n_6_wr_data_count_i_reg[11]_i_2 ),
        .O(\n_0_wr_data_count_i[9]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \wr_data_count_i[9]_i_2 
       (.I0(\n_4_wr_data_count_i_reg[0]_i_1 ),
        .I1(\n_7_wr_data_count_i_reg[11]_i_4 ),
        .O(\n_0_wr_data_count_i[9]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_7_wr_data_count_i_reg[0]_i_1 ),
        .Q(axis_wr_data_count[0]));
CARRY4 \wr_data_count_i_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\n_0_wr_data_count_i_reg[0]_i_1 ,\n_1_wr_data_count_i_reg[0]_i_1 ,\n_2_wr_data_count_i_reg[0]_i_1 ,\n_3_wr_data_count_i_reg[0]_i_1 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({\n_4_wr_data_count_i_reg[0]_i_1 ,\n_5_wr_data_count_i_reg[0]_i_1 ,\n_6_wr_data_count_i_reg[0]_i_1 ,\n_7_wr_data_count_i_reg[0]_i_1 }),
        .S(S));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[10] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[10]_i_1 ),
        .Q(axis_wr_data_count[10]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[11] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[11]_i_1 ),
        .Q(axis_wr_data_count[11]));
CARRY4 \wr_data_count_i_reg[11]_i_2 
       (.CI(\n_0_wr_data_count_i_reg[11]_i_4 ),
        .CO({\NLW_wr_data_count_i_reg[11]_i_2_CO_UNCONNECTED [3:2],\n_2_wr_data_count_i_reg[11]_i_2 ,\n_3_wr_data_count_i_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[9:8]}),
        .O({\NLW_wr_data_count_i_reg[11]_i_2_O_UNCONNECTED [3],\n_5_wr_data_count_i_reg[11]_i_2 ,\n_6_wr_data_count_i_reg[11]_i_2 ,\n_7_wr_data_count_i_reg[11]_i_2 }),
        .S({1'b0,I3}));
CARRY4 \wr_data_count_i_reg[11]_i_4 
       (.CI(\n_0_wr_data_count_i_reg[0]_i_1 ),
        .CO({\n_0_wr_data_count_i_reg[11]_i_4 ,\n_1_wr_data_count_i_reg[11]_i_4 ,\n_2_wr_data_count_i_reg[11]_i_4 ,\n_3_wr_data_count_i_reg[11]_i_4 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({\n_4_wr_data_count_i_reg[11]_i_4 ,\n_5_wr_data_count_i_reg[11]_i_4 ,\n_6_wr_data_count_i_reg[11]_i_4 ,\n_7_wr_data_count_i_reg[11]_i_4 }),
        .S(I1));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[1]_i_1 ),
        .Q(axis_wr_data_count[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[2]_i_1 ),
        .Q(axis_wr_data_count[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[3]_i_1 ),
        .Q(axis_wr_data_count[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[4]_i_1 ),
        .Q(axis_wr_data_count[4]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[5]_i_1 ),
        .Q(axis_wr_data_count[5]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[6] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[6]_i_1 ),
        .Q(axis_wr_data_count[6]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[7] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[7]_i_1 ),
        .Q(axis_wr_data_count[7]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[8] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[8]_i_1 ),
        .Q(axis_wr_data_count[8]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[9] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I2),
        .D(\n_0_wr_data_count_i[9]_i_1 ),
        .Q(axis_wr_data_count[9]));
endmodule

(* ORIG_REF_NAME = "wr_dc_fwft_ext_as" *) 
module axis_interconnect_1s2m_wr_dc_fwft_ext_as__parameterized0
   (axis_wr_data_count,
    D,
    s_aclk,
    I3);
  output [5:0]axis_wr_data_count;
  input [5:0]D;
  input s_aclk;
  input [0:0]I3;

  wire [5:0]D;
  wire [0:0]I3;
  wire [5:0]axis_wr_data_count;
  wire s_aclk;

FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[0] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I3),
        .D(D[0]),
        .Q(axis_wr_data_count[0]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[1] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I3),
        .D(D[1]),
        .Q(axis_wr_data_count[1]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[2] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I3),
        .D(D[2]),
        .Q(axis_wr_data_count[2]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[3] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I3),
        .D(D[3]),
        .Q(axis_wr_data_count[3]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[4] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I3),
        .D(D[4]),
        .Q(axis_wr_data_count[4]));
FDCE #(
    .INIT(1'b0)) 
     \wr_data_count_i_reg[5] 
       (.C(s_aclk),
        .CE(1'b1),
        .CLR(I3),
        .D(D[5]),
        .Q(axis_wr_data_count[5]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axis_interconnect_1s2m_wr_logic
   (O1,
    Q,
    O2,
    s_axis_tready,
    axis_wr_data_count,
    I1,
    s_aclk,
    rst_d2,
    s_axis_tvalid,
    O4,
    rst_full_gen_i,
    I2);
  output O1;
  output [10:0]Q;
  output [0:0]O2;
  output s_axis_tready;
  output [11:0]axis_wr_data_count;
  input [0:0]I1;
  input s_aclk;
  input rst_d2;
  input s_axis_tvalid;
  input [10:0]O4;
  input rst_full_gen_i;
  input [0:0]I2;

  wire [0:0]I1;
  wire [0:0]I2;
  wire O1;
  wire [0:0]O2;
  wire [10:0]O4;
  wire [10:0]Q;
  wire [11:0]axis_wr_data_count;
  wire [5:0]\c1/v1_reg ;
  wire [4:0]\c2/v1_reg ;
  wire n_0_wpntr;
  wire n_14_wpntr;
  wire n_15_wpntr;
  wire n_16_wpntr;
  wire n_17_wpntr;
  wire n_18_wpntr;
  wire n_19_wpntr;
  wire n_1_wpntr;
  wire n_20_wpntr;
  wire n_21_wpntr;
  wire n_2_wpntr;
  wire rst_d2;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_axis_tready;
  wire s_axis_tvalid;

axis_interconnect_1s2m_wr_dc_fwft_ext_as \gwas.gwdc1.wdcext 
       (.I1({n_14_wpntr,n_15_wpntr,n_16_wpntr,n_17_wpntr}),
        .I2(I2),
        .I3({n_0_wpntr,n_1_wpntr,n_2_wpntr}),
        .Q(Q[9:0]),
        .S({n_18_wpntr,n_19_wpntr,n_20_wpntr,n_21_wpntr}),
        .axis_wr_data_count(axis_wr_data_count),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_wr_status_flags_as \gwas.wsts 
       (.E(O1),
        .I1(I1),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
axis_interconnect_1s2m_wr_bin_cntr wpntr
       (.E(O1),
        .I1({n_14_wpntr,n_15_wpntr,n_16_wpntr,n_17_wpntr}),
        .I2(I2),
        .I3({n_0_wpntr,n_1_wpntr,n_2_wpntr}),
        .O2(O2),
        .O4(O4),
        .Q(Q),
        .S({n_18_wpntr,n_19_wpntr,n_20_wpntr,n_21_wpntr}),
        .s_aclk(s_aclk),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axis_interconnect_1s2m_wr_logic__parameterized0
   (Q,
    I11,
    O1,
    O2,
    E,
    O3,
    s_axis_tready,
    axis_wr_data_count,
    s_aclk,
    rst_d2,
    O7,
    I1,
    s_axis_tvalid,
    I2,
    rst_full_gen_i,
    I3,
    D);
  output [1:0]Q;
  output [3:0]I11;
  output [4:0]O1;
  output [3:0]O2;
  output [0:0]E;
  output O3;
  output s_axis_tready;
  output [5:0]axis_wr_data_count;
  input s_aclk;
  input rst_d2;
  input [4:0]O7;
  input I1;
  input s_axis_tvalid;
  input I2;
  input rst_full_gen_i;
  input [0:0]I3;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [3:0]I11;
  wire I2;
  wire [0:0]I3;
  wire [4:0]O1;
  wire [3:0]O2;
  wire O3;
  wire [4:0]O7;
  wire [1:0]Q;
  wire [5:0]axis_wr_data_count;
  wire n_13_wpntr;
  wire n_14_wpntr;
  wire n_15_wpntr;
  wire p_1_out;
  wire ram_full_i;
  wire rst_d2;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_axis_tready;
  wire s_axis_tvalid;

axis_interconnect_1s2m_wr_dc_fwft_ext_as__parameterized0 \gwas.gwdc1.wdcext 
       (.D({D,n_13_wpntr,n_14_wpntr,n_15_wpntr}),
        .I3(I3),
        .axis_wr_data_count(axis_wr_data_count),
        .s_aclk(s_aclk));
axis_interconnect_1s2m_wr_status_flags_as__parameterized0 \gwas.wsts 
       (.E(E),
        .p_1_out(p_1_out),
        .ram_full_i(ram_full_i),
        .rst_d2(rst_d2),
        .s_aclk(s_aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
axis_interconnect_1s2m_wr_bin_cntr__parameterized0 wpntr
       (.D({n_13_wpntr,n_14_wpntr,n_15_wpntr}),
        .E(E),
        .I1(I1),
        .I11(I11),
        .I2(I2),
        .I3(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O7(O7),
        .Q(Q),
        .p_1_out(p_1_out),
        .ram_full_i(ram_full_i),
        .rst_full_gen_i(rst_full_gen_i),
        .s_aclk(s_aclk),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module axis_interconnect_1s2m_wr_logic__parameterized1
   (comp0,
    comp1,
    p_0_in,
    p_2_out,
    axis_almost_full,
    ram_full_i,
    out,
    O1,
    Q,
    WEA,
    O30,
    axis_wr_eop,
    ram_ena,
    s_axis_tready,
    v1_reg,
    v1_reg_0,
    O3,
    O4,
    I1,
    I2,
    I3,
    ram_full_comb,
    s_aclk,
    rst_d2,
    p_2_out_1,
    s_axis_tvalid,
    p_8_out,
    I4,
    m_axis_tready,
    DIADI,
    O2,
    I5,
    RST);
  output comp0;
  output comp1;
  output p_0_in;
  output p_2_out;
  output axis_almost_full;
  output ram_full_i;
  output [0:0]out;
  output O1;
  output [12:0]Q;
  output [0:0]WEA;
  output O30;
  output axis_wr_eop;
  output ram_ena;
  output s_axis_tready;
  output [5:0]v1_reg;
  output [5:0]v1_reg_0;
  output [0:0]O3;
  output O4;
  input I1;
  input I2;
  input I3;
  input ram_full_comb;
  input s_aclk;
  input rst_d2;
  input p_2_out_1;
  input s_axis_tvalid;
  input p_8_out;
  input I4;
  input m_axis_tready;
  input [0:0]DIADI;
  input [11:0]O2;
  input [11:0]I5;
  input RST;

  wire [0:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [11:0]I5;
  wire O1;
  wire [11:0]O2;
  wire [0:0]O3;
  wire O30;
  wire O4;
  wire [12:0]Q;
  wire RST;
  wire [0:0]WEA;
  wire axis_almost_full;
  wire axis_wr_eop;
  wire [5:0]\c0/v1_reg ;
  wire [5:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire [5:0]\gaf.c2/v1_reg ;
  wire m_axis_tready;
  wire [0:0]out;
  wire p_0_in;
  wire p_2_out;
  wire p_2_out_1;
  wire p_8_out;
  wire ram_ena;
  wire ram_full_comb;
  wire ram_full_i;
  wire rst_d2;
  wire s_aclk;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;

axis_interconnect_1s2m_wr_status_flags_ss \gwss.wsts 
       (.DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(p_2_out),
        .O2(ram_full_i),
        .O3(O1),
        .O30(O30),
        .O4(O4),
        .Q(Q[12]),
        .axis_almost_full(axis_almost_full),
        .axis_wr_eop(axis_wr_eop),
        .comp0(comp0),
        .comp1(comp1),
        .m_axis_tready(m_axis_tready),
        .p_0_in(p_0_in),
        .p_2_out_1(p_2_out_1),
        .p_8_out(p_8_out),
        .ram_ena(ram_ena),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2),
        .s_aclk(s_aclk),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
        .sel(WEA),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ));
axis_interconnect_1s2m_wr_bin_cntr__parameterized1 wpntr
       (.I5(I5),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .RST(RST),
        .out(out),
        .s_aclk(s_aclk),
        .sel(WEA),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c0/v1_reg ),
        .v1_reg_2(\c1/v1_reg ),
        .v1_reg_3(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axis_interconnect_1s2m_wr_status_flags_as
   (E,
    s_axis_tready,
    v1_reg,
    v1_reg_0,
    I1,
    s_aclk,
    rst_d2,
    s_axis_tvalid,
    rst_full_gen_i);
  output [0:0]E;
  output s_axis_tready;
  input [5:0]v1_reg;
  input [4:0]v1_reg_0;
  input [0:0]I1;
  input s_aclk;
  input rst_d2;
  input s_axis_tvalid;
  input rst_full_gen_i;

  wire [0:0]E;
  wire [0:0]I1;
  wire comp1;
  wire comp2;
  wire p_1_out;
  wire ram_full_i;
  wire ram_full_i_0;
  wire rst_d2;
  wire rst_full_gen_i;
  wire s_aclk;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire [5:0]v1_reg;
  wire [4:0]v1_reg_0;

LUT2 #(
    .INIT(4'h2)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(s_axis_tvalid),
        .I1(p_1_out),
        .O(E));
axis_interconnect_1s2m_compare c1
       (.comp1(comp1),
        .v1_reg(v1_reg));
axis_interconnect_1s2m_compare_8 c2
       (.I1(I1),
        .comp2(comp2),
        .v1_reg_0(v1_reg_0));
LUT5 #(
    .INIT(32'h55550400)) 
     ram_full_fb_i_i_1
       (.I0(rst_full_gen_i),
        .I1(comp2),
        .I2(p_1_out),
        .I3(s_axis_tvalid),
        .I4(comp1),
        .O(ram_full_i_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i_0),
        .PRE(rst_d2),
        .Q(p_1_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i_0),
        .PRE(rst_d2),
        .Q(ram_full_i));
LUT1 #(
    .INIT(2'h1)) 
     s_axis_tready_INST_0
       (.I0(ram_full_i),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module axis_interconnect_1s2m_wr_status_flags_as__parameterized0
   (p_1_out,
    E,
    s_axis_tready,
    ram_full_i,
    s_aclk,
    rst_d2,
    s_axis_tvalid);
  output p_1_out;
  output [0:0]E;
  output s_axis_tready;
  input ram_full_i;
  input s_aclk;
  input rst_d2;
  input s_axis_tvalid;

  wire [0:0]E;
  wire p_1_out;
  wire ram_full_i;
  wire ram_full_i__0;
  wire rst_d2;
  wire s_aclk;
  wire s_axis_tready;
  wire s_axis_tvalid;

LUT2 #(
    .INIT(4'h2)) 
     RAM_reg_0_31_0_5_i_1
       (.I0(s_axis_tvalid),
        .I1(p_1_out),
        .O(E));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_d2),
        .Q(p_1_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_d2),
        .Q(ram_full_i__0));
LUT1 #(
    .INIT(2'h1)) 
     s_axis_tready_INST_0
       (.I0(ram_full_i__0),
        .O(s_axis_tready));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axis_interconnect_1s2m_wr_status_flags_ss
   (comp0,
    comp1,
    p_0_in,
    O1,
    axis_almost_full,
    O2,
    O3,
    sel,
    O30,
    axis_wr_eop,
    ram_ena,
    s_axis_tready,
    O4,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    v1_reg_1,
    I3,
    ram_full_comb,
    s_aclk,
    rst_d2,
    p_2_out_1,
    s_axis_tvalid,
    Q,
    p_8_out,
    I4,
    m_axis_tready,
    DIADI);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output axis_almost_full;
  output O2;
  output O3;
  output sel;
  output O30;
  output axis_wr_eop;
  output ram_ena;
  output s_axis_tready;
  output O4;
  input [5:0]v1_reg;
  input I1;
  input [5:0]v1_reg_0;
  input I2;
  input [5:0]v1_reg_1;
  input I3;
  input ram_full_comb;
  input s_aclk;
  input rst_d2;
  input p_2_out_1;
  input s_axis_tvalid;
  input [0:0]Q;
  input p_8_out;
  input I4;
  input m_axis_tready;
  input [0:0]DIADI;

  wire [0:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O30;
  wire O4;
  wire [0:0]Q;
  wire axis_almost_full;
  wire axis_wr_eop;
  wire comp0;
  wire comp1;
  wire m_axis_tready;
  wire p_0_in;
  wire p_2_out_1;
  wire p_8_out;
  wire ram_ena;
  wire ram_full_comb;
  wire rst_d2;
  wire s_aclk;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire sel;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;

LUT3 #(
    .INIT(8'h04)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(O2),
        .I1(s_axis_tvalid),
        .I2(O1),
        .O(O4));
LUT3 #(
    .INIT(8'h04)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(O2),
        .I1(s_axis_tvalid),
        .I2(O1),
        .O(sel));
LUT4 #(
    .INIT(16'h0020)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(Q),
        .I1(O1),
        .I2(s_axis_tvalid),
        .I3(O2),
        .O(ram_ena));
LUT4 #(
    .INIT(16'h0004)) 
     \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(O1),
        .I1(s_axis_tvalid),
        .I2(O2),
        .I3(Q),
        .O(O3));
axis_interconnect_1s2m_compare__parameterized1 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_interconnect_1s2m_compare__parameterized1_0 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
axis_interconnect_1s2m_compare__parameterized1_1 \gaf.c2 
       (.I3(I3),
        .p_0_in(p_0_in),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gaf.gaf0.ram_afull_i_reg 
       (.C(s_aclk),
        .CE(1'b1),
        .D(p_2_out_1),
        .PRE(rst_d2),
        .Q(axis_almost_full));
LUT3 #(
    .INIT(8'h20)) 
     \gaxis_fifo.gaxisf.gaxis_pkt_fifo.axis_wr_eop_d1_i_1 
       (.I0(DIADI),
        .I1(O2),
        .I2(s_axis_tvalid),
        .O(axis_wr_eop));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h2D222222)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[13]_i_1 
       (.I0(s_axis_tvalid),
        .I1(O2),
        .I2(p_8_out),
        .I3(I4),
        .I4(m_axis_tready),
        .O(O30));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(s_aclk),
        .CE(1'b1),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O2));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT1 #(
    .INIT(2'h1)) 
     s_axis_tready_INST_0
       (.I0(O2),
        .O(s_axis_tready));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
