

================================================================
== Vitis HLS Report for 'Loop_loop15_proc3'
================================================================
* Date:           Fri Oct  4 14:51:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   104013|   104013|  0.346 ms|  0.346 ms|  104013|  104013|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Loop_loop15_proc3_Pipeline_loop15_loop16_loop17_fu_20  |Loop_loop15_proc3_Pipeline_loop15_loop16_loop17  |    53829|    53829|  0.179 ms|  0.179 ms|  53829|  53829|       no|
        |grp_Loop_loop15_proc3_Pipeline_loop18_loop19_loop20_fu_26  |Loop_loop15_proc3_Pipeline_loop18_loop19_loop20  |    50181|    50181|  0.167 ms|  0.167 ms|  50181|  50181|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      316|      679|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      323|      781|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Loop_loop15_proc3_Pipeline_loop15_loop16_loop17_fu_20  |Loop_loop15_proc3_Pipeline_loop15_loop16_loop17  |        0|   1|  142|  315|    0|
    |grp_Loop_loop15_proc3_Pipeline_loop18_loop19_loop20_fu_26  |Loop_loop15_proc3_Pipeline_loop18_loop19_loop20  |        0|   1|  174|  364|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   2|  316|  679|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |v26_read      |   9|          2|    1|          2|
    |v38_address0  |  14|          3|   16|         48|
    |v38_ce0       |  14|          3|    1|          3|
    |v38_d0        |  14|          3|   32|         96|
    |v38_we0       |  14|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         | 100|         21|   53|        159|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  4|   0|    4|          0|
    |ap_done_reg                                                             |  1|   0|    1|          0|
    |grp_Loop_loop15_proc3_Pipeline_loop15_loop16_loop17_fu_20_ap_start_reg  |  1|   0|    1|          0|
    |grp_Loop_loop15_proc3_Pipeline_loop18_loop19_loop20_fu_26_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  7|   0|    7|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|v38_address0        |  out|   16|   ap_memory|                v38|         array|
|v38_ce0             |  out|    1|   ap_memory|                v38|         array|
|v38_we0             |  out|    1|   ap_memory|                v38|         array|
|v38_d0              |  out|   32|   ap_memory|                v38|         array|
|v26_dout            |   in|   32|     ap_fifo|                v26|       pointer|
|v26_num_data_valid  |   in|   17|     ap_fifo|                v26|       pointer|
|v26_fifo_cap        |   in|   17|     ap_fifo|                v26|       pointer|
|v26_empty_n         |   in|    1|     ap_fifo|                v26|       pointer|
|v26_read            |  out|    1|     ap_fifo|                v26|       pointer|
+--------------------+-----+-----+------------+-------------------+--------------+

