<html><head><title>Icestorm: AXFLAG measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>AXFLAG</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  axflag</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td></tr></thead><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr><tr><td>1004</td><td>1030</td><td>1001</td><td>1001</td><td>1000</td><td>25192</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  axflag</pre><p>(non-fused SUB/CBNZ loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0030</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10207</td><td>254581</td><td>10211</td><td>10214</td><td>10214</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254549</td><td>10211</td><td>10214</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr><tr><td>10204</td><td>10030</td><td>10201</td><td>10201</td><td>10208</td><td>254709</td><td>10208</td><td>10208</td><td>10208</td><td>10101</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0030</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10029</td><td>255052</td><td>10029</td><td>10030</td><td>10030</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr><tr><td>10024</td><td>10030</td><td>10021</td><td>10021</td><td>10020</td><td>255193</td><td>10020</td><td>10020</td><td>10020</td><td>10011</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag
  ands xzr, xzr, xzr
  axflag</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7888</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>63340</td><td>160110</td><td>160110</td><td>160116</td><td>689422</td><td>160121</td><td>160222</td><td>80209</td><td>160013</td><td>100</td></tr><tr><td>160204</td><td>62598</td><td>160117</td><td>160117</td><td>160122</td><td>682955</td><td>160270</td><td>160372</td><td>80210</td><td>160015</td><td>100</td></tr><tr><td>160204</td><td>63081</td><td>160114</td><td>160114</td><td>160120</td><td>690787</td><td>160118</td><td>160220</td><td>80209</td><td>160012</td><td>100</td></tr><tr><td>160205</td><td>63160</td><td>160151</td><td>160151</td><td>160159</td><td>689536</td><td>160118</td><td>160220</td><td>80210</td><td>160016</td><td>100</td></tr><tr><td>160204</td><td>63125</td><td>160118</td><td>160118</td><td>160123</td><td>688776</td><td>160197</td><td>160297</td><td>80210</td><td>160016</td><td>100</td></tr><tr><td>160204</td><td>63133</td><td>160115</td><td>160115</td><td>160120</td><td>689081</td><td>160116</td><td>160216</td><td>80210</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63133</td><td>160115</td><td>160115</td><td>160120</td><td>688303</td><td>160118</td><td>160218</td><td>80209</td><td>160013</td><td>100</td></tr><tr><td>160204</td><td>63154</td><td>160113</td><td>160113</td><td>160117</td><td>689081</td><td>160116</td><td>160216</td><td>80209</td><td>160012</td><td>100</td></tr><tr><td>160204</td><td>63091</td><td>160112</td><td>160112</td><td>160118</td><td>687220</td><td>160120</td><td>160220</td><td>80210</td><td>160011</td><td>100</td></tr><tr><td>160204</td><td>62969</td><td>160268</td><td>160268</td><td>160273</td><td>687569</td><td>160120</td><td>160224</td><td>80210</td><td>160012</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7829</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>64564</td><td>160023</td><td>160023</td><td>0</td><td>0</td><td>160030</td><td>0</td><td>701336</td><td>160030</td><td>160042</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>63221</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>671956</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>174462</td><td>93935</td><td>175202</td><td>170105</td><td>55</td><td>5042</td><td>169937</td><td>46</td><td>681803</td><td>160065</td><td>160077</td><td>80032</td><td>160016</td><td>10</td></tr><tr><td>160024</td><td>62872</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>671671</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160025</td><td>62715</td><td>160063</td><td>160063</td><td>0</td><td>0</td><td>160066</td><td>0</td><td>670844</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62685</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>671670</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62655</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>670638</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62687</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>671191</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>62665</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>669974</td><td>160010</td><td>160020</td><td>80020</td><td>160001</td><td>10</td></tr><tr><td>160024</td><td>63075</td><td>160011</td><td>160011</td><td>0</td><td>0</td><td>160010</td><td>0</td><td>670092</td><td>160049</td><td>160059</td><td>80020</td><td>160001</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 4</p><p>Code:</p><pre>  fcmp s0, s0
  axflag
  axflag
  axflag
  axflag</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5998</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>50204</td><td>24001</td><td>50104</td><td>40101</td><td>10003</td><td>40109</td><td>10003</td><td>315712</td><td>40017</td><td>50118</td><td>40214</td><td>10004</td><td>40212</td><td>20008</td><td>40002</td><td>100</td></tr><tr><td>50205</td><td>24046</td><td>50145</td><td>40134</td><td>10011</td><td>40148</td><td>10013</td><td>315095</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>40212</td><td>20008</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>23999</td><td>50106</td><td>40103</td><td>10003</td><td>40109</td><td>10003</td><td>315001</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>40209</td><td>20006</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>24003</td><td>50105</td><td>40102</td><td>10003</td><td>40109</td><td>10003</td><td>315063</td><td>40013</td><td>50112</td><td>40209</td><td>10003</td><td>40212</td><td>20008</td><td>40003</td><td>100</td></tr><tr><td>50204</td><td>23993</td><td>50103</td><td>40101</td><td>10002</td><td>40109</td><td>10003</td><td>315619</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>40212</td><td>20008</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>24000</td><td>50104</td><td>40101</td><td>10003</td><td>40109</td><td>10003</td><td>315306</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>40212</td><td>20008</td><td>40002</td><td>100</td></tr><tr><td>50204</td><td>23986</td><td>50105</td><td>40102</td><td>10003</td><td>40109</td><td>10003</td><td>314862</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>40216</td><td>20008</td><td>40005</td><td>100</td></tr><tr><td>50204</td><td>23999</td><td>50105</td><td>40102</td><td>10003</td><td>40112</td><td>10004</td><td>314773</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>40216</td><td>20008</td><td>40005</td><td>100</td></tr><tr><td>50204</td><td>23992</td><td>50104</td><td>40101</td><td>10003</td><td>40109</td><td>10003</td><td>315271</td><td>40017</td><td>50116</td><td>40212</td><td>10004</td><td>40212</td><td>20008</td><td>40001</td><td>100</td></tr><tr><td>50204</td><td>24007</td><td>50104</td><td>40101</td><td>10003</td><td>40109</td><td>10003</td><td>315434</td><td>40012</td><td>50112</td><td>40209</td><td>10003</td><td>40212</td><td>20008</td><td>40002</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5998</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>50024</td><td>24098</td><td>50018</td><td>40015</td><td>10003</td><td>40020</td><td>10003</td><td>316129</td><td>40022</td><td>50032</td><td>40037</td><td>10005</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24019</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316523</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24003</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316456</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23990</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315557</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23953</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316269</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>24027</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316247</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23999</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316677</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23957</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>315751</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23959</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316129</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr><tr><td>50024</td><td>23973</td><td>50011</td><td>40011</td><td>10000</td><td>40010</td><td>10000</td><td>316685</td><td>40000</td><td>50010</td><td>40020</td><td>10000</td><td>40020</td><td>20000</td><td>40001</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 7</p><p>Code:</p><pre>  ands xzr, xzr, xzr
  axflag
  axflag
  axflag
  axflag
  axflag
  axflag
  axflag</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5567</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>80204</td><td>39057</td><td>80104</td><td>80104</td><td>80108</td><td>550299</td><td>80120</td><td>80222</td><td>70213</td><td>80007</td><td>100</td></tr><tr><td>80205</td><td>38944</td><td>80134</td><td>80134</td><td>80148</td><td>550005</td><td>80117</td><td>80218</td><td>70213</td><td>80008</td><td>100</td></tr><tr><td>80205</td><td>38981</td><td>80139</td><td>80139</td><td>80152</td><td>548826</td><td>80108</td><td>80208</td><td>70214</td><td>80008</td><td>100</td></tr><tr><td>80204</td><td>38964</td><td>80106</td><td>80106</td><td>80116</td><td>550503</td><td>80116</td><td>80216</td><td>70210</td><td>80005</td><td>100</td></tr><tr><td>80204</td><td>38989</td><td>80108</td><td>80108</td><td>80119</td><td>550000</td><td>80116</td><td>80216</td><td>70214</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38973</td><td>80103</td><td>80103</td><td>80111</td><td>551999</td><td>80116</td><td>80216</td><td>70214</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38980</td><td>80103</td><td>80103</td><td>80111</td><td>550183</td><td>80116</td><td>80216</td><td>70214</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>39009</td><td>80108</td><td>80108</td><td>80116</td><td>550420</td><td>80116</td><td>80216</td><td>70210</td><td>80003</td><td>100</td></tr><tr><td>80204</td><td>38918</td><td>80106</td><td>80106</td><td>80116</td><td>548462</td><td>80114</td><td>80216</td><td>70214</td><td>80004</td><td>100</td></tr><tr><td>80204</td><td>38970</td><td>80104</td><td>80104</td><td>80114</td><td>549968</td><td>80111</td><td>80212</td><td>70214</td><td>80007</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5557</p><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>dispatch int uop (56)</td><td>int uops in schedulers (59)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map int uop inputs (7f)</td><td>? int output thing (e9)</td><td>? int retires (ef)</td></tr></thead><tr><td>80024</td><td>39134</td><td>80027</td><td>80027</td><td>80036</td><td>548110</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38885</td><td>80021</td><td>80021</td><td>80020</td><td>547544</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38878</td><td>80021</td><td>80021</td><td>80020</td><td>546632</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38886</td><td>80021</td><td>80021</td><td>80020</td><td>544094</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38886</td><td>80021</td><td>80021</td><td>80020</td><td>546432</td><td>80020</td><td>80020</td><td>70087</td><td>80088</td><td>10</td></tr><tr><td>80024</td><td>38871</td><td>80021</td><td>80021</td><td>80020</td><td>546691</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38885</td><td>80021</td><td>80021</td><td>80020</td><td>546822</td><td>80020</td><td>80020</td><td>70055</td><td>80051</td><td>10</td></tr><tr><td>80024</td><td>38871</td><td>80021</td><td>80021</td><td>80020</td><td>546938</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38901</td><td>80021</td><td>80021</td><td>80020</td><td>546228</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr><tr><td>80024</td><td>38920</td><td>80021</td><td>80021</td><td>80020</td><td>546691</td><td>80020</td><td>80020</td><td>70020</td><td>80011</td><td>10</td></tr></table></div></div></div></div></body></html>