<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7100061 - Adaptive power control - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Adaptive power control"><meta name="DC.contributor" content="Sameer Halepete" scheme="inventor"><meta name="DC.contributor" content="H. Peter Anvin" scheme="inventor"><meta name="DC.contributor" content="Zongjian Chen" scheme="inventor"><meta name="DC.contributor" content="Godfrey P. D&#39;Souza" scheme="inventor"><meta name="DC.contributor" content="Marc Fleischmann" scheme="inventor"><meta name="DC.contributor" content="Keith Klayman" scheme="inventor"><meta name="DC.contributor" content="Thomas Lawrence" scheme="inventor"><meta name="DC.contributor" content="Andrew Read" scheme="inventor"><meta name="DC.contributor" content="Transmeta Corporation" scheme="assignee"><meta name="DC.date" content="2000-1-18" scheme="dateSubmitted"><meta name="DC.description" content="A method for controlling the power used by a computer including the steps of measuring the operating characteristics of a central processor of the computer, determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted, and changing the operating characteristics of the central processor to a level commensurate with the operations being conducted."><meta name="DC.date" content="2006-8-29" scheme="issued"><meta name="DC.relation" content="EP:0381021:A2" scheme="references"><meta name="DC.relation" content="EP:0474963:A2" scheme="references"><meta name="DC.relation" content="EP:0501655:A2" scheme="references"><meta name="DC.relation" content="JP:H09185589" scheme="references"><meta name="DC.relation" content="US:20020026597:A1" scheme="references"><meta name="DC.relation" content="US:20020073348:A1" scheme="references"><meta name="DC.relation" content="US:20020083356:A1" scheme="references"><meta name="DC.relation" content="US:20020138778:A1" scheme="references"><meta name="DC.relation" content="US:20030065960:A1" scheme="references"><meta name="DC.relation" content="US:20030074591:A1" scheme="references"><meta name="DC.relation" content="US:5086501" scheme="references"><meta name="DC.relation" content="US:5167024" scheme="references"><meta name="DC.relation" content="US:5201059" scheme="references"><meta name="DC.relation" content="US:5204863" scheme="references"><meta name="DC.relation" content="US:5218704" scheme="references"><meta name="DC.relation" content="US:5222239" scheme="references"><meta name="DC.relation" content="US:5230055" scheme="references"><meta name="DC.relation" content="US:5239652" scheme="references"><meta name="DC.relation" content="US:5422806" scheme="references"><meta name="DC.relation" content="US:5461266" scheme="references"><meta name="DC.relation" content="US:5502838" scheme="references"><meta name="DC.relation" content="US:5511203" scheme="references"><meta name="DC.relation" content="US:5560020" scheme="references"><meta name="DC.relation" content="US:5572719" scheme="references"><meta name="DC.relation" content="US:5592173" scheme="references"><meta name="DC.relation" content="US:5628001" scheme="references"><meta name="DC.relation" content="US:5630110" scheme="references"><meta name="DC.relation" content="US:5682093" scheme="references"><meta name="DC.relation" content="US:5687114" scheme="references"><meta name="DC.relation" content="US:5692204" scheme="references"><meta name="DC.relation" content="US:5710929" scheme="references"><meta name="DC.relation" content="US:5713030" scheme="references"><meta name="DC.relation" content="US:5717319" scheme="references"><meta name="DC.relation" content="US:5719800" scheme="references"><meta name="DC.relation" content="US:5726901" scheme="references"><meta name="DC.relation" content="US:5745375" scheme="references"><meta name="DC.relation" content="US:5752011" scheme="references"><meta name="DC.relation" content="US:5754869" scheme="references"><meta name="DC.relation" content="US:5757171" scheme="references"><meta name="DC.relation" content="US:5774703" scheme="references"><meta name="DC.relation" content="US:5778237" scheme="references"><meta name="DC.relation" content="US:5781783" scheme="references"><meta name="DC.relation" content="US:5812860" scheme="references"><meta name="DC.relation" content="US:5815724" scheme="references"><meta name="DC.relation" content="US:5825674" scheme="references"><meta name="DC.relation" content="US:5832205" scheme="references"><meta name="DC.relation" content="US:5832284" scheme="references"><meta name="DC.relation" content="US:5848281" scheme="references"><meta name="DC.relation" content="US:5884049" scheme="references"><meta name="DC.relation" content="US:5894577" scheme="references"><meta name="DC.relation" content="US:5913067" scheme="references"><meta name="DC.relation" content="US:5914996" scheme="references"><meta name="DC.relation" content="US:5919262" scheme="references"><meta name="DC.relation" content="US:5923545" scheme="references"><meta name="DC.relation" content="US:5933649" scheme="references"><meta name="DC.relation" content="US:5940785" scheme="references"><meta name="DC.relation" content="US:5940786" scheme="references"><meta name="DC.relation" content="US:5974557" scheme="references"><meta name="DC.relation" content="US:5996083" scheme="references"><meta name="DC.relation" content="US:5996084" scheme="references"><meta name="DC.relation" content="US:6021500" scheme="references"><meta name="DC.relation" content="US:6047248" scheme="references"><meta name="DC.relation" content="US:6078319" scheme="references"><meta name="DC.relation" content="US:6094367" scheme="references"><meta name="DC.relation" content="US:6112164" scheme="references"><meta name="DC.relation" content="US:6118306" scheme="references"><meta name="DC.relation" content="US:6119241" scheme="references"><meta name="DC.relation" content="US:6141762" scheme="references"><meta name="DC.relation" content="US:6157092" scheme="references"><meta name="DC.relation" content="US:6202104" scheme="references"><meta name="DC.relation" content="US:6216235" scheme="references"><meta name="DC.relation" content="US:6272642" scheme="references"><meta name="DC.relation" content="US:6279048" scheme="references"><meta name="DC.relation" content="US:6304824" scheme="references"><meta name="DC.relation" content="US:6311287" scheme="references"><meta name="DC.relation" content="US:6314522" scheme="references"><meta name="DC.relation" content="US:6345363" scheme="references"><meta name="DC.relation" content="US:6347379" scheme="references"><meta name="DC.relation" content="US:6378081" scheme="references"><meta name="DC.relation" content="US:6388432" scheme="references"><meta name="DC.relation" content="US:6415388" scheme="references"><meta name="DC.relation" content="US:6425086" scheme="references"><meta name="DC.relation" content="US:6427211" scheme="references"><meta name="DC.relation" content="US:6442746" scheme="references"><meta name="DC.relation" content="US:6457135" scheme="references"><meta name="DC.relation" content="US:6477654" scheme="references"><meta name="DC.relation" content="US:6487668" scheme="references"><meta name="DC.relation" content="US:6510400" scheme="references"><meta name="DC.relation" content="US:6510525" scheme="references"><meta name="DC.relation" content="US:6513124" scheme="references"><meta name="DC.relation" content="US:6519706" scheme="references"><meta name="DC.relation" content="US:6574739" scheme="references"><meta name="DC.relation" content="WO:2001027728:A1" scheme="references"><meta name="citation_reference" content="&quot;High-Speed, Digitally Adustedstepdown Controllers for Notebook CPUS&quot;; Maxim Manual; pp. 11 &amp; 21."><meta name="citation_reference" content="&quot;Operatio U (Refer to Functional Diagram)&quot;; LTC 1736;, Linear Technology Manual; p. 9."><meta name="citation_reference" content="Andrew S. Tanenbaum, Structured Computer Organization, 1990, Prentice-Hall, Third edition, pp. 11-13."><meta name="citation_reference" content="Desai et al.; &quot;Sizing of Clock Distribution Networks for High Performance CPU Chips&quot;; Digital Equipment Corp., Hudson, MA; pp. 389-394; 1996."><meta name="citation_reference" content="Govil;&quot;Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU&quot;; International Computer Science Institute; Berkeley, CA; Apr. 1995."><meta name="citation_reference" content="Intel Corporation; &quot;Intel 82801 CAM I/O Controller HUB (ICH3-M)&quot; Datasheet; Jul. 2001."><meta name="citation_reference" content="Weiser et al.; &quot;Scheduling for Reduced CPU Energy&quot;; Xerox PARC; Palo Alto, CA; Appears in &quot;Proceedings of the First Syymposium on Operating Systems Design and Implementation&quot; USENIX Association; Nov. 1994."><meta name="citation_patent_number" content="US:7100061"><meta name="citation_patent_application_number" content="US:09/484,516"><link rel="canonical" href="http://www.google.com/patents/US7100061"/><meta property="og:url" content="http://www.google.com/patents/US7100061"/><meta name="title" content="Patent US7100061 - Adaptive power control"/><meta name="description" content="A method for controlling the power used by a computer including the steps of measuring the operating characteristics of a central processor of the computer, determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted, and changing the operating characteristics of the central processor to a level commensurate with the operations being conducted."/><meta property="og:title" content="Patent US7100061 - Adaptive power control"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("CaDtU7-RL-epsQTIt4DIBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("CaDtU7-RL-epsQTIt4DIBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7100061?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7100061"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=zdR1BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7100061&amp;usg=AFQjCNG62MDKmLc-TXT0Wx9zC6jlE7lv3Q" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7100061.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7100061.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20020116650"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7100061"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7100061" style="display:none"><span itemprop="description">A method for controlling the power used by a computer including the steps of measuring the operating characteristics of a central processor of the computer, determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted,...</span><span itemprop="url">http://www.google.com/patents/US7100061?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7100061 - Adaptive power control</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7100061 - Adaptive power control" title="Patent US7100061 - Adaptive power control"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7100061 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/484,516</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 29, 2006</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 18, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 18, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7596708">US7596708</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8566627">US8566627</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020116650">US20020116650</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100011233">US20100011233</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20130132749">US20130132749</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2001053921A1">WO2001053921A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09484516, </span><span class="patent-bibdata-value">484516, </span><span class="patent-bibdata-value">US 7100061 B2, </span><span class="patent-bibdata-value">US 7100061B2, </span><span class="patent-bibdata-value">US-B2-7100061, </span><span class="patent-bibdata-value">US7100061 B2, </span><span class="patent-bibdata-value">US7100061B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Sameer+Halepete%22">Sameer Halepete</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22H.+Peter+Anvin%22">H. Peter Anvin</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Zongjian+Chen%22">Zongjian Chen</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Godfrey+P.+D%27Souza%22">Godfrey P. D'Souza</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Marc+Fleischmann%22">Marc Fleischmann</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Keith+Klayman%22">Keith Klayman</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Thomas+Lawrence%22">Thomas Lawrence</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Andrew+Read%22">Andrew Read</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Transmeta+Corporation%22">Transmeta Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7100061.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7100061.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7100061.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (93),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (38),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (14),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7100061&usg=AFQjCNH9ZFmNmiq2YmyzjAKu9Rf39F0FTA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7100061&usg=AFQjCNFDiAAJhCZJ5uG9XDqFqlv5zr_9YA">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7100061B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFalFWNaO-VIUocDqNei1pfL-_f4w">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55617097" lang="EN" load-source="patent-office">Adaptive power control</invention-title></span><br><span class="patent-number">US 7100061 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA51029192" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A method for controlling the power used by a computer including the steps of measuring the operating characteristics of a central processor of the computer, determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted, and changing the operating characteristics of the central processor to a level commensurate with the operations being conducted.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7100061B2/US07100061-20060829-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7100061B2/US07100061-20060829-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7100061B2/US07100061-20060829-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7100061B2/US07100061-20060829-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7100061B2/US07100061-20060829-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7100061B2/US07100061-20060829-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7100061B2/US07100061-20060829-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7100061B2/US07100061-20060829-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7100061B2/US07100061-20060829-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7100061B2/US07100061-20060829-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(59)</span></span></div><div class="patent-text"><div mxw-id="PCLM9072385" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A method for controlling power consumption of a computer processor on a chip comprising the steps of:
<div class="claim-text">determining a maximum allowable power consumption level from an operating condition of the processor,</div>
<div class="claim-text">said computer processor determining a maximum frequency which provides power not greater than the allowable power consumption level,</div>
<div class="claim-text">said computer processor determining a minimum voltage which allows operation at the maximum frequency determined, and</div>
<div class="claim-text">dynamically changing the power consumption of the processor by changing frequency and voltage, respectively, to the maximum frequency and the minimum voltage determined, wherein said dynamically changing the power consumption comprises executing instructions in said computer processor while changing voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said dynamically changing the power consumption comprises increasing voltage prior to increasing frequency.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said dynamically changing the power consumption comprises lowering frequency prior to lowering voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The method of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein dynamically changing the power consumption further comprises:
<div class="claim-text">executing instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said dynamically changing the power consumption comprises:
<div class="claim-text">executing said instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said dynamically changing the power consumption comprises concurrently generating a plurality of frequencies.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said operating condition of the processor is internal to the processor.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. A computing device comprising:
<div class="claim-text">a power supply furnishing selectable output voltages,</div>
<div class="claim-text">a clock frequency source,</div>
<div class="claim-text">a central processor including:
<div class="claim-text">a processing unit for providing values indicative of operating conditions of the central processor, and</div>
<div class="claim-text">a clock frequency generator receiving a clock frequency from the clock frequency source and providing one of a plurality of selectable output clock frequencies to the processing unit;</div>
<div class="claim-text">means for detecting the values indicative of operating conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device; and</div>
<div class="claim-text">means for executing instructions in said central processor while changing voltage at which said central processor is operated.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. A computing device as claimed in <claim-ref idref="CLM-00008">claim 8</claim-ref> in which the means for detecting the values indicative of operating conditions of the central processor comprises control software for determining an output clock frequency and voltage level for the central processor adapted to conserve power while maintaining an effective execution rate.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. A method for controlling the power used by a computer comprising the steps of:
<div class="claim-text">utilizing control software dedicated to a central processor to measure the operating characteristics of the central processor of the computer,</div>
<div class="claim-text">determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted, and</div>
<div class="claim-text">changing the operating characteristics of the central processor to a level commensurate with the operations being conducted in which:
<div class="claim-text">the step of determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted comprising utilizing the control software to determine desirable voltages and frequencies for the operation of the central processor based on the measured operating characteristics, and</div>
<div class="claim-text">the step of changing the operating characteristics of the central processor to a level commensurate with the operations being conducted comprises:</div>
<div class="claim-text">providing signals:
<div class="claim-text">for controlling voltages furnished by a programmable power supply to the central processor,</div>
<div class="claim-text">for controlling frequencies furnished by the central processor to the central processor, and</div>
<div class="claim-text">providing signals for controlling frequencies furnished by the central processor to other functional units of the computer; and</div>
</div>
<div class="claim-text">executing instructions in said central processor while changing voltage at which said central processor is operated.</div>
</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. A computer comprising:
<div class="claim-text">a power supply furnishing selectable output voltages,</div>
<div class="claim-text">a clock frequency source,</div>
<div class="claim-text">a bus,</div>
<div class="claim-text">system memory,</div>
<div class="claim-text">a central processor including:
<div class="claim-text">a processing unit for providing values indicative of operating conditions of the central processor, and</div>
<div class="claim-text">a clock frequency generator receiving a clock frequency from the clock frequency source and providing a plurality of selectable output clock frequencies to the processing unit; and</div>
<div class="claim-text">means for detecting the values indicative of operating conditions of the central processor and causing the power supply and clock frequency generator to furnish an output clock frequency and voltage level for the central processor and to generate concurrently frequencies which are selected for optimum operation of a plurality of functional units of the computing device including system memory, wherein the means for detecting the values indicative of operating conditions of the central processor is further for causing execution of instructions in said central processor while changing voltage at which said central processor is operated.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. A computer as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref> in which the means for detecting the values indicative of operating conditions of the central processor comprises control software for determining an output clock frequency and voltage level for the central processor adapted to conserve power while maintaining an effective execution rate.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. A computing device as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref> in which the means for detecting the values indicative of operating conditions of the central processor causes the clock frequency generator to generate frequencies with are selected for optimum operation of system memory.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. A computing device as claimed in <claim-ref idref="CLM-00011">claim 11</claim-ref> in which the means for detecting the values indicative of operating conditions of the central processor causes the clock frequency generator to generate frequencies which are selected for optimum operation of the bus.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. A method of controlling a computer processor, comprising:
<div class="claim-text">monitoring operating conditions internal to said computer processor;</div>
<div class="claim-text">determining a frequency and a voltage at which to operate said computer processor, based on said internal operating conditions; and</div>
<div class="claim-text">implementing the determined frequency and voltage, wherein said implementing comprises:</div>
<div class="claim-text">executing instructions in said computer processor while changing voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
      <div class="claim-text">16. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref> wherein said monitoring comprises said computer processor monitoring operating conditions internal to said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
      <div class="claim-text">17. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein said implementing comprises lowering frequency at which said computer processor is operated.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
      <div class="claim-text">18. The method of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein said changing voltage comprises lowering voltage at which said computer processor is operated.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00019" num="00019" class="claim">
      <div class="claim-text">19. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein said lowering voltage occurs after said lowering frequency.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
      <div class="claim-text">20. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein said implementing comprises:
<div class="claim-text">increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
      <div class="claim-text">21. The method of <claim-ref idref="CLM-00020">claim 20</claim-ref>, wherein said changing voltage comprises increasing voltage at which said computer processor is operated.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
      <div class="claim-text">22. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein said increasing voltage occurs prior to said increasing frequency.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00023" num="00023" class="claim">
      <div class="claim-text">23. A method of controlling a computer processor, comprising:
<div class="claim-text">monitoring idle time of said computer processor;</div>
<div class="claim-text">said computer processor determining a frequency and a voltage at which to operate said computer processor, based on said idle time; and</div>
<div class="claim-text">implementing the determined frequency and voltage, wherein said implementing comprises executing instructions in said computer processor while changing voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
      <div class="claim-text">24. The method of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein said implementing comprises:
<div class="claim-text">lowering frequency at which said computer processor is operated prior to lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
      <div class="claim-text">25. The method of <claim-ref idref="CLM-00024">claim 24</claim-ref>, wherein said implementing further comprises:
<div class="claim-text">increasing voltage at which said computer processor is operated prior to increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00026" num="00026" class="claim">
      <div class="claim-text">26. The method of <claim-ref idref="CLM-00024">claim 24</claim-ref>, wherein said implementing further comprises:
<div class="claim-text">executing instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
      <div class="claim-text">27. The method of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein said implementing comprises:
<div class="claim-text">increasing voltage at which said computer processor is operated prior to increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
      <div class="claim-text">28. The method of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein said monitoring idle time comprises monitoring internal data of said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00029" num="00029" class="claim">
      <div class="claim-text">29. The method of <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein said implementing comprises:
<div class="claim-text">executing instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00030" num="00030" class="claim">
      <div class="claim-text">30. A method of controlling a computer processor, comprising:
<div class="claim-text">monitoring a state of said computer processor;</div>
<div class="claim-text">said computer processor determining a frequency and a voltage at which to operate said computer processor, based on said state; and</div>
<div class="claim-text">implementing the determined frequency and voltage, wherein said implementing comprises executing instructions in said computer processor while changing voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00031" num="00031" class="claim">
      <div class="claim-text">31. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref>, wherein said state comprises a sleep state.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00032" num="00032" class="claim">
      <div class="claim-text">32. The method of <claim-ref idref="CLM-00031">claim 31</claim-ref>, wherein said monitoring further comprises monitoring a halt state of said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00033" num="00033" class="claim">
      <div class="claim-text">33. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref>, wherein said state comprises a halt state.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00034" num="00034" class="claim">
      <div class="claim-text">34. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref>, wherein said implementing comprises:
<div class="claim-text">lowering frequency at which said computer processor is operated prior to lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00035" num="00035" class="claim">
      <div class="claim-text">35. The method of <claim-ref idref="CLM-00034">claim 34</claim-ref>, wherein said implementing further comprises:
<div class="claim-text">increasing voltage at which said computer processor is operated prior to increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00036" num="00036" class="claim">
      <div class="claim-text">36. The method of <claim-ref idref="CLM-00034">claim 34</claim-ref>, wherein said implementing further comprises:
<div class="claim-text">executing instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00037" num="00037" class="claim">
      <div class="claim-text">37. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref>, wherein said implementing comprises:
<div class="claim-text">increasing voltage at which said computer processor is operated prior to increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00038" num="00038" class="claim">
      <div class="claim-text">38. The method of <claim-ref idref="CLM-00030">claim 30</claim-ref>, wherein said implementing comprises:
<div class="claim-text">executing instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00039" num="00039" class="claim">
      <div class="claim-text">39. A method of managing power consumption comprising:
<div class="claim-text">monitoring internal conditions of a computer processor;</div>
<div class="claim-text">based on said internal conditions, determining an allowable power consumption level;</div>
<div class="claim-text">a computer processor determining a voltage-frequency pair for said allowable power consumption level; and</div>
<div class="claim-text">dynamically changing power consumption of the computer processor by implementing said voltage-frequency pair, wherein said dynamically changing power consumption comprises changing voltage at which said computer processor is operated while executing instructions in said computer processor.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00040" num="00040" class="claim">
      <div class="claim-text">40. The method of <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein said dynamically changing power consumption comprises:
<div class="claim-text">lowering frequency at which said computer processor is operated prior to lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00041" num="00041" class="claim">
      <div class="claim-text">41. The method of <claim-ref idref="CLM-00040">claim 40</claim-ref>, wherein said dynamically changing power consumption further comprises:
<div class="claim-text">increasing voltage at which said computer processor is operated prior to increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00042" num="00042" class="claim">
      <div class="claim-text">42. The method of <claim-ref idref="CLM-00040">claim 40</claim-ref>, wherein said implementing further comprises:
<div class="claim-text">executing instructions in said computer processor while lowering voltage at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00043" num="00043" class="claim">
      <div class="claim-text">43. The method of <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein said dynamically changing power consumption comprises:
<div class="claim-text">increasing voltage at which said computer processor is operated prior to increasing frequency at which said computer processor is operated.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00044" num="00044" class="claim">
      <div class="claim-text">44. The method of <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein said monitoring comprises monitoring a state of said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00045" num="00045" class="claim">
      <div class="claim-text">45. The method of <claim-ref idref="CLM-00044">claim 44</claim-ref>, wherein said state comprises a halt state.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00046" num="00046" class="claim">
      <div class="claim-text">46. The method of <claim-ref idref="CLM-00044">claim 44</claim-ref>, wherein said state comprises a sleep state.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00047" num="00047" class="claim">
      <div class="claim-text">47. The method of <claim-ref idref="CLM-00046">claim 46</claim-ref>, wherein said monitoring further comprises monitoring a halt state of said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00048" num="00048" class="claim">
      <div class="claim-text">48. The method of <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein said monitoring comprises monitoring a temperature.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00049" num="00049" class="claim">
      <div class="claim-text">49. The method of <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said monitoring further comprises monitoring a state of said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00050" num="00050" class="claim">
      <div class="claim-text">50. The method of <claim-ref idref="CLM-00049">claim 49</claim-ref>, wherein said state comprises a halt state.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00051" num="00051" class="claim">
      <div class="claim-text">51. The method of <claim-ref idref="CLM-00049">claim 49</claim-ref>, wherein said state comprises a sleep state.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00052" num="00052" class="claim">
      <div class="claim-text">52. The method of <claim-ref idref="CLM-00051">claim 51</claim-ref>, wherein said monitoring further comprises monitoring a halt state of said computer processor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00053" num="00053" class="claim">
      <div class="claim-text">53. The method of <claim-ref idref="CLM-00048">claim 48</claim-ref>, wherein said dynamically changing the power consumption comprises lowering frequency prior to lowering voltage.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00054" num="00054" class="claim">
      <div class="claim-text">54. The method of <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein said determining a voltage-frequency pair comprises accessing a table of pre-determined voltage-frequency pairs.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00055" num="00055" class="claim">
      <div class="claim-text">55. The method of <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein said determining a voltage-frequency pair comprises calculating a voltage-frequency pair.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00056" num="00056" class="claim">
      <div class="claim-text">56. A computing device comprising:
<div class="claim-text">a power supply furnishing selectable output voltages;</div>
<div class="claim-text">a clock frequency source; and</div>
<div class="claim-text">a central processor comprising:
<div class="claim-text">a clock frequency generator receiving a clock frequency from the clock frequency source; and</div>
<div class="claim-text">a processing unit operable to provide values indicative of operating conditions of the central processor and to cause the power supply and the clock frequency generator to furnish a voltage level and an output clock frequency for the central processor, wherein said processing unit is further operable to cause the power supply to cause voltage furnished to the central processor to change while the central processor is executing instructions.</div>
</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00057" num="00057" class="claim">
      <div class="claim-text">57. The computing device of <claim-ref idref="CLM-00056">claim 56</claim-ref>, wherein:
<div class="claim-text">said clock frequency generator is operable to provide one of a plurality of selectable output clock frequencies to the processing unit.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00058" num="00058" class="claim">
      <div class="claim-text">58. The computing device of <claim-ref idref="CLM-00057">claim 57</claim-ref>, wherein:
<div class="claim-text">said clock frequency generator is further operable to concurrently generate frequencies for a plurality of functional units of the computing device.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00059" num="00059" class="claim">
      <div class="claim-text">59. The computing device of <claim-ref idref="CLM-00056">claim 56</claim-ref>, wherein:
<div class="claim-text">said clock frequency generator is operable to concurrently generate frequencies for a plurality of functional units of the computing device.</div>
</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16094929" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0002">1. Field of the Invention</p>
    <p num="p-0003">This invention relates to computer systems and, more particularly, to methods for varying the amount of power used by such systems during use of the systems.</p>
    <p num="p-0004">2. History of the Prior Art</p>
    <p num="p-0005">A significant problem faced by battery powered computers is the length of time such computers are capable of operating between charges. As computer processors become more capable, they tend to run at faster speeds and dissipate more power. At the same time, the size and weight of portable computers is constantly being reduced to make them more portable. Since batteries tend to be a very significant element of the weight of portable computers and other portable devices, the tendency has been to maintain their size and thus their capacity at a minimum.</p>
    <p num="p-0006">A typical portable computer today has an average life of approximately two and one-half hours until its originally-full battery must be recharged.</p>
    <p num="p-0007">A great deal of research has been directed to ways for extending the operating life of portable computers. Presently, typical processors include circuitry and software for disabling various power-draining functions of portable computers when those functions are unused for some extensive period. For example, various techniques have been devised for turning off the screen when it has not been used for some selected period. Similar processes measure the length of time between use of hard drives and disable rotation after some period. Another of these processes is adapted to put a central processor into a quiescent condition after some period of inactivity.</p>
    <p num="p-0008">In general, these processes are useful in extending the operating life of a portable computer. However, the life still does not extend significantly beyond two and one-half hours for any computer having significant capabilities.</p>
    <p num="p-0009">There has been a significant amount of research conducted from which processor requiring less power might be produced. Most processors used in computer systems today are made using CMOS technology. The power consumed by a CMOS integrated circuit is given approximately by P=CV<sup>2</sup>f, where C is the active switching capacitance, V is the supply voltage, and f is the frequency of operation. The maximum allowable frequency is described by f<sub>max</sub>=kV, where k is a constant.</p>
    <p num="p-0010">It is desirable to operate the processor at the lowest possible voltage at a frequency that provides the computing power desired by the user at any given moment. For instance, if the processor is operating at 600 MHz, and the user suddenly runs a compute-intensive process half as demanding, the frequency can be dropped by a factor of two. This means that the voltage can also be dropped by a factor of two. Therefore, power consumption is reduced by a factor of eight. Various methods of implementing this dynamic voltage-frequency scaling have been described in the prior art. All of these involve a component separate from the processor on the system that provides multiple frequencies to multiple system components. Also, they involve state-machines or power-management units on the system to coordinate the voltage-frequency changes. The efficiency of voltage frequency scaling is reduced when the frequency generator is not on the processor. Having a separate power-management unit increases the number of components in the system and the power dissipated by the system. It is also desirable to have the processor control both the voltage it receives and the frequency it receives. As the level of integration increases in processors, they control most of the system clocks; and it is desirable to provide control to the processor to change these clocks so they can be run at just the right frequency. Having a separate clock generator that produces multiple frequencies is not desirable because of the lack of tight coupling.</p>
    <p num="p-0011">It is desirable to increase significantly the operating life of portable computers and similar devices.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0012">It is, therefore, an object of the present invention to increase significantly the operating life of portable computers.</p>
    <p num="p-0013">This and other objects of the present invention are realized by a method for controlling the power used by a computer including the steps of utilizing control software to measure the operating characteristics of a processor of the computer, determining when the operating characteristics of the central processor are significantly different than required by the operations being conducted, and changing the operating characteristics of the central processor to a level commensurate with the operations being conducted.</p>
    <p num="p-0014">These and other objects and features of the invention will be better understood by reference to the detailed description which follows taken together with the drawings in which like elements are referred to by like designations throughout the several views.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a block diagram of various hardware components of a computer system utilized in accordance with the present invention.</p>
      <p num="p-0016"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a flow chart illustrating the operation of one embodiment of the invention.</p>
      <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates a number of registers utilized in the hardware components of the system shown in <figref idrefs="DRAWINGS">FIG. 1</figref>.</p>
      <p num="p-0018"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a block diagram illustrating the operation of sequencer circuitry which is a part of a processor illustrated in the system of <figref idrefs="DRAWINGS">FIG. 1</figref>.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION</heading> <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a block diagram of various hardware components of a computer system utilized in accordance with the present invention to control the operating frequency and voltage of the system. The hardware includes a processor <b>10</b>, a clock generator <b>11</b>, a programmable voltage generator <b>12</b>, system memory (DRAM) <b>14</b>, and an external battery (or other power supply) <b>13</b>. The processor <b>10</b>, clock generator <b>11</b>, and voltage generator <b>12</b> are all mounted to a circuit board <b>15</b> in a manner known to those skilled in the art. The battery <b>13</b> and system memory <b>14</b> may be electrically connected to the circuit board in a number of possible ways known to those skilled in the art.</p>
    <p num="p-0020">The processor <b>10</b> includes on the same semiconductor chip a number of components including a processing unit <b>16</b> and a programmable frequency generator <b>17</b>. The processor <b>10</b> also typically includes a number of other components which are known to those skilled in the art but are not pertinent to the present invention and are therefore not illustrated. The processing unit <b>16</b> includes a number of logical components including a master control unit <b>18</b> which is the central portion for accomplishing clock and voltage control. In the present invention, the master control unit <b>18</b> also includes circuitry for monitoring the operating characteristics of the processor. Various monitoring functions (such as circuitry for accomplishing voltage and frequency monitoring) which are well known to the prior art are included as a part of the logical master control unit <b>18</b>. The logical unit <b>18</b> may also include circuitry for making available additional information detected by other portions of the computer system in either analogue or digital form (e.g., temperature data). The logical unit <b>18</b> also includes circuitry for detecting other operations of the system including commands to be executed from which a particular type of operation to be executed may be determined. A detailed discussion of circuitry for providing various operating characteristics is included in U.S. patent application Ser. No. 09/417,930, entitled <i>Programmable Event Counter System</i>, B. Coon et al, filed Oct. 13, 1999, and assigned to the assignee of the present application.</p>
    <p num="p-0021">The programmable frequency generator <b>17</b> receives an external frequency often referred to as a slow clock from the external clock generator <b>11</b>. The generator <b>17</b> responds to values furnished by control software executing on the processor to produce from the slow clock a core clock for operation of the processing unit <b>16</b>, one or more clocks for operation of the various system memory components shown as system memory <b>14</b> in the figure, the system bus, and any other components which might utilized a separate clock.</p>
    <p num="p-0022">It should be specifically noted that contrasted to prior art systems, the programmable frequency generator is able to provide individual frequencies selectable for each of these components. Thus, prior art arrangements utilize an external clock generator to provide all of the different frequencies utilized by the system. This has a number of effects which are less than desirable. Since the clocks are generated off-chip, the time needed to change frequency is long. Since in an integrated processor all clocks are created from a single slow clock off chip, if the core frequency changes all of the frequencies change with it. Thus, a frequency furnished a single component cannot be changed without affecting a change in other frequencies. The voltage furnished by the external clock generator does not change even though reduced frequencies adapted to provide reduced levels of operations are furnished for various components of the system. A number of other factors slow the response of the system to changes in the various clocks when an external clock is used to generate the various operating frequencies for a system.</p>
    <p num="p-0023">The core frequency for the processing unit <b>16</b> is generated by multiplying the slow clock by a factor. This factor is computed by the control software of the present invention which monitors the operation of the processor to determine from the characteristics of the processor just what frequency should be selected. The manner in which the monitoring is accomplished and the effect it has on the control of the operating characteristics is described in detail below.</p>
    <p num="p-0024">The frequencies at which the other components of the system operate are determined from the core frequency determined by multiplying the slow clock by the core processor factor. For example, a system input/output (I/O) bus typically functions at a much slower frequency than does the processing unit. In the present invention, the control software computes the bus frequency by dividing the core frequency by a value. The process may also be conducted as a table lookup of an already computed value. If the processing unit is conducting its current operations at a normal speed of 400 MHz, a bus frequency of 100 MHz. is derived by dividing the core clock by four. On the other hand, if the processing unit is capable of accomplishing its current operations at a relatively slow speed of 200 MHz, a bus frequency of 100 MHz. is still desirable since bus operations are often the limiting factor in processing operations. In such a case, the control software computes a value of two as the divisor to obtain the bus frequency. It should be noted that although the bus frequency under discussion has been the system I/O bus, the invention may also be used for precisely choosing the operating frequencies for other system buses.</p>
    <p num="p-0025">Similarly, various processors are often capable of utilizing system memory having different characteristics one of which is switching speed.</p>
    <p num="p-0026">A system may utilize a plurality of interfaces between the processing unit and system memory in order to provide different operating frequencies for system memory which is being utilized. The present invention allows this to be easily accomplished by utilizing different divisors to obtain different values from which the operating frequencies for different system memory units are determined. As will be noted in the following discussion, two different memory frequencies as utilized and more are possible.</p>
    <p num="p-0027">Thus, by utilizing the phase-lock-loop generator <b>17</b> to determine a core clock frequency and dividing that frequency by a plurality of different values determined by the control software, the operating frequencies for the different components of the system may be individually controlled and furnished to other components of the processor without the necessity of crossing chip boundaries with the consequent slowing caused by negotiating the boundaries.</p>
    <p num="p-0028">In order to allow the master control unit <b>18</b> to accomplish these operations, the processing unit <b>16</b> includes a number of registers which are utilized by the control software and the hardware. These include a master control register <b>20</b>, a master status register <b>21</b>, and a master clock divider register <b>22</b> which are illustrated in <figref idrefs="DRAWINGS">FIG. 3</figref>.</p>
    <p num="p-0029">Of these registers, the clock divider register <b>22</b> stores, among other things, the multiplier computed by the control software for generating the core frequency, the value used as a divisor to obtain the bus frequency from the core frequency, a value used as a divisor to obtain a first system memory frequency from the core frequency, and a value used as a divisor to obtain a second system memory frequency from the core frequency. In addition, the clock divider register <b>22</b> stores values used for various other including an indication that a frequency change command has been received.</p>
    <p num="p-0030">The master control register includes values pertinent to the present description including the voltage which is to be furnished to the processor as a part of the change of frequency. This register also stores a value indicating the time period allowed for accomplishing the phase-lock-loop relock operation. The master status register also stores the various values used as dividers and the value used as a multiplier to obtain the core frequency along with other significant information.</p>
    <p num="p-0031">The various values stored in these registers are utilized, among other things, to control the operations of sequencer circuitry (illustrated in <figref idrefs="DRAWINGS">FIG. 4</figref>) which carries out the operations necessary to changing the frequency at which the components of the system operate. The sequencer circuitry carries out the series of steps required by which the phase-lock-loop circuitry is brought to the new frequency and relocked after the processor clock has been shut off.</p>
    <p num="p-0032">The operations carried out by the sequencer commence at an idle state which represents the normal condition of the sequencer in the absence of a frequency change operation. When the change frequency command and values are received, the sequencer steps from the idle condition to first shut down the core clock and the clocks to the various memory interfaces. The sequencer then waits a few cycles before shutting down the bus clock, the master control clock, and saving information sufficient to assure that timing during and after the sequencing is correct. After this delay, the sequencer starts a counter to time the phase-lock-loop relock process. When this count is complete, the sequencer wakes the bus and the master control units. Finally, the sequencer wakes up the core and memory interfaces and awaits another frequency changing operation. The relation of the sequencer to the control software will be described in detail in the discussion of the process of the control software which follows.</p>
    <p num="p-0033"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a flow chart representing the process carried out by one embodiment of the invention. In the figure, the steps described in the left column represent operations accomplished by the control software, while the steps described in the right column represent operations accomplished by the cooperating hardware.</p>
    <p num="p-0034">In a first step, the control software monitors various conditions of the processor which relate to power expenditure by the processor. These conditions may include any of those described above including the present frequency and voltage of operation, the temperature of operation, the amount of time the processor spends in one of what may be a number of idle states in which various components of the system are quiescent. For example, if the processor is running in what might be termed its normal mode of operation at a core frequency of 400 MHz. and a voltage of 1.3 volts, the control software may be monitoring the amount of time the processor spends in the halt state, the amount of time the processor spends in the deep sleep state, and the temperature of the processor. The deep sleep state is a state in which power is furnished only to the processor and to DRAM memory. In this state, the processor are all off and it does not respond to any interrupts. The halt state is a state in which the core clock has been stopped but the processor responds to most interrupts. If the processor is spending more than a preselected increment of its operation in these states while operating at normal frequency and voltage, then power is being wasted. The detection of such operating characteristics therefore may indicate that the frequency and voltage of operation should be reduced.</p>
    <p num="p-0035">On the other hand, it may be found that the processor is functioning at a reduced frequency and voltage and that a series commands have been furnished to be executed by the processor which require greater processing power. In such a case, these characteristics suggest that it may be desirable to increase the voltage and frequency of operation in order to handle these commands.</p>
    <p num="p-0036">Consequently, the control software detects operating characteristics and determines whether those characteristics indicate that the frequency and voltage of operation should be changed. From the possible sets of conditions, the control software detects the particular set involved and computes correct values for the core clock frequency, the core clock frequency multiplier, the various DRAM clock frequency dividers, and the bus frequency divider. If any other components of the circuitry receive their own clocks, then multipliers or dividers for these values are computed. It should be noted that the control software may actually compute the various values required for the given characteristics which have been determined or may utilize a lookup table storing precomputed values.</p>
    <p num="p-0037">At a next step, the software reviews the values computed and determines whether the frequency is to be increased. If the frequency is to be increased, it is first necessary that the voltage be increased to allow the processor to function at a higher frequency. In such a case, it is first necessary to increase the voltage level of operation. The typical power supplies offer a number of pins (often five) by which different operating voltages may be selected. This allows a range of different voltages to be provided. Consequently, the control software simply furnishes a correct value on the input pins of the power supply to cause the computed voltage to be furnished to the frequency generator and to the processor. In one embodiment, the voltage increase is accomplished by providing a level to be reached and a time period for the voltage to settle to this level.</p>
    <p num="p-0038">It should be noted that the voltage may be increased in a single step, an action which would typically cause phase-locked-loop circuitry of a frequency generator to lose its lock and would create a large surge of current causing the currently-available voltage regulator circuitry to initiate a system reset. This problem may be eliminated with future voltage regulator circuitry. Alternatively, the voltage may be increased in a series of small steps which would not have this effect. For example, if increases of approximately 50 millivolts are enabled, then the frequency generator will remain stable during the voltage increase and a system reset will not occur. This offers the advantage that the processor may continue to execute commands during the period in which the voltage change is taking place.</p>
    <p num="p-0039">If the control software was not increasing but rather decreasing frequency of operation at the previous step, then the original voltage level is not changed at this time. In either case, the control software then goes through a sequence of steps in which various operations of the processor are prepared for shutdown so that the system clocks can be changed. With a particular processor such as that referred to in the patent application described above, this includes flushing a gated store buffer, suspending bus and direct memory access (DMA) operations, and enabling self-refreshing circuitry for system DRAM memory.</p>
    <p num="p-0040">With these processor operations shut down, the control software transfers the new divider values and writes a bit indicating a frequency change is to occur. The hardware stores the divider values in the clock divider register and the change frequency indicator. This starts the hardware process of the sequencer. The control software then writes stop core, stop DRAM0 and stop DRAM1 bits of the master command register to stop the clocks being furnished to these components.</p>
    <p num="p-0041">Writing the master control register bits to stop the clock frequencies and the values to the hardware causes the hardware to commence the remainder of the frequency changing operation utilizing the sequencer circuitry described above. At this point, the software effectively goes into a wait state which continues until the core clock is enabled at the new frequency. The sequencer responds to the command by shutting down the core clock and the DRAM memory interfaces. The sequencer pauses for sufficient time to assure that this has happened and then shuts down the bus and master control clocks.</p>
    <p num="p-0042">Because the core clock has been stopped, timing must be accomplished based on the external clock furnished to the system during this period. Counter circuitry dependent only on phase-lock-loop relock time is utilized to measure the time allowed for the phase-lock-loop circuitry to lock to the new frequency. At this point, the sequencer utilizes the new values furnished to effect a new value for the core (and other) frequency. After a safe lock period has passed (relock time stored in the master control register), the sequencer wakes the bus and master control units. The sequencer waits a few clocks of the slow frequency and then turns on the core clock and the DRAM interfaces.</p>
    <p num="p-0043">Because the internal clocks of the system are shut down during the operation of the sequencer, it is necessary that the system provide a means of maintaining timing consistent with the normal world clock. Computer systems utilize a time stamp counter to keep track of world clock values. The value kept in this counter is utilized for certain operations conducted by the central processing unit. Once the phase-lock-loop circuitry of the frequency generator <b>17</b> has been stopped, the value in the time clock counter no longer represents accurate world time. Moreover, when the new frequency is reached and locks in, the rate at which the counter is iterated will change. To provide for accurate time stamp readings, a number of lower-valued bits indicating the last time of program execution held by the time stamp counter are stored. These are furnished to the control software along with the relock time value and the new frequency once the frequencies have restabilized to allow accurate computation of the normal world time.</p>
    <p num="p-0044">Once the clocks have been turned on at the new frequencies, the control software ends its wait state and determines whether the operation was to decrease the frequency. Assuming the operation was to increase the frequency, the software then recalculates the time stamp counter value and checks the various interface timings to assure that they are correct. If the operation was to decrease the frequency, the control software causes the voltage to be lowered to the calculated value (either in one or a series of incremental steps) and then recalculates the value for the time stamp counter and checks the interface timings. At that point, the control software begins again to monitor the various conditions controlling the frequency and voltage of operation.</p>
    <p num="p-0045">It should be noted that at some point during the monitoring operation it may be found that the processor is functioning at a normal frequency and voltage, that the temperature of operation is below some preselected value, and that a series of processor-intensive commands have been furnished to be executed by the processor. In such a case, these characteristics suggest that it may be desirable to increase the voltage and frequency of operation in order to handle these commands for a period less than would raise operating temperatures beyond a safe level. In such a case, the control software may compute higher frequency and voltage values and a temperature (or a time within which temperature will not increase beyond a selected level) in order to cause the hardware to move to this higher frequency state of operation. In such a case, the processor executing the process illustrated effectively ramps up the frequency and voltage so that the processor sprints for a short time to accomplish the desired operations. This has the effect of allowing a processor which nominally runs at a lower frequency to attain operational rates reached by more powerful processors during those times when such rates are advantageous.</p>
    <p num="p-0046">Although the present invention has been described in terms of a preferred embodiment, it will be appreciated that various modifications and alterations might be made by those skilled in the art without departing from the spirit and scope of the invention. The invention should therefore be measured in terms of the claims which follow.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5086501">US5086501</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 1989</td><td class="patent-data-table-td patent-date-value">Feb 4, 1992</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Computing system with selective operating voltage and bus speed</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5167024">US5167024</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 1992</td><td class="patent-data-table-td patent-date-value">Nov 24, 1992</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Power management for a laptop computer with slow and sleep modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5201059">US5201059</a></td><td class="patent-data-table-td patent-date-value">Nov 13, 1989</td><td class="patent-data-table-td patent-date-value">Apr 6, 1993</td><td class="patent-data-table-td ">Chips And Technologies, Inc.</td><td class="patent-data-table-td ">Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input in predefined period to predefined variance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5204863">US5204863</a></td><td class="patent-data-table-td patent-date-value">Feb 8, 1991</td><td class="patent-data-table-td patent-date-value">Apr 20, 1993</td><td class="patent-data-table-td ">Valeo Neiman</td><td class="patent-data-table-td ">Device for monitoring the operation of a microprocessor system, or the like</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5218704">US5218704</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 1989</td><td class="patent-data-table-td patent-date-value">Jun 8, 1993</td><td class="patent-data-table-td ">Texas Instruments</td><td class="patent-data-table-td ">Real-time power conservation for portable computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5222239">US5222239</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 1992</td><td class="patent-data-table-td patent-date-value">Jun 22, 1993</td><td class="patent-data-table-td ">Prof. Michael H. Davis</td><td class="patent-data-table-td ">Process and apparatus for reducing power usage microprocessor devices operating from stored energy sources</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5230055">US5230055</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 1991</td><td class="patent-data-table-td patent-date-value">Jul 20, 1993</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Battery operated computer operation suspension in response to environmental sensor inputs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5239652">US5239652</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 1991</td><td class="patent-data-table-td patent-date-value">Aug 24, 1993</td><td class="patent-data-table-td ">Apple Computer, Inc.</td><td class="patent-data-table-td ">Arrangement for reducing computer power consumption by turning off the microprocessor when inactive</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5422806">US5422806</a></td><td class="patent-data-table-td patent-date-value">Mar 15, 1994</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">Acc Microelectronics Corporation</td><td class="patent-data-table-td ">Temperature control for a variable frequency CPU</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5461266">US5461266</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 1991</td><td class="patent-data-table-td patent-date-value">Oct 24, 1995</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Power consumption control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5502838">US5502838</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 1994</td><td class="patent-data-table-td patent-date-value">Mar 26, 1996</td><td class="patent-data-table-td ">Consilium Overseas Limited</td><td class="patent-data-table-td ">Temperature management for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5511203">US5511203</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 1994</td><td class="patent-data-table-td patent-date-value">Apr 23, 1996</td><td class="patent-data-table-td ">Advanced Micro Devices</td><td class="patent-data-table-td ">Power management system distinguishing between primary and secondary system activity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5560020">US5560020</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 1991</td><td class="patent-data-table-td patent-date-value">Sep 24, 1996</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Power saving processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572719">US5572719</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 22, 1994</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">Advanced Micro Devices</td><td class="patent-data-table-td ">Clock control system for microprocessors including a delay sensing circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5592173">US5592173</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 1994</td><td class="patent-data-table-td patent-date-value">Jan 7, 1997</td><td class="patent-data-table-td ">Trimble Navigation, Ltd</td><td class="patent-data-table-td ">GPS receiver having a low power standby mode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5628001">US5628001</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 18, 1995</td><td class="patent-data-table-td patent-date-value">May 6, 1997</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Power saving method and apparatus for changing the frequency of a clock in response to a start signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5630110">US5630110</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 1996</td><td class="patent-data-table-td patent-date-value">May 13, 1997</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Method and apparatus for enhancing performance of a processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5682093">US5682093</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 1996</td><td class="patent-data-table-td patent-date-value">Oct 28, 1997</td><td class="patent-data-table-td ">Nokia Mobile Phones Ltd.</td><td class="patent-data-table-td ">Apparatus and method for reducing the power consumption of an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5687114">US5687114</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 6, 1995</td><td class="patent-data-table-td patent-date-value">Nov 11, 1997</td><td class="patent-data-table-td ">Agate Semiconductor, Inc.</td><td class="patent-data-table-td ">Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cell</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5692204">US5692204</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 1996</td><td class="patent-data-table-td patent-date-value">Nov 25, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for computer system power management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5710929">US5710929</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 2, 1995</td><td class="patent-data-table-td patent-date-value">Jan 20, 1998</td><td class="patent-data-table-td ">Vadem Corporation</td><td class="patent-data-table-td ">Multi-state power management for computer systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5713030">US5713030</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 11, 1995</td><td class="patent-data-table-td patent-date-value">Jan 27, 1998</td><td class="patent-data-table-td ">Vlsi Technology, Inc.</td><td class="patent-data-table-td ">Thermal management device and method for a computer processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5717319">US5717319</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1995</td><td class="patent-data-table-td patent-date-value">Feb 10, 1998</td><td class="patent-data-table-td ">Nokia Mobile Phones Ltd.</td><td class="patent-data-table-td ">Method to reduce the power consumption of an electronic device comprising a voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5719800">US5719800</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 1995</td><td class="patent-data-table-td patent-date-value">Feb 17, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Performance throttling to reduce IC power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5726901">US5726901</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 25, 1996</td><td class="patent-data-table-td patent-date-value">Mar 10, 1998</td><td class="patent-data-table-td ">Dell Usa, L.P.</td><td class="patent-data-table-td ">System for reporting computer energy consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5745375">US5745375</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 29, 1995</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">For use by an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5752011">US5752011</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 1994</td><td class="patent-data-table-td patent-date-value">May 12, 1998</td><td class="patent-data-table-td ">Thomas; C. Douglas</td><td class="patent-data-table-td ">Method and system for controlling a processor&#39;s clock frequency in accordance with the processor&#39;s temperature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5754869">US5754869</a></td><td class="patent-data-table-td patent-date-value">Jan 27, 1997</td><td class="patent-data-table-td patent-date-value">May 19, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5757171">US5757171</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td patent-date-value">May 26, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">On-board voltage regulators with automatic processor type detection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5774703">US5774703</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 1996</td><td class="patent-data-table-td patent-date-value">Jun 30, 1998</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processing system having a register controllable speed</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5778237">US5778237</a></td><td class="patent-data-table-td patent-date-value">Dec 14, 1995</td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Data processor and single-chip microcomputer with changing clock frequency and operating voltage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5781783">US5781783</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 1996</td><td class="patent-data-table-td patent-date-value">Jul 14, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for dynamically adjusting the power consumption of a circuit block within an integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5812860">US5812860</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 1996</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5815724">US5815724</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 1996</td><td class="patent-data-table-td patent-date-value">Sep 29, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for controlling power consumption in a microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5825674">US5825674</a></td><td class="patent-data-table-td patent-date-value">Nov 28, 1995</td><td class="patent-data-table-td patent-date-value">Oct 20, 1998</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Power control for mobile electronics using no-operation instructions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5832205">US5832205</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 20, 1996</td><td class="patent-data-table-td patent-date-value">Nov 3, 1998</td><td class="patent-data-table-td ">Transmeta Corporation</td><td class="patent-data-table-td ">Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5832284">US5832284</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 23, 1996</td><td class="patent-data-table-td patent-date-value">Nov 3, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self regulating temperature/performance/voltage scheme for micros (X86)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5848281">US5848281</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 1996</td><td class="patent-data-table-td patent-date-value">Dec 8, 1998</td><td class="patent-data-table-td ">Smalley; Kenneth George</td><td class="patent-data-table-td ">Method and apparatus for powder management in a multifunction controller with an embedded microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5884049">US5884049</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td patent-date-value">Mar 16, 1999</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Increased processor performance comparable to a desktop computer from a docked portable computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5894577">US5894577</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 1993</td><td class="patent-data-table-td patent-date-value">Apr 13, 1999</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Interrupt controller with external in-service indication for power management within a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5913067">US5913067</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 1997</td><td class="patent-data-table-td patent-date-value">Jun 15, 1999</td><td class="patent-data-table-td ">Micron Electronics, Inc.</td><td class="patent-data-table-td ">Apparatus for adaptive power management of a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5914996">US5914996</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 1997</td><td class="patent-data-table-td patent-date-value">Jun 22, 1999</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Multiple clock frequency divider with fifty percent duty cycle output</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5919262">US5919262</a></td><td class="patent-data-table-td patent-date-value">Feb 2, 1998</td><td class="patent-data-table-td patent-date-value">Jul 6, 1999</td><td class="patent-data-table-td ">Elonex I.P. Holdings, Ltd.</td><td class="patent-data-table-td ">For a general purpose computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5923545">US5923545</a></td><td class="patent-data-table-td patent-date-value">May 18, 1998</td><td class="patent-data-table-td patent-date-value">Jul 13, 1999</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for providing multiple output voltages from a voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5933649">US5933649</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 1996</td><td class="patent-data-table-td patent-date-value">Aug 3, 1999</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5940785">US5940785</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 29, 1996</td><td class="patent-data-table-td patent-date-value">Aug 17, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5940786">US5940786</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 1996</td><td class="patent-data-table-td patent-date-value">Aug 17, 1999</td><td class="patent-data-table-td ">Eaton Corporation</td><td class="patent-data-table-td ">Temperature regulated clock rate for microprocessors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5974557">US5974557</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 1997</td><td class="patent-data-table-td patent-date-value">Oct 26, 1999</td><td class="patent-data-table-td ">Thomas; C. Douglass</td><td class="patent-data-table-td ">Method and system for performing thermal and power management for a computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5996083">US5996083</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 1995</td><td class="patent-data-table-td patent-date-value">Nov 30, 1999</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Microprocessor having software controllable power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5996084">US5996084</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 1997</td><td class="patent-data-table-td patent-date-value">Nov 30, 1999</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Method and apparatus for real-time CPU thermal management and power conservation by adjusting CPU clock frequency in accordance with CPU activity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6021500">US6021500</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 1997</td><td class="patent-data-table-td patent-date-value">Feb 1, 2000</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Processor with sleep and deep sleep modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6047248">US6047248</a></td><td class="patent-data-table-td patent-date-value">Oct 19, 1998</td><td class="patent-data-table-td patent-date-value">Apr 4, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6078319">US6078319</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 1995</td><td class="patent-data-table-td patent-date-value">Jun 20, 2000</td><td class="patent-data-table-td ">Cirrus Logic, Inc.</td><td class="patent-data-table-td ">Programmable core-voltage solution for a video controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6094367">US6094367</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 1999</td><td class="patent-data-table-td patent-date-value">Jul 25, 2000</td><td class="patent-data-table-td ">Asustek Computer Inc.</td><td class="patent-data-table-td ">Voltage regulating device for dynamically regulating voltage in a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6112164">US6112164</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1998</td><td class="patent-data-table-td patent-date-value">Aug 29, 2000</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Computer system thermal management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6118306">US6118306</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1999</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Changing clock frequency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6119241">US6119241</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 1998</td><td class="patent-data-table-td patent-date-value">Sep 12, 2000</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self regulating temperature/performance/voltage scheme for micros (X86)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6141762">US6141762</a></td><td class="patent-data-table-td patent-date-value">Aug 3, 1998</td><td class="patent-data-table-td patent-date-value">Oct 31, 2000</td><td class="patent-data-table-td ">Nicol; Christopher J.</td><td class="patent-data-table-td ">Power reduction in a multiprocessor digital signal processor based on processor load</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6157092">US6157092</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 1999</td><td class="patent-data-table-td patent-date-value">Dec 5, 2000</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Method and circuit configuration for voltage supply in electric function units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6202104">US6202104</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 1998</td><td class="patent-data-table-td patent-date-value">Mar 13, 2001</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Processor having a clock driven CPU with static design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6216235">US6216235</a></td><td class="patent-data-table-td patent-date-value">Jul 10, 1999</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">C. Douglass Thomas</td><td class="patent-data-table-td ">Thermal and power management for computer systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6272642">US6272642</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 1998</td><td class="patent-data-table-td patent-date-value">Aug 7, 2001</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Managing a system&#39;s performance state</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6279048">US6279048</a></td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td patent-date-value">Aug 21, 2001</td><td class="patent-data-table-td ">Lucent Technologies, Inc.</td><td class="patent-data-table-td ">System wake-up based on joystick movement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6304824">US6304824</a></td><td class="patent-data-table-td patent-date-value">Apr 21, 1999</td><td class="patent-data-table-td patent-date-value">Oct 16, 2001</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Voltage control of integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6311287">US6311287</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 1994</td><td class="patent-data-table-td patent-date-value">Oct 30, 2001</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Variable frequency clock control for microprocessor-based computer systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6314522">US6314522</a></td><td class="patent-data-table-td patent-date-value">Jan 13, 1999</td><td class="patent-data-table-td patent-date-value">Nov 6, 2001</td><td class="patent-data-table-td ">Acqis Technology, Inc.</td><td class="patent-data-table-td ">Multi-voltage level CPU module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6345363">US6345363</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 1998</td><td class="patent-data-table-td patent-date-value">Feb 5, 2002</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Microprocessor core power reduction by not reloading existing operands</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6347379">US6347379</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 1998</td><td class="patent-data-table-td patent-date-value">Feb 12, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Reducing power consumption of an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6378081">US6378081</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 1998</td><td class="patent-data-table-td patent-date-value">Apr 23, 2002</td><td class="patent-data-table-td ">Gateway, Inc.</td><td class="patent-data-table-td ">Power conservation without performance reduction in a power-managed system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6388432">US6388432</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2000</td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">CPU core voltage switching circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6415388">US6415388</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 1998</td><td class="patent-data-table-td patent-date-value">Jul 2, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for power throttling in a microprocessor using a closed loop feedback system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6425086">US6425086</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1999</td><td class="patent-data-table-td patent-date-value">Jul 23, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for dynamic power control of a low power processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6427211">US6427211</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 2000</td><td class="patent-data-table-td patent-date-value">Jul 30, 2002</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Real-time power conservation and thermal management for electronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6442746">US6442746</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 1999</td><td class="patent-data-table-td patent-date-value">Aug 27, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Preventing damaging of low voltage processor in high voltage system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6457135">US6457135</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td patent-date-value">Sep 24, 2002</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">System and method for managing a plurality of processor performance states</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6477654">US6477654</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 1999</td><td class="patent-data-table-td patent-date-value">Nov 5, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Managing VT for reduced power using power setting commands in the instruction stream</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6487668">US6487668</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2001</td><td class="patent-data-table-td patent-date-value">Nov 26, 2002</td><td class="patent-data-table-td ">C. Douglass Thomas</td><td class="patent-data-table-td ">Thermal and power management to computer systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6510400">US6510400</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2000</td><td class="patent-data-table-td patent-date-value">Jan 21, 2003</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Temperature control circuit for central processing unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6510525">US6510525</a></td><td class="patent-data-table-td patent-date-value">Apr 26, 1999</td><td class="patent-data-table-td patent-date-value">Jan 21, 2003</td><td class="patent-data-table-td ">Mediaq, Inc.</td><td class="patent-data-table-td ">Method and apparatus to power up an integrated device from a low power state</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6513124">US6513124</a></td><td class="patent-data-table-td patent-date-value">May 14, 1999</td><td class="patent-data-table-td patent-date-value">Jan 28, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and apparatus for controlling operating speed of processor in computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6519706">US6519706</a></td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td patent-date-value">Feb 11, 2003</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">DSP control apparatus and method for reducing power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6574739">US6574739</a></td><td class="patent-data-table-td patent-date-value">Apr 14, 2000</td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td ">Compal Electronics, Inc.</td><td class="patent-data-table-td ">Dynamic power saving by monitoring CPU utilization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020026597">US20020026597</a></td><td class="patent-data-table-td patent-date-value">Oct 18, 2001</td><td class="patent-data-table-td patent-date-value">Feb 28, 2002</td><td class="patent-data-table-td ">Xia Dai</td><td class="patent-data-table-td ">Reducing leakage power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020073348">US20020073348</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 2001</td><td class="patent-data-table-td patent-date-value">Jun 13, 2002</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Power control device for processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020083356">US20020083356</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 2001</td><td class="patent-data-table-td patent-date-value">Jun 27, 2002</td><td class="patent-data-table-td ">Xia Dai</td><td class="patent-data-table-td ">Method and apparatus to enhance processor power management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020138778">US20020138778</a></td><td class="patent-data-table-td patent-date-value">Mar 22, 2001</td><td class="patent-data-table-td patent-date-value">Sep 26, 2002</td><td class="patent-data-table-td ">Cole James R.</td><td class="patent-data-table-td ">Controlling CPU core voltage to reduce power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030065960">US20030065960</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2001</td><td class="patent-data-table-td patent-date-value">Apr 3, 2003</td><td class="patent-data-table-td ">Stefan Rusu</td><td class="patent-data-table-td ">Method and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030074591">US20030074591</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2001</td><td class="patent-data-table-td patent-date-value">Apr 17, 2003</td><td class="patent-data-table-td ">Mcclendon Thomas W.</td><td class="patent-data-table-td ">Self adjusting clocks in computer systems that adjust in response to changes in their environment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0381021A2?cl=en">EP0381021A2</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 1990</td><td class="patent-data-table-td patent-date-value">Aug 8, 1990</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Power saving system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0474963A2?cl=en">EP0474963A2</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 1991</td><td class="patent-data-table-td patent-date-value">Mar 18, 1992</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Computer system having sleep mode function</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0501655A2?cl=en">EP0501655A2</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 1992</td><td class="patent-data-table-td patent-date-value">Sep 2, 1992</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Reducing power consumption in a digital processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=zdR1BAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH09185589A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHPOU4BMFtbUd_MHId9WDwdhLBnIg">JPH09185589A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001027728A1?cl=en">WO2001027728A1</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 2000</td><td class="patent-data-table-td patent-date-value">Apr 19, 2001</td><td class="patent-data-table-td ">Advanced Micro Devices Inc</td><td class="patent-data-table-td ">Minimizing power consumption during sleep modes by using minimum core voltage necessary to maintain system state</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="High-Speed%2C+Digitally+Adustedstepdown+Controllers+for+Notebook+CPUS"'>High-Speed, Digitally Adustedstepdown Controllers for Notebook CPUS</a>"; Maxim Manual; pp. 11 &amp; 21.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">"<a href='http://scholar.google.com/scholar?q="Operatio+U+%28Refer+to+Functional+Diagram%29"'>Operatio U (Refer to Functional Diagram)</a>"; LTC 1736;, Linear Technology Manual; p. 9.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Andrew S. Tanenbaum, Structured Computer Organization, 1990, Prentice-Hall, Third edition, pp. 11-13.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Desai et al.; "<a href='http://scholar.google.com/scholar?q="Sizing+of+Clock+Distribution+Networks+for+High+Performance+CPU+Chips"'>Sizing of Clock Distribution Networks for High Performance CPU Chips</a>"; Digital Equipment Corp., Hudson, MA; pp. 389-394; 1996.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Govil;"<a href='http://scholar.google.com/scholar?q="Comparing+Algorithms+for+Dynamic+Speed-Setting+of+a+Low-Power+CPU"'>Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU</a>"; International Computer Science Institute; Berkeley, CA; Apr. 1995.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Intel Corporation; "<a href='http://scholar.google.com/scholar?q="Intel+82801+CAM+I%2FO+Controller+HUB+%28ICH3-M%29"'>Intel 82801 CAM I/O Controller HUB (ICH3-M)</a>" Datasheet; Jul. 2001.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Weiser et al.; "<a href='http://scholar.google.com/scholar?q="Scheduling+for+Reduced+CPU+Energy%22%3B+Xerox+PARC%3B+Palo+Alto%2C+CA%3B+Appears+in+%22Proceedings+of+the+First+Syymposium+on+Operating+Systems+Design+and+Implementation"'>Scheduling for Reduced CPU Energy"; Xerox PARC; Palo Alto, CA; Appears in "Proceedings of the First Syymposium on Operating Systems Design and Implementation</a>" USENIX Association; Nov. 1994.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7295949">US7295949</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 2005</td><td class="patent-data-table-td patent-date-value">Nov 13, 2007</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Energy efficient achievement of integrated circuit performance goals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7320079">US7320079</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 7, 2006</td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor integrated circuit device, an electronic apparatus including the device, and a power consumption reduction method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7478253">US7478253</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 2004</td><td class="patent-data-table-td patent-date-value">Jan 13, 2009</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Reduction of power consumption in electrical devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7479753">US7479753</a></td><td class="patent-data-table-td patent-date-value">Feb 24, 2004</td><td class="patent-data-table-td patent-date-value">Jan 20, 2009</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Fan speed controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7560945">US7560945</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Integrated circuit failure prediction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7577859">US7577859</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 20, 2004</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method of controlling power consumption in an electronic system by applying a uniquely determined minimum operating voltage to an integrated circuit rather than a predetermined nominal voltage selected for a family of integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7581128">US7581128</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Denso Corporation</td><td class="patent-data-table-td ">Microcomputer selecting operating condition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7593832">US7593832</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 1, 2007</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Energy efficient achievement of integrated circuit performance goals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7596708">US7596708</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td patent-date-value">Sep 29, 2009</td><td class="patent-data-table-td ">Sameer Halepete</td><td class="patent-data-table-td ">Adaptive power control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7624291">US7624291</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 2006</td><td class="patent-data-table-td patent-date-value">Nov 24, 2009</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Power optimized multi-mode voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7634668">US7634668</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 2002</td><td class="patent-data-table-td patent-date-value">Dec 15, 2009</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method and apparatus for adaptive power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7653825">US7653825</a></td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method and apparatus for adaptive power consumption</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7689847">US7689847</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td patent-date-value">Mar 30, 2010</td><td class="patent-data-table-td ">Via Technologies, Inc.</td><td class="patent-data-table-td ">Method for increasing the data processing capability of a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7714635">US7714635</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">May 11, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Digital adaptive voltage supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7779235">US7779235</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Using performance data for instruction thread direction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7788508">US7788508</a></td><td class="patent-data-table-td patent-date-value">May 26, 2005</td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">System and method for rapidly increasing a rising slew rate of an adjustable supply voltage in adaptive voltage scaling</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7797131">US7797131</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 2007</td><td class="patent-data-table-td patent-date-value">Sep 14, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">On-chip frequency response measurement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7865750">US7865750</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Jan 4, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fan speed control from adaptive voltage supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7895454">US7895454</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Feb 22, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Instruction dependent dynamic voltage compensation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7921312">US7921312</a></td><td class="patent-data-table-td patent-date-value">Sep 14, 2007</td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">System and method for providing adaptive voltage scaling with multiple clock domains inside a single voltage domain</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7936153">US7936153</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">On-chip adaptive voltage compensation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7949493">US7949493</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 2009</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Energy efficient achievement of integrated circuit performance goals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7971035">US7971035</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Jun 28, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Using temperature data for instruction thread direction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8005880">US8005880</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 2007</td><td class="patent-data-table-td patent-date-value">Aug 23, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Half width counting leading zero circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8022685">US8022685</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Temperature dependent voltage source compensation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8185572">US8185572</a></td><td class="patent-data-table-td patent-date-value">Aug 24, 2007</td><td class="patent-data-table-td patent-date-value">May 22, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Data correction circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8219261">US8219261</a></td><td class="patent-data-table-td patent-date-value">Sep 13, 2010</td><td class="patent-data-table-td patent-date-value">Jul 10, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fan speed control from thermal diode measurement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8332672">US8332672</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 2009</td><td class="patent-data-table-td patent-date-value">Dec 11, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Optimized compensation in a voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8423802">US8423802</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2010</td><td class="patent-data-table-td patent-date-value">Apr 16, 2013</td><td class="patent-data-table-td ">Andes Technology Corporation</td><td class="patent-data-table-td ">Power scaling module and power scaling unit of an electronic system having a function unit in a standby state which is insensitive to change in frequency or voltage during synchronization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8515590">US8515590</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 2012</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fan speed control from adaptive voltage supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8566627">US8566627</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td patent-date-value">Oct 22, 2013</td><td class="patent-data-table-td ">Sameer Halepete</td><td class="patent-data-table-td ">Adaptive power control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8615767">US8615767</a></td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td patent-date-value">Dec 24, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Using IR drop data for instruction thread direction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8700925">US8700925</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2009</td><td class="patent-data-table-td patent-date-value">Apr 15, 2014</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Regulating power using a fuzzy logic control system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8725488">US8725488</a></td><td class="patent-data-table-td patent-date-value">Jul 26, 2007</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Qualcomm Incorporated</td><td class="patent-data-table-td ">Method and apparatus for adaptive voltage scaling based on instruction usage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8732495">US8732495</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">Integrated Device Technology, Inc.</td><td class="patent-data-table-td ">Systems, apparatuses and methods for dynamic voltage and frequency control of components used in a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8756442">US8756442</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 2010</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">System for processor power limit management</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120054503">US20120054503</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td patent-date-value">Mar 1, 2012</td><td class="patent-data-table-td ">Integrated Device Technology, Inc.</td><td class="patent-data-table-td ">Systems, apparatuses and methods for dynamic voltage and frequency control of components used in a computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130132749">US20130132749</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 2012</td><td class="patent-data-table-td patent-date-value">May 23, 2013</td><td class="patent-data-table-td ">Sameer Halepete</td><td class="patent-data-table-td ">Adaptive power control</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc713/defs713.htm&usg=AFQjCNFeqk7obddJAU0rkLD-4_57iwcWXA#C713S322000">713/322</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001320000">G06F1/32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001300000">G06F1/30</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0001080000">G06F1/08</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B60/1285">Y02B60/1285</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y02B60/1217">Y02B60/1217</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/08">G06F1/08</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/3203">G06F1/3203</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/3296">G06F1/3296</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=zdR1BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F1/324">G06F1/324</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F1/32P5V</span>, <span class="nested-value">G06F1/32P5F</span>, <span class="nested-value">G06F1/32P</span>, <span class="nested-value">G06F1/08</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 22, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTELLECTUAL VENTURE FUNDING LLC, NEVADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;REEL/FRAME:023268/0771</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090128</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTELLECTUAL VENTURE FUNDING LLC,NEVADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100209;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100325;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:23268/771</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANSMETA LLC;REEL/FRAME:23268/771</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 26, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TRANSMETA LLC, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;REEL/FRAME:022454/0522</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090127</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TRANSMETA LLC,CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100203;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100209;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100216;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100223;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100225;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100302;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100309;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100316;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100323;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100325;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100330;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100406;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100413;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100427;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100511;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100518;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;US-ASSIGNMENT DATABASE UPDATED:20100525;REEL/FRAME:22454/522</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">MERGER;ASSIGNOR:TRANSMETA CORPORATION;REEL/FRAME:22454/522</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 1, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070319</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 8, 2000</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">TRANSMETA CORPORATION, CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HALEPETE, SAMEER;ANVIN, H. PETER;CHEN, ZONGJIAN;AND OTHERS;REEL/FRAME:010774/0772;SIGNING DATES FROM 20000502 TO 20000505</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1cRYHqkw5h99G8Q9I0BFzCqOY9gQ\u0026id=zdR1BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2ve4p2tU2bGT9ImwwsB-y9QR8d_A\u0026id=zdR1BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1ZDPunoYTSEw_xZXA-iUg389MMNg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Adaptive_power_control.pdf?id=zdR1BAABERAJ\u0026output=pdf\u0026sig=ACfU3U3krziZ6zqZ3LL62QF99lfA8JpdZQ"},"sample_url":"http://www.google.com/patents/reader?id=zdR1BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>