// Seed: 1618954949
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4 = id_4;
  assign id_1[1 : 1'd0] = 1;
  assign id_1 = id_3[1];
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri0 id_4
);
  logic [7:0]
      id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  id_20 :
  assert property (@(1) 1)
  else id_8 = id_16[""];
  module_0(
      id_15, id_20, id_6
  );
endmodule
