

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out_in_1'
================================================================
* Date:           Sun Mar 22 14:27:42 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.052 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        4| 5.000 ns | 20.000 ns |    1|    4|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        2|        2|         2|          1|          1|     2|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       20|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       54|    -|
|Register             |        -|      -|        8|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        8|       74|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln639_fu_100_p2               |     +    |      0|  0|   3|           2|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln639_fu_94_p2               |   icmp   |      0|  0|   9|           2|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  20|           9|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |c5_0_0_reg_83               |   9|          2|    2|          4|
    |fifo_C_drain_out_V_V_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  54|         11|    5|         13|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c5_0_0_reg_83            |  2|   0|    2|          0|
    |icmp_ln639_reg_115       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.1 | return value |
|local_C_0_V_address0         | out |    1|  ap_memory |       local_C_0_V      |     array    |
|local_C_0_V_ce0              | out |    1|  ap_memory |       local_C_0_V      |     array    |
|local_C_0_V_q0               |  in |   64|  ap_memory |       local_C_0_V      |     array    |
|fifo_C_drain_out_V_V_din     | out |   64|   ap_fifo  |  fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n  |  in |    1|   ap_fifo  |  fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write   | out |    1|   ap_fifo  |  fifo_C_drain_out_V_V  |    pointer   |
|en                           |  in |    1|   ap_none  |           en           |    scalar    |
+-----------------------------+-----+-----+------------+------------------------+--------------+

