<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p191" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_191{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_191{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_191{left:110px;bottom:1082px;letter-spacing:-0.14px;word-spacing:0.2px;}
#t4_191{left:110px;bottom:1062px;letter-spacing:-0.15px;word-spacing:3.34px;}
#t5_191{left:110px;bottom:1041px;letter-spacing:-0.14px;word-spacing:1.1px;}
#t6_191{left:110px;bottom:1020px;letter-spacing:-0.13px;word-spacing:3.13px;}
#t7_191{left:110px;bottom:999px;letter-spacing:-0.15px;word-spacing:0.76px;}
#t8_191{left:110px;bottom:979px;letter-spacing:-0.19px;word-spacing:1.41px;}
#t9_191{left:110px;bottom:958px;letter-spacing:-0.13px;word-spacing:1.62px;}
#ta_191{left:110px;bottom:937px;letter-spacing:-0.29px;word-spacing:1.63px;}
#tb_191{left:389px;bottom:937px;letter-spacing:-0.17px;}
#tc_191{left:414px;bottom:937px;letter-spacing:-0.24px;word-spacing:1.58px;}
#td_191{left:506px;bottom:937px;letter-spacing:-0.11px;}
#te_191{left:523px;bottom:937px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tf_191{left:595px;bottom:937px;letter-spacing:-0.17px;}
#tg_191{left:620px;bottom:937px;}
#th_191{left:110px;bottom:901px;letter-spacing:-0.14px;}
#ti_191{left:110px;bottom:881px;letter-spacing:-0.15px;word-spacing:0.84px;}
#tj_191{left:110px;bottom:860px;letter-spacing:-0.15px;word-spacing:0.3px;}
#tk_191{left:110px;bottom:839px;letter-spacing:-0.16px;word-spacing:1.44px;}
#tl_191{left:221px;bottom:839px;}
#tm_191{left:235px;bottom:839px;letter-spacing:-0.18px;word-spacing:1.65px;}
#tn_191{left:110px;bottom:819px;letter-spacing:-0.19px;word-spacing:0.68px;}
#to_191{left:800px;bottom:819px;letter-spacing:-0.17px;}
#tp_191{left:110px;bottom:798px;letter-spacing:-0.13px;word-spacing:1.38px;}
#tq_191{left:110px;bottom:762px;letter-spacing:-0.18px;word-spacing:3.05px;}
#tr_191{left:188px;bottom:762px;}
#ts_191{left:203px;bottom:762px;letter-spacing:-0.16px;word-spacing:3.05px;}
#tt_191{left:110px;bottom:741px;letter-spacing:-0.15px;word-spacing:0.93px;}
#tu_191{left:110px;bottom:721px;letter-spacing:-0.21px;word-spacing:2.19px;}
#tv_191{left:615px;bottom:721px;}
#tw_191{left:630px;bottom:721px;letter-spacing:-0.18px;word-spacing:1.83px;}
#tx_191{left:110px;bottom:700px;letter-spacing:-0.17px;word-spacing:1.44px;}
#ty_191{left:110px;bottom:664px;letter-spacing:-0.19px;word-spacing:1.62px;}
#tz_191{left:110px;bottom:643px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t10_191{left:110px;bottom:583px;letter-spacing:0.14px;}
#t11_191{left:178px;bottom:583px;letter-spacing:0.14px;word-spacing:2.28px;}
#t12_191{left:462px;bottom:583px;}
#t13_191{left:472px;bottom:583px;}
#t14_191{left:483px;bottom:583px;letter-spacing:0.15px;}
#t15_191{left:503px;bottom:583px;}
#t16_191{left:181px;bottom:537px;letter-spacing:-0.17px;}
#t17_191{left:220px;bottom:537px;}
#t18_191{left:229px;bottom:537px;}
#t19_191{left:241px;bottom:537px;}
#t1a_191{left:254px;bottom:537px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1b_191{left:541px;bottom:537px;}
#t1c_191{left:181px;bottom:516px;letter-spacing:-0.17px;}
#t1d_191{left:220px;bottom:516px;letter-spacing:-0.17px;}
#t1e_191{left:237px;bottom:516px;}
#t1f_191{left:249px;bottom:516px;}
#t1g_191{left:262px;bottom:516px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1h_191{left:528px;bottom:516px;}
#t1i_191{left:181px;bottom:495px;letter-spacing:-0.17px;}
#t1j_191{left:220px;bottom:495px;letter-spacing:-0.17px;}
#t1k_191{left:237px;bottom:495px;}
#t1l_191{left:249px;bottom:495px;}
#t1m_191{left:262px;bottom:495px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1n_191{left:370px;bottom:495px;}
#t1o_191{left:383px;bottom:495px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1p_191{left:667px;bottom:495px;}
#t1q_191{left:110px;bottom:461px;letter-spacing:-0.14px;word-spacing:3.58px;}
#t1r_191{left:110px;bottom:440px;letter-spacing:-0.2px;word-spacing:2.31px;}
#t1s_191{left:694px;bottom:440px;letter-spacing:-0.16px;}
#t1t_191{left:723px;bottom:440px;letter-spacing:-0.15px;word-spacing:1.95px;}
#t1u_191{left:110px;bottom:420px;letter-spacing:-0.16px;word-spacing:1.8px;}
#t1v_191{left:110px;bottom:399px;letter-spacing:-0.18px;word-spacing:1.94px;}
#t1w_191{left:110px;bottom:378px;letter-spacing:-0.17px;word-spacing:0.95px;}
#t1x_191{left:110px;bottom:357px;letter-spacing:-0.21px;word-spacing:1.5px;}
#t1y_191{left:110px;bottom:322px;letter-spacing:-0.15px;word-spacing:1.78px;}
#t1z_191{left:270px;bottom:322px;letter-spacing:-0.15px;}
#t20_191{left:306px;bottom:322px;letter-spacing:-0.16px;word-spacing:2.06px;}
#t21_191{left:110px;bottom:301px;letter-spacing:-0.17px;word-spacing:1.81px;}
#t22_191{left:110px;bottom:280px;letter-spacing:-0.16px;word-spacing:1.77px;}
#t23_191{left:110px;bottom:259px;letter-spacing:-0.16px;word-spacing:2.61px;}
#t24_191{left:110px;bottom:239px;letter-spacing:-0.16px;word-spacing:1.18px;}
#t25_191{left:110px;bottom:218px;letter-spacing:-0.17px;word-spacing:0.9px;}
#t26_191{left:110px;bottom:197px;letter-spacing:-0.15px;word-spacing:2.03px;}
#t27_191{left:110px;bottom:177px;letter-spacing:-0.18px;word-spacing:2.42px;}
#t28_191{left:689px;bottom:177px;letter-spacing:-0.18px;}
#t29_191{left:713px;bottom:177px;letter-spacing:-0.24px;word-spacing:2.51px;}
#t2a_191{left:110px;bottom:156px;letter-spacing:-0.16px;word-spacing:1.59px;}
#t2b_191{left:110px;bottom:135px;letter-spacing:-0.12px;word-spacing:1.33px;}
#t2c_191{left:481px;bottom:135px;letter-spacing:-0.15px;}
#t2d_191{left:509px;bottom:135px;letter-spacing:-0.15px;}
#t2e_191{left:530px;bottom:135px;letter-spacing:-1px;}
#t2f_191{left:544px;bottom:135px;}

.s1_191{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_191{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_191{font-size:17px;font-family:CMR10_270;color:#000080;}
.s4_191{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s5_191{font-size:18px;font-family:CMBX12_26j;color:#000;}
.s6_191{font-size:18px;font-family:CMBX12_26j;color:#000080;}
.s7_191{font-size:17px;font-family:CMMI10_26t;color:#000;}
.s8_191{font-size:17px;font-family:CMTT10_27z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts191" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMMI10_26t;
	src: url("fonts/CMMI10_26t.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg191Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg191" style="-webkit-user-select: none;"><object width="935" height="1210" data="191/191.svg" type="image/svg+xml" id="pdf191" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_191" class="t s1_191">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_191" class="t s2_191">173 </span>
<span id="t3_191" class="t s2_191">Release orderings work exactly the same as acquire orderings, just in the opposite direction. Release </span>
<span id="t4_191" class="t s2_191">semantics require all loads and stores preceding the release operation in program order to also </span>
<span id="t5_191" class="t s2_191">precede the release operation in the global memory order. This ensures, for example, that memory </span>
<span id="t6_191" class="t s2_191">accesses in a critical section appear before the lock-releasing store in the global memory order. </span>
<span id="t7_191" class="t s2_191">Just as for acquire semantics, release semantics can be enforced using release annotations or with a </span>
<span id="t8_191" class="t s2_191">FENCE RW,W operation. Using the same examples, the ordering between the loads and stores in </span>
<span id="t9_191" class="t s2_191">the critical section and the “Arbitrary unrelated store” at the end of the code snippet is enforced </span>
<span id="ta_191" class="t s2_191">only by the FENCE RW,W in Figure </span><span id="tb_191" class="t s3_191">A.8</span><span id="tc_191" class="t s2_191">, not by the </span><span id="td_191" class="t s4_191">rl </span><span id="te_191" class="t s2_191">in Figure </span><span id="tf_191" class="t s3_191">A.7</span><span id="tg_191" class="t s2_191">. </span>
<span id="th_191" class="t s2_191">With RCpc annotations alone, store-release-to-load-acquire ordering is not enforced. This facilitates </span>
<span id="ti_191" class="t s2_191">the porting of code written under the TSO and/or RCpc memory models. To enforce store-release- </span>
<span id="tj_191" class="t s2_191">to-load-acquire ordering, the code must use store-release-RCsc and load-acquire-RCsc operations so </span>
<span id="tk_191" class="t s2_191">that PPO rule </span><span id="tl_191" class="t s3_191">7 </span><span id="tm_191" class="t s2_191" data-mappings='[[25,"ffi"],[71,"ffi"]]'>applies. RCpc alone is suﬃcient for many use cases in C/C++ but is insuﬃcient </span>
<span id="tn_191" class="t s2_191">for many other use cases in C/C++, Java, and Linux, to name just a few examples; see Section </span><span id="to_191" class="t s3_191">A.5 </span>
<span id="tp_191" class="t s2_191">for details. </span>
<span id="tq_191" class="t s2_191">PPO rule </span><span id="tr_191" class="t s3_191">8 </span><span id="ts_191" class="t s2_191">indicates that an SC must appear after its paired LR in the global memory order. </span>
<span id="tt_191" class="t s2_191">This will follow naturally from the common use of LR/SC to perform an atomic read-modify-write </span>
<span id="tu_191" class="t s2_191">operation due to the inherent data dependency. However, PPO rule </span><span id="tv_191" class="t s3_191">8 </span><span id="tw_191" class="t s2_191">also applies even when the </span>
<span id="tx_191" class="t s2_191">value being stored does not syntactically depend on the value returned by the paired LR. </span>
<span id="ty_191" class="t s2_191">Lastly, we note that just as with fences, programmers need not worry about “cumulativity” when </span>
<span id="tz_191" class="t s2_191">analyzing ordering annotations. </span>
<span id="t10_191" class="t s5_191">A.3.8 </span><span id="t11_191" class="t s5_191">Syntactic Dependencies (Rules </span><span id="t12_191" class="t s6_191">9</span><span id="t13_191" class="t s5_191">–</span><span id="t14_191" class="t s6_191">11</span><span id="t15_191" class="t s5_191">) </span>
<span id="t16_191" class="t s2_191">Rule </span><span id="t17_191" class="t s3_191">9</span><span id="t18_191" class="t s2_191">: </span><span id="t19_191" class="t s7_191">b </span><span id="t1a_191" class="t s2_191">has a syntactic address dependency on </span><span id="t1b_191" class="t s7_191">a </span>
<span id="t1c_191" class="t s2_191">Rule </span><span id="t1d_191" class="t s3_191">10</span><span id="t1e_191" class="t s2_191">: </span><span id="t1f_191" class="t s7_191">b </span><span id="t1g_191" class="t s2_191">has a syntactic data dependency on </span><span id="t1h_191" class="t s7_191">a </span>
<span id="t1i_191" class="t s2_191">Rule </span><span id="t1j_191" class="t s3_191">11</span><span id="t1k_191" class="t s2_191">: </span><span id="t1l_191" class="t s7_191">b </span><span id="t1m_191" class="t s2_191">is a store, and </span><span id="t1n_191" class="t s7_191">b </span><span id="t1o_191" class="t s2_191">has a syntactic control dependency on </span><span id="t1p_191" class="t s7_191">a </span>
<span id="t1q_191" class="t s2_191">Dependencies from a load to a later memory operation in the same hart are respected by the </span>
<span id="t1r_191" class="t s2_191">RVWMO memory model. The Alpha memory model was notable for choosing </span><span id="t1s_191" class="t s4_191">not </span><span id="t1t_191" class="t s2_191">to enforce the </span>
<span id="t1u_191" class="t s2_191">ordering of such dependencies, but most modern hardware and software memory models consider </span>
<span id="t1v_191" class="t s2_191">allowing dependent instructions to be reordered too confusing and counterintuitive. Furthermore, </span>
<span id="t1w_191" class="t s2_191">modern code sometimes intentionally uses such dependencies as a particularly lightweight ordering </span>
<span id="t1x_191" class="t s2_191">enforcement mechanism. </span>
<span id="t1y_191" class="t s2_191">The terms in Section </span><span id="t1z_191" class="t s3_191">14.1 </span><span id="t20_191" class="t s2_191">work as follows. Instructions are said to carry dependencies from their </span>
<span id="t21_191" class="t s2_191">source register(s) to their destination register(s) whenever the value written into each destination </span>
<span id="t22_191" class="t s2_191">register is a function of the source register(s). For most instructions, this means that the destina- </span>
<span id="t23_191" class="t s2_191">tion register(s) carry a dependency from all source register(s). However, there are a few notable </span>
<span id="t24_191" class="t s2_191">exceptions. In the case of memory instructions, the value written into the destination register ulti- </span>
<span id="t25_191" class="t s2_191">mately comes from the memory system rather than from the source register(s) directly, and so this </span>
<span id="t26_191" class="t s2_191">breaks the chain of dependencies carried from the source register(s). In the case of unconditional </span>
<span id="t27_191" class="t s2_191">jumps, the value written into the destination register comes from the current </span><span id="t28_191" class="t s8_191">pc </span><span id="t29_191" class="t s2_191">(which is never </span>
<span id="t2a_191" class="t s2_191">considered a source register by the memory model), and so likewise, JALR (the only jump with a </span>
<span id="t2b_191" class="t s2_191">source register) does not carry a dependency from </span><span id="t2c_191" class="t s4_191">rs1 </span><span id="t2d_191" class="t s2_191">to </span><span id="t2e_191" class="t s4_191">rd</span><span id="t2f_191" class="t s2_191">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
