{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754489299017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754489299019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 06 16:08:18 2025 " "Processing started: Wed Aug 06 16:08:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754489299019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489299019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RP -c RP " "Command: quartus_map --read_settings_files=on --write_settings_files=off RP -c RP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489299019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754489299885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754489299885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_wrapper-rtl " "Found design unit 1: RP_wrapper-rtl" {  } { { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311780 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_wrapper " "Found entity 1: RP_wrapper" {  } { { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_top-rtl " "Found design unit 1: RP_top-rtl" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311782 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_top " "Found entity 1: RP_top" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp_input_queue_simplified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp_input_queue_simplified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_input_queue_simplified-rtl " "Found design unit 1: RP_input_queue_simplified-rtl" {  } { { "RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311785 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_input_queue_simplified " "Found entity 1: RP_input_queue_simplified" {  } { { "RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp_flow_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp_flow_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_Flow_Update-rtl " "Found design unit 1: RP_Flow_Update-rtl" {  } { { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311790 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_Flow_Update " "Found entity 1: RP_Flow_Update" {  } { { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rate_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rate_ram_2_port-SYN " "Found design unit 1: rate_ram_2_port-SYN" {  } { { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rate_RAM_2_PORT " "Found entity 1: Rate_RAM_2_PORT" {  } { { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file global_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_timer-rtl " "Found design unit 1: global_timer-rtl" {  } { { "Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311794 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_timer " "Found entity 1: global_timer" {  } { { "Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_stratix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_stratix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_stratix-SYN " "Found design unit 1: divider_stratix-SYN" {  } { { "Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider_Stratix " "Found entity 1: Divider_Stratix" {  } { { "Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_wrapper-rtl " "Found design unit 1: divider_wrapper-rtl" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311810 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_wrapper " "Found entity 1: divider_wrapper" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file constants_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_pkg " "Found design unit 1: constants_pkg" {  } { { "Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311812 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants_pkg-body " "Found design unit 2: constants_pkg-body" {  } { { "Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp_ram_2_port-SYN " "Found design unit 1: rp_ram_2_port-SYN" {  } { { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311814 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_RAM_2_PORT " "Found entity 1: RP_RAM_2_PORT" {  } { { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489311814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RP_top " "Elaborating entity \"RP_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754489311878 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Constants_pkg.vhd(32) " "VHDL Subtype or Type Declaration warning at Constants_pkg.vhd(32): subtype or type has null range" {  } { { "Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 32 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1754489311880 "|RP_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_wrapper RP_wrapper:RP_wrapper_inst " "Elaborating entity \"RP_wrapper\" for hierarchy \"RP_wrapper:RP_wrapper_inst\"" {  } { { "RP_top.vhd" "RP_wrapper_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489311896 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flow_id_out_reg\[18\] RP_wrapper.vhd(84) " "Using initial value X (don't care) for net \"flow_id_out_reg\[18\]\" at RP_wrapper.vhd(84)" {  } { { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489311904 "|RP_top|RP_wrapper:RP_wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_input_queue_simplified RP_wrapper:RP_wrapper_inst\|RP_input_queue_simplified:RP_input_queue_inst " "Elaborating entity \"RP_input_queue_simplified\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_input_queue_simplified:RP_input_queue_inst\"" {  } { { "RP_wrapper.vhd" "RP_input_queue_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489311932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "found RP_input_queue_simplified.vhd(75) " "Verilog HDL or VHDL warning at RP_input_queue_simplified.vhd(75): object \"found\" assigned a value but never read" {  } { { "RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754489311934 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_input_queue_simplified:RP_input_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_Flow_Update RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst " "Elaborating entity \"RP_Flow_Update\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\"" {  } { { "RP_wrapper.vhd" "RP_flow_update_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489312230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RP_mem_dob RP_flow_update.vhd(76) " "Verilog HDL or VHDL warning at RP_flow_update.vhd(76): object \"RP_mem_dob\" assigned a value but never read" {  } { { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754489312231 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_RAM_2_PORT RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst " "Elaborating entity \"RP_RAM_2_PORT\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\"" {  } { { "RP_flow_update.vhd" "RP_mem_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489312442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "RP_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489312555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489312582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 121 " "Parameter \"width_a\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 121 " "Parameter \"width_b\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489312582 ""}  } { { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754489312582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1o54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1o54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1o54 " "Found entity 1: altsyncram_1o54" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489313408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489313408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1o54 RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated " "Elaborating entity \"altsyncram_1o54\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489313408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vna " "Found entity 1: decode_vna" {  } { { "db/decode_vna.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/decode_vna.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489314888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489314888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vna RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|decode_vna:decode2 " "Elaborating entity \"decode_vna\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|decode_vna:decode2\"" {  } { { "db/altsyncram_1o54.tdf" "decode2" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489314889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blb " "Found entity 1: mux_blb" {  } { { "db/mux_blb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/mux_blb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489315020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489315020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blb RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|mux_blb:mux4 " "Elaborating entity \"mux_blb\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|mux_blb:mux4\"" {  } { { "db/altsyncram_1o54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_timer RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|global_timer:global_timer_inst " "Elaborating entity \"global_timer\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|global_timer:global_timer_inst\"" {  } { { "RP_flow_update.vhd" "global_timer_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315151 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Global_timer.vhd(27) " "VHDL Process Statement warning at Global_timer.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754489315151 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|global_timer:global_timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_wrapper RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst " "Elaborating entity \"divider_wrapper\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\"" {  } { { "RP_wrapper.vhd" "divider_wrapper_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remain_signal divider_wrapper.vhd(33) " "Verilog HDL or VHDL warning at divider_wrapper.vhd(33): object \"remain_signal\" assigned a value but never read" {  } { { "divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754489315160 "|RP_top|RP_wrapper:RP_wrapper_inst|divider_wrapper:divider_wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Stratix RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst " "Elaborating entity \"Divider_Stratix\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\"" {  } { { "divider_wrapper.vhd" "divider_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Divider_Stratix.vhd" "LPM_DIVIDE_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 18 " "Parameter \"lpm_widthd\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 36 " "Parameter \"lpm_widthn\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315265 ""}  } { { "Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754489315265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cft " "Found entity 1: lpm_divide_cft" {  } { { "db/lpm_divide_cft.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/lpm_divide_cft.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489315348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489315348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cft RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated " "Elaborating entity \"lpm_divide_cft\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gai " "Found entity 1: sign_div_unsign_gai" {  } { { "db/sign_div_unsign_gai.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/sign_div_unsign_gai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489315389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489315389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_gai RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider " "Elaborating entity \"sign_div_unsign_gai\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\"" {  } { { "db/lpm_divide_cft.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/lpm_divide_cft.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9nf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9nf " "Found entity 1: alt_u_div_9nf" {  } { { "db/alt_u_div_9nf.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/alt_u_div_9nf.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489315534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489315534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_9nf RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\|alt_u_div_9nf:divider " "Elaborating entity \"alt_u_div_9nf\" for hierarchy \"RP_wrapper:RP_wrapper_inst\|divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\|alt_u_div_9nf:divider\"" {  } { { "db/sign_div_unsign_gai.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/sign_div_unsign_gai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rate_RAM_2_PORT Rate_RAM_2_PORT:Rate_mem_inst " "Elaborating entity \"Rate_RAM_2_PORT\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\"" {  } { { "RP_top.vhd" "Rate_mem_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Rate_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489315897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489315898 ""}  } { { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754489315898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l54 " "Found entity 1: altsyncram_9l54" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489316678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489316678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9l54 Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated " "Elaborating entity \"altsyncram_9l54\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489316678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjb " "Found entity 1: mux_vjb" {  } { { "db/mux_vjb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/mux_vjb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489316930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489316930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjb Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|mux_vjb:mux4 " "Elaborating entity \"mux_vjb\" for hierarchy \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|mux_vjb:mux4\"" {  } { { "db/altsyncram_9l54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489316930 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a0 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a1 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a2 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a3 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a4 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a5 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a6 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a7 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a8 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a9 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a10 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a11 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a12 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a13 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a14 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a15 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a16 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a17 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a18 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a19 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a20 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a21 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a22 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a23 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a24 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a25 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a26 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a27 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a28 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a29 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a30 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a31 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a32 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a33 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a34 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a35 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a36 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a37 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a38 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a39 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a40 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a41 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a42 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a43 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a44 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a45 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a46 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a47 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a48 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a49 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a50 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a51 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a52 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a53 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a54 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a55 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a56 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a57 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a58 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a59 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a60 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a61 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a62 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a63 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a64 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a65 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a66 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a67 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a68 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a69 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a70 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a71 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a72 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a73 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a74 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a75 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a76 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a77 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a78 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a79 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a80 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a81 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 2971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a82 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a83 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a84 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a85 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a86 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a87 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a88 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a89 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a90 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a91 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a92 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a93 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a94 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a95 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a96 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a97 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a98 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a99 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a100 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a101 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a102 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a103 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a104 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a105 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a106 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a107 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a108 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a109 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 3979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a110 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a111 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a112 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a113 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a114 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a115 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a116 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a117 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a118 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a119 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a120 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a121 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a122 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a123 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a124 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a125 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a126 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a127 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a128 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a129 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a130 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a131 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a132 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a133 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a134 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a135 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a136 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a137 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 4987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a138 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a139 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a140 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a141 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a142 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a143 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a144 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a145 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a146 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a147 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a148 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a149 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a150 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a151 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a152 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a153 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a154 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a155 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a156 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a157 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a158 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a159 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a160 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a161 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a162 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a163 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a164 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a165 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 5995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a166 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a167 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a168 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a169 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a170 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a171 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a172 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a173 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a174 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a175 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a176 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a177 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a178 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a179 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a180 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a181 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a182 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a183 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a184 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a185 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a186 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a187 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a188 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a189 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a190 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a191 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a192 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 6967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a193 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a194 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a195 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a196 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a197 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a198 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a199 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a200 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a201 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a202 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a203 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a204 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a205 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a206 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a207 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a208 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a209 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a210 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a211 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a212 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a213 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a214 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a215 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a216 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a217 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a218 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a219 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a220 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a221 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a222 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a223 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a224 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a225 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a226 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a227 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a228 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a229 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a230 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a231 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a232 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a233 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a234 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a235 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a236 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a237 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a238 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a239 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a240 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a241 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a242 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a243 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a244 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a245 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a246 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a247 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a248 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 8983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a249 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a250 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a251 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a252 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a253 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a254 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a255 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a256 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a257 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a258 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a259 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a260 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a261 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a262 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a263 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a264 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a265 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a266 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a267 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a268 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a269 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a270 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a271 " "Synthesized away node \"Rate_RAM_2_PORT:Rate_mem_inst\|altsyncram:altsyncram_component\|altsyncram_9l54:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_9l54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_9l54.tdf" 9811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 70 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 78 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319142 "|RP_top|Rate_RAM_2_PORT:Rate_mem_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ram_block1a271"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1754489319142 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1754489319142 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a0 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 91 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a2 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a3 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a4 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a5 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a6 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a7 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a8 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a9 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a10 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a11 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a12 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a13 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a14 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a15 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a16 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a17 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a18 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a19 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a20 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a21 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a22 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a23 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a24 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a25 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a26 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a27 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a28 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a29 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a30 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a31 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a32 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a33 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a34 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a35 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a36 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a37 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a38 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a39 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a40 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a41 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a42 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a43 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a44 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a45 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a46 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a47 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a48 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a49 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a50 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a51 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a52 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a53 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a54 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a55 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a56 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a57 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a58 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a59 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a60 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a61 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a62 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a63 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a64 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a65 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a66 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a67 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a68 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a69 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a70 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a71 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a72 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a73 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a74 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a75 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a76 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a77 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a78 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a79 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a80 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a81 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 2971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a82 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a83 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a84 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a85 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a86 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a87 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a88 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a89 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a90 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a91 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a92 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a93 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a94 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a95 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a96 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a97 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a98 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a99 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a100 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a101 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a102 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a103 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a104 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a105 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a106 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a107 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a108 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a109 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 3979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a110 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a111 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a112 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a113 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a114 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a115 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a116 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a117 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a118 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a119 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a120 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a121 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a122 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a123 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a124 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a125 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a126 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a127 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a128 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a129 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a130 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a131 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a132 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a133 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a134 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a135 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a136 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a137 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 4987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a138 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a139 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a140 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a141 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a142 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a143 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a144 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a145 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a146 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a147 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a148 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a149 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a150 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a151 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a152 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a153 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a154 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a155 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a156 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a157 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a158 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a159 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a160 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a161 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a162 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a163 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a164 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a165 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 5995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a166 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a167 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a168 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a169 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a170 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a171 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a172 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a173 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a174 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a175 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a176 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a177 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a178 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a179 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a180 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a181 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a182 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a183 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a184 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a185 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a186 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a187 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a188 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a189 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a190 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a191 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a192 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 6967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a193 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a194 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a195 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a196 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a197 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a198 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a199 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a200 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a201 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a202 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a203 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a204 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a205 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a206 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a207 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a208 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a209 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a210 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a211 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a212 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a213 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a214 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a215 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a216 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a217 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a218 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a219 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a220 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 7975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a221 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a222 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a223 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a224 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a225 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a226 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a227 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a228 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a229 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a230 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a231 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a232 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a233 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a234 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a235 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a236 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a237 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a238 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a239 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a240 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a241 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a242 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a243 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a244 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a245 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a246 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a247 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a248 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 8983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a249 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a250 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a251 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a252 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a253 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a254 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a255 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a256 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a257 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a258 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a259 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a260 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a261 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a262 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a263 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a264 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a265 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a266 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a267 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a268 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a269 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a270 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a271 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a272 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a273 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a274 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a275 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a276 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 9991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a277 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a278 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a279 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a280 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a281 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a282 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a283 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a284 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a285 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a286 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a287 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a288 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a289 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a290 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a291 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a292 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a293 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a294 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a295 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a296 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a297 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a298 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a299 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a300 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a301 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a302 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a303 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a304 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 10999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a305 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a306 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a307 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a308 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a309 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a310 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a311 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a312 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a313 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a314 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a315 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a316 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a317 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a318 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a319 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a320 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a321 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a322 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a323 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a324 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a325 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a326 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a327 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a328 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a329 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a330 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a331 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 11971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a332 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a333 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a334 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a335 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a336 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a337 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a338 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a339 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a340 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a341 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a342 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a343 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a344 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a345 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a346 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a347 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a348 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a349 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a350 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a351 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a352 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a353 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a354 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a355 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a356 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a357 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a358 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a359 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 12979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a360 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a361 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a362 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a363 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a364 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a365 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a366 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a367 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a368 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a369 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a370 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a371 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a372 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a373 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a374 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a375 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a376 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a377 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a378 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a379 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a380 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a381 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a382 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a383 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a384 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a385 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a386 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a387 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 13987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a388 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a389 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a390 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a391 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a392 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a393 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a394 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a395 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a396 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a397 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a398 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a399 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a400 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a401 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a402 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a403 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a404 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a405 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a406 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a407 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a408 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a409 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a410 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a411 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a412 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a413 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a414 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a415 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 14995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a416 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a417 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a418 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a419 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a420 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a421 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a422 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a423 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a424 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a425 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a426 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a427 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a428 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a429 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a430 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a431 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a432 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a433 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a434 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a435 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a436 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a437 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a438 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a439 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a440 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a441 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a442 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 15967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a443 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a444 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a445 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a446 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a447 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a448 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a449 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a450 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a451 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a452 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a453 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a454 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a455 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a456 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a457 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a458 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a459 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a460 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a461 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a462 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a463 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a464 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a465 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a466 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a467 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a468 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a469 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a470 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 16975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a471 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a472 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a473 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a474 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a475 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a476 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a477 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a478 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a479 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a480 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a481 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a482 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a483 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a484 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a485 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a486 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a487 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a488 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a489 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a490 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a491 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a492 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a493 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a494 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a495 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a496 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a497 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a498 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 17983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a499 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a500 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a501 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a502 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a503 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a504 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a505 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a506 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a507 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a508 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a509 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a510 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a511 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a512 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a513 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a514 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a515 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a516 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a517 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a518 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a519 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a520 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a521 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a522 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a523 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a524 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a525 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a526 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 18991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a527 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a528 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a529 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a530 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a531 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a532 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a533 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a534 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a535 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a536 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a537 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a538 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a539 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a540 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a541 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a542 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a543 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a544 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a545 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a546 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a547 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a548 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a549 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a550 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a551 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a552 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a553 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a554 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 19999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a555 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a556 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a557 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a558 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a559 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a560 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a561 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a562 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a563 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a564 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a565 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a566 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a567 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a568 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a569 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a570 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a571 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a572 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a573 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a574 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a575 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a576 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a577 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a578 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a579 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a580 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a581 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 20971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a582 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a583 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a584 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a585 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a586 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a587 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a588 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a589 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a590 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a591 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a592 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a593 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a594 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a595 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a596 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a597 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a598 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a599 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a600 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a601 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a602 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a603 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a604 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a605 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a606 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a607 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a608 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a609 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 21979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a610 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a611 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a612 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a613 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a614 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a615 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a616 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a617 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a618 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a619 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a620 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a621 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a622 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a623 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a624 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a625 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a626 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a627 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a628 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a629 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a630 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a631 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a632 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a633 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a634 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a635 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a636 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a637 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 22987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a638 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a639 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a640 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a641 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a642 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a643 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a644 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a645 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a646 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a647 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a648 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a649 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a650 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a651 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a652 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a653 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a654 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a655 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a656 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a657 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a658 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a659 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a660 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a661 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a662 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a663 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a664 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a665 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 23995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a666 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a667 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a668 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a669 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a670 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a671 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a672 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a673 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a674 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a675 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a676 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a677 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a678 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a679 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a680 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a681 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a682 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a683 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a684 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a685 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a686 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a687 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a688 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a689 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a690 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a691 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a692 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 24967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a693 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a694 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a695 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a696 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a697 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a698 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a699 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a700 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a701 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a702 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a703 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a704 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a705 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a706 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a707 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a708 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a709 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a710 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a711 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a712 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a713 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a714 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a715 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a716 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a717 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a718 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a719 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a720 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 25975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a721 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a722 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a723 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a724 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a725 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a726 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a727 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a728 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a729 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a730 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a731 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a732 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a733 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a734 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a735 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a736 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a737 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a738 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a739 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a740 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a741 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a742 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a743 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a744 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a745 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a746 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a747 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a748 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 26983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a749 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a750 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a751 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a752 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a753 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a754 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a755 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a756 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a757 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a758 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a759 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a760 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a761 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a762 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a763 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a764 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a765 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a766 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a767 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a768 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a769 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a770 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a771 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a772 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a773 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a774 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a775 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a776 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 27991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a777 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a778 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a779 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a780 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a781 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a782 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a783 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a784 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a785 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a786 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a787 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a788 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a789 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a790 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a791 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a792 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a793 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a794 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a795 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a796 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a797 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a798 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a799 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a800 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a801 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a802 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a803 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a804 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 28999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a805 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a806 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a807 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a808 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a809 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a810 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a811 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a812 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a813 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a814 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a815 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a816 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a817 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a818 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a819 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a820 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a821 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a822 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a823 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a824 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a825 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a826 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a827 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a828 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a829 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a830 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a831 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 29971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a832 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a833 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a834 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a835 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a836 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a837 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a838 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a839 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a840 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a841 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a842 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a843 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a844 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a845 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a846 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a847 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a848 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a849 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a850 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a851 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a852 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a853 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a854 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a855 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a856 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a857 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a858 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a859 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 30979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a860 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a861 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a862 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a863 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a864 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a865 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a866 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a867 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a868 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a869 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a870 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a871 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a872 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a873 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a874 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a875 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a876 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a877 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a878 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a879 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a880 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a881 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a882 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a883 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a884 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a885 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a886 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a887 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 31987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a888 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a889 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a890 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a891 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a892 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a893 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a894 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a895 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a896 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a897 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a898 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a899 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a900 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a901 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a902 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a903 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a904 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a905 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a906 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a907 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a908 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a909 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a910 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a911 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a912 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a913 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a914 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a915 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 32995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a916 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a917 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a918 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a919 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a920 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a921 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a922 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a923 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a924 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a925 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a926 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a927 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a928 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a929 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a930 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a931 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a932 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a933 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a934 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a935 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a936 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a936"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a937 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a937"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a938 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a938"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a939 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a939"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a940 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a940"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a941 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a941"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a942 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 33967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a942"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a943 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a943"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a944 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a945 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a946 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a946"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a947 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a947"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a948 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a948"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a949 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a949"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a950 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a950"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a951 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a951"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a952 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a952"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a953 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a953"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a954 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a954"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a955 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a955"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a956 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a956"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a957 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a957"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a958 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a958"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a959 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a959"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a960 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a961 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a962 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a962"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a963 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a963"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a964 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a964"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a965 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a965"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a966 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a966"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a967 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a967"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a968 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a969 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a969"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a970 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 34975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a970"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a971 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a972 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a973 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a974 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a975 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a976 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a977 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a978 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a978"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a979 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a979"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a980 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a980"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a981 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a981"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a982 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a982"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a983 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a983"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a984 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a984"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a985 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a986 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a986"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a987 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a987"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a988 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a988"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a989 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a989"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a990 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a990"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a991 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a991"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a992 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a993 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a993"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a994 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a994"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a995 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a995"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a996 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a996"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a997 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a997"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a998 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 35983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a998"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a999 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a999"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1000 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1000"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1001 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1002 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1002"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1003 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1003"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1004 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1004"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1005 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1005"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1006 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1006"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1007 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1007"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1008 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1009 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1010 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1010"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1011 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1011"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1012 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1012"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1013 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1013"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1014 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1014"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1015 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1015"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1016 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1016"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1017 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1017"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1018 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1018"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1019 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1019"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1020 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1020"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1021 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1021"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1022 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1023 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1023"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1024 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1024"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1025 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1025"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1026 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 36991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1026"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1027 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1027"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1028 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1028"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1029 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1029"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1030 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1030"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1031 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1031"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1032 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1033 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1033"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1034 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1034"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1035 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1035"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1036 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1036"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1037 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1037"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1038 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1039 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1039"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1040 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1041 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1041"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1042 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1042"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1043 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1044 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1044"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1045 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1046 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1046"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1047 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1047"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1048 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1048"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1049 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1049"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1050 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1050"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1051 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1051"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1052 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1052"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1053 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1053"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1054 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 37999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1054"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1055 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1055"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1056 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1057 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1057"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1058 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1058"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1059 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1060 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1060"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1061 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1062 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1062"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1063 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1063"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1064 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1064"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1065 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1065"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1066 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1066"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1067 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1067"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1068 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1068"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1069 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1069"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1070 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1070"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1071 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1071"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1072 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1073 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1073"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1074 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1074"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1075 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1075"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1076 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1077 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1077"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1078 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1078"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1079 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1079"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1080 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1081 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 38971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1081"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1082 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1082"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1083 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1083"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1084 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1084"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1085 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1085"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1086 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1086"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1087 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1087"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1088 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1088"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1089 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1089"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1090 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1090"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1091 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1091"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1092 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1092"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1093 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1093"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1094 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1094"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1095 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1095"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1096 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1096"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1097 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1097"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1098 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1098"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1099 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1099"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1100 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1101 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1102 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1103 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1104 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1105 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1106 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1107 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1108 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1109 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 39979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1110 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1111 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1112 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1113 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1114 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1115 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1116 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1117 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1118 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1119 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1120 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1121 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1122 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1123 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1124 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1125 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1126 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1127 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1128 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1129 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1130 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1131 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1132 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1133 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1134 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1135 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1136 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1137 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 40987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1138 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1139 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1140 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1141 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1142 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1143 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1144 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1145 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1146 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1147 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1148 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1149 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1150 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1151 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1152 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1153 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1154 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1155 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1156 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1157 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1158 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1159 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1160 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1161 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1162 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1163 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1164 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1165 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 41995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1166 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1167 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1168 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1169 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1170 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1171 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1172 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1173 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1174 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1175 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1176 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1177 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1178 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1179 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1180 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1181 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1182 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1183 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1184 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1185 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1186 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1187 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1188 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1189 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1190 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1191 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1192 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 42967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1193 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1194 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1195 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1196 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1197 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1198 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1199 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1200 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1201 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1202 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1203 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1204 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1205 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1206 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1207 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1208 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1209 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1210 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1211 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1212 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1213 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1214 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1215 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1216 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1217 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1218 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1219 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1220 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 43975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1221 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1222 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1223 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1224 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1225 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1226 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1227 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1228 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1229 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1230 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1231 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1232 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1233 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1234 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1235 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1236 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1237 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1238 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1239 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1240 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1241 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1242 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1243 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1244 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1245 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1246 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1247 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1248 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 44983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1249 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1250 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1251 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1252 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1253 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1254 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1255 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1256 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1257 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1258 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1259 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1260 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1261 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1262 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1263 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1264 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1265 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1266 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1267 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1268 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1269 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1270 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1271 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1272 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1273 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1274 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1275 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1276 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 45991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1277 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1278 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1279 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1280 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1281 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1282 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1283 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1284 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1285 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1286 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1287 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1288 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1289 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1290 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1291 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1292 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1293 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1294 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1295 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1296 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1297 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1298 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1299 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1300 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1301 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1302 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1303 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1304 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 46999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1305 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1306 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1307 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1308 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1309 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1310 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1311 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1312 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1313 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1314 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1315 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1316 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1317 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1318 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1319 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1320 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1321 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1322 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1323 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1324 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1325 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1326 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1327 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1328 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1329 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1330 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1331 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 47971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1332 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1333 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1334 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1335 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1336 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1337 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1338 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1339 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1340 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1341 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1342 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1343 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1344 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1345 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1346 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1347 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1348 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1349 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1350 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1351 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1352 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1353 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1354 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1355 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1356 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1357 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1358 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1359 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 48979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1360 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1361 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1362 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1363 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1364 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1365 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1366 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1367 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1368 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1369 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1370 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1371 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1372 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1373 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1374 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1375 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1376 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1377 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1378 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1379 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1380 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1381 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1382 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1383 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1384 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1385 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1386 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1387 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 49987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1388 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1389 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1390 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1391 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1392 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1393 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1394 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1395 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1396 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1397 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1398 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1399 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1400 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1401 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1402 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1403 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1404 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1405 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1406 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1407 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1408 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1409 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1410 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1411 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1412 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1413 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1414 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1415 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 50995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1416 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1417 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1418 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1419 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1420 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1421 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1422 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1423 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1424 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1425 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1426 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1427 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1428 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1429 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1430 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1431 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1432 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1433 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1434 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1435 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1436 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1437 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1438 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1439 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1440 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1441 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1442 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 51967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1443 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1444 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1445 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1446 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1447 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1448 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1449 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1450 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1451 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1452 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1453 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1454 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1455 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1456 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1457 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1458 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1459 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1460 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1461 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1462 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1463 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1464 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1465 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1466 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1467 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1468 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1469 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1470 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 52975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1471 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1472 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1473 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1474 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1475 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1476 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1477 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1478 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1479 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1480 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1481 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1482 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1483 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1484 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1485 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1486 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1487 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1488 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1489 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1490 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1491 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1492 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1493 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1494 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1495 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1496 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1497 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1498 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 53983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1499 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1500 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1501 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1502 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1503 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1504 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1505 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1506 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1507 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1508 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1509 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1510 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1511 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1512 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1513 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1514 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1515 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1516 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1517 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1518 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1519 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1520 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1521 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1522 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1523 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1524 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1525 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1526 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 54991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1527 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1528 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1529 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1530 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1531 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1532 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1533 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1534 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1535 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1536 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1537 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1538 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1539 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1540 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1541 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1542 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1543 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1544 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1545 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1546 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1547 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1548 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1549 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1550 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1551 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1552 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1553 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1554 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 55999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1555 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1556 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1557 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1558 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1559 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1560 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1561 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1562 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1563 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1564 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1565 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1566 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1567 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1568 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1569 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1570 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1571 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1572 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1573 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1574 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1575 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1576 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1577 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1578 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1579 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1580 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1581 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 56971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1582 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1583 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1584 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1585 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1586 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1587 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1588 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1589 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1590 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1591 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1592 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1593 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1594 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1595 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1596 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1597 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1598 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1599 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1600 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1601 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1602 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1603 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1604 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1605 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1606 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1607 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1608 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1609 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 57979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1610 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1611 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1612 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1613 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1614 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1615 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1616 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1617 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1618 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1619 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1620 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1621 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1622 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1623 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1624 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1625 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1626 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1627 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1628 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1629 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1630 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1631 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1632 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1633 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1634 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1635 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1636 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1637 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 58987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1638 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1639 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1640 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1641 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1642 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1643 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1644 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1645 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1646 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1647 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1648 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1649 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1650 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1651 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1652 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1653 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1654 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1655 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1656 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1657 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1658 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1659 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1660 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1661 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1662 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1663 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1664 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1665 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 59995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1666 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1667 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1668 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1669 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1670 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1671 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1672 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1673 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1674 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1675 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1676 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1677 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1678 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1679 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1680 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1681 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1682 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1683 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1684 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1685 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1686 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1687 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1688 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1689 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1690 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1691 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1692 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 60967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1693 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61003 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1694 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1695 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1696 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1697 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1698 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1699 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1700 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1701 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1702 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1703 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61363 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1704 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1705 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1706 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1707 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1708 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1709 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1710 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1711 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1712 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1713 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61723 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1714 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1715 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1716 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1717 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1718 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1719 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1720 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 61975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1721 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62011 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1722 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1723 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62083 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1724 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1725 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1726 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1727 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1728 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1729 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319474 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1730 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1731 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1732 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1733 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62443 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1734 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1735 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1736 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1737 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1738 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1739 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1740 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1741 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1742 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1743 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1744 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1745 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1746 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1747 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1748 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 62983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1749 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1750 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1751 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1752 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1753 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1754 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1755 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1756 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1757 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1758 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1759 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1760 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1761 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1762 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1763 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1764 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1765 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1766 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1767 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1768 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1769 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1770 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1771 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1772 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1773 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1774 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1775 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1776 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 63991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1777 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1778 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1779 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1780 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1781 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1782 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1783 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1784 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1785 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1786 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1787 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1788 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1789 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1790 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1791 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1792 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1793 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1794 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1795 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1796 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1797 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1798 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1799 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1800 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1801 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64891 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1802 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1803 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1804 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 64999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1805 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1806 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1807 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1808 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1809 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1810 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1811 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1812 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1813 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1814 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1815 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1816 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1817 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1818 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1819 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1820 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1821 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1822 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1823 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1824 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1825 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1826 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1827 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1828 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1829 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1830 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1831 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 65971 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1832 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1833 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66043 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1834 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1835 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1836 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1837 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1838 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1839 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1840 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1841 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1842 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1843 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1844 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1845 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1846 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1847 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1848 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1849 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1850 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1851 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66691 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1852 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1853 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1854 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1855 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1856 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1857 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1858 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1859 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 66979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1860 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1861 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1862 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1863 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1864 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1865 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1866 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1867 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1868 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1869 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1870 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1871 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1872 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1873 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1874 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1875 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1876 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1877 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67627 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1878 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1879 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1880 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1881 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1882 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1883 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67843 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1884 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1885 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1886 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1887 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 67987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1888 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1889 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1890 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1891 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68131 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1892 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1893 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1894 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1895 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1896 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1897 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1898 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1899 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1900 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1901 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1902 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1903 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1904 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1905 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1906 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1907 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68707 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1908 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1909 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1910 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1911 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68851 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1912 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1913 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1914 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1915 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 68995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1916 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1917 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1918 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1919 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1920 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1921 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1922 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1923 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1924 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1925 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1926 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1927 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1928 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1929 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1930 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1931 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69571 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1932 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1933 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69643 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1934 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1935 " "Synthesized away node \"RP_wrapper:RP_wrapper_inst\|RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/db/altsyncram_1o54.tdf" 69715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } } { "RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } } { "RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } } { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489319475 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|RP_RAM_2_PORT:RP_mem_inst|altsyncram:altsyncram_component|altsyncram_1o54:auto_generated|ram_block1a1935"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1754489319474 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1754489319474 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4252 " "4252 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754489320537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754489321132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489321132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_valid_i " "No output dependent on input pin \"cnp_valid_i\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_valid_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[0\] " "No output dependent on input pin \"cnp_flow_id_i\[0\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[1\] " "No output dependent on input pin \"cnp_flow_id_i\[1\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[2\] " "No output dependent on input pin \"cnp_flow_id_i\[2\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[3\] " "No output dependent on input pin \"cnp_flow_id_i\[3\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[4\] " "No output dependent on input pin \"cnp_flow_id_i\[4\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[5\] " "No output dependent on input pin \"cnp_flow_id_i\[5\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[6\] " "No output dependent on input pin \"cnp_flow_id_i\[6\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[7\] " "No output dependent on input pin \"cnp_flow_id_i\[7\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[8\] " "No output dependent on input pin \"cnp_flow_id_i\[8\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[9\] " "No output dependent on input pin \"cnp_flow_id_i\[9\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[10\] " "No output dependent on input pin \"cnp_flow_id_i\[10\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[11\] " "No output dependent on input pin \"cnp_flow_id_i\[11\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[12\] " "No output dependent on input pin \"cnp_flow_id_i\[12\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[13\] " "No output dependent on input pin \"cnp_flow_id_i\[13\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[14\] " "No output dependent on input pin \"cnp_flow_id_i\[14\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[15\] " "No output dependent on input pin \"cnp_flow_id_i\[15\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[16\] " "No output dependent on input pin \"cnp_flow_id_i\[16\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[17\] " "No output dependent on input pin \"cnp_flow_id_i\[17\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnp_flow_id_i\[18\] " "No output dependent on input pin \"cnp_flow_id_i\[18\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|cnp_flow_id_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_valid_i " "No output dependent on input pin \"data_valid_i\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_valid_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[0\] " "No output dependent on input pin \"data_flow_id_i\[0\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[1\] " "No output dependent on input pin \"data_flow_id_i\[1\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[2\] " "No output dependent on input pin \"data_flow_id_i\[2\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[3\] " "No output dependent on input pin \"data_flow_id_i\[3\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[4\] " "No output dependent on input pin \"data_flow_id_i\[4\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[5\] " "No output dependent on input pin \"data_flow_id_i\[5\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[6\] " "No output dependent on input pin \"data_flow_id_i\[6\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[7\] " "No output dependent on input pin \"data_flow_id_i\[7\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[8\] " "No output dependent on input pin \"data_flow_id_i\[8\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[9\] " "No output dependent on input pin \"data_flow_id_i\[9\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[10\] " "No output dependent on input pin \"data_flow_id_i\[10\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[11\] " "No output dependent on input pin \"data_flow_id_i\[11\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[12\] " "No output dependent on input pin \"data_flow_id_i\[12\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[13\] " "No output dependent on input pin \"data_flow_id_i\[13\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[14\] " "No output dependent on input pin \"data_flow_id_i\[14\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[15\] " "No output dependent on input pin \"data_flow_id_i\[15\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[16\] " "No output dependent on input pin \"data_flow_id_i\[16\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[17\] " "No output dependent on input pin \"data_flow_id_i\[17\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_flow_id_i\[18\] " "No output dependent on input pin \"data_flow_id_i\[18\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_flow_id_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_sent_i\[0\] " "No output dependent on input pin \"data_sent_i\[0\]\"" {  } { { "RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754489321289 "|RP_top|data_sent_i[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1754489321289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754489321291 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754489321291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754489321291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2263 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2263 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754489321853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 06 16:08:41 2025 " "Processing ended: Wed Aug 06 16:08:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754489321853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754489321853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754489321853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489321853 ""}
