[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/ram_example/runs/openlane_test/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram_example/runs/openlane_test/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/ram_example/runs/openlane_test/logs/floorplan/3-initial_fp.log)...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 737.84, CORE_HEIGHT to 737.12.
[INFO]: Running IO Placement...
[INFO]: Performing Manual Macro Placement (log: designs/ram_example/runs/openlane_test/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/ram_example/runs/openlane_test/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/ram_example/runs/openlane_test/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: designs/ram_example/runs/openlane_test/logs/placement/8-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/ram_example/runs/openlane_test/logs/placement/9-resizer.log)...
[INFO]: Writing Verilog...
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/ram_example/runs/openlane_test/logs/placement/11-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/ram_example/runs/openlane_test/logs/placement/12-detailed.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/ram_example/runs/openlane_test/logs/cts/13-resizer.log)...
[INFO]: Writing Verilog...
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/ram_example/runs/openlane_test/logs/placement/15-remove_buffers.log)...
[INFO]: Routing...
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/ram_example/runs/openlane_test/logs/placement/16-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/ram_example/runs/openlane_test/logs/routing/17-diode_legalization.log)...
[INFO]: Running Fill Insertion (log: designs/ram_example/runs/openlane_test/logs/routing/18-fill.log)...
[INFO]: Running Global Routing...
[ERROR]: during executing openroad script /openlane/scripts/openroad/groute.tcl
[ERROR]: Log: designs/ram_example/runs/openlane_test/logs/routing/19-global.log
[ERROR]: Last 10 lines:
[WARNING GRT-0035] Pin openram_1kB/dout1[16] is outside die area.
[WARNING GRT-0035] Pin openram_1kB/dout1[17] is outside die area.
[WARNING GRT-0035] Pin openram_1kB/dout1[18] is outside die area.
[WARNING GRT-0035] Pin openram_1kB/dout1[19] is outside die area.
[WARNING GRT-0035] Pin openram_1kB/dout1[1] is outside die area.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[ERROR GRT-0039] Found pin outside die area in instance openram_1kB.
Error: groute.tcl, 55 GRT-0039
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/ram_example/runs/openlane_test/issue_reproducible' if you're going to submit an issue.
[INFO]: Saving current set of views in 'designs/ram_example/runs/openlane_test/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/ram_example/runs/openlane_test/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/ram_example/runs/openlane_test/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
