[2025-09-17 10:32:02] START suite=qualcomm_srv trace=srv124_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv124_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2627092 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5068013 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5068013 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5068014 heartbeat IPC: 4.097 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13609120 heartbeat IPC: 1.171 cumulative IPC: 1.171 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22155412 heartbeat IPC: 1.17 cumulative IPC: 1.17 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30697602 heartbeat IPC: 1.171 cumulative IPC: 1.171 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 39105787 heartbeat IPC: 1.189 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 47676993 heartbeat IPC: 1.167 cumulative IPC: 1.173 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 56234992 heartbeat IPC: 1.168 cumulative IPC: 1.173 (Simulation time: 00 hr 08 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv124_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 65047276 heartbeat IPC: 1.135 cumulative IPC: 1.167 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 73621725 heartbeat IPC: 1.166 cumulative IPC: 1.167 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 82135674 heartbeat IPC: 1.175 cumulative IPC: 1.168 (Simulation time: 00 hr 11 min 30 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85633653 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85633653 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv124_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.168 instructions: 100000003 cycles: 85633653
CPU 0 Branch Prediction Accuracy: 92.48% MPKI: 13.5 Average ROB Occupancy at Mispredict: 29.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1344
BRANCH_INDIRECT: 0.3649
BRANCH_CONDITIONAL: 11.57
BRANCH_DIRECT_CALL: 0.482
BRANCH_INDIRECT_CALL: 0.5301
BRANCH_RETURN: 0.4207


====Backend Stall Breakdown====
ROB_STALL: 75492
LQ_STALL: 0
SQ_STALL: 360036


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 71.31765
REPLAY_LOAD: 38.29927
NON_REPLAY_LOAD: 12.1720085

== Total ==
ADDR_TRANS: 6062
REPLAY_LOAD: 5247
NON_REPLAY_LOAD: 64183

== Counts ==
ADDR_TRANS: 85
REPLAY_LOAD: 137
NON_REPLAY_LOAD: 5273

cpu0->cpu0_STLB TOTAL        ACCESS:    2050168 HIT:    2034909 MISS:      15259 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2050168 HIT:    2034909 MISS:      15259 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 74.57 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9622799 HIT:    8669691 MISS:     953108 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7843857 HIT:    7003250 MISS:     840607 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596302 HIT:     504946 MISS:      91356 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1157541 HIT:    1147708 MISS:       9833 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25099 HIT:      13787 MISS:      11312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15083604 HIT:    7616443 MISS:    7467161 MSHR_MERGE:    1792775
cpu0->cpu0_L1I LOAD         ACCESS:   15083604 HIT:    7616443 MISS:    7467161 MSHR_MERGE:    1792775
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29741435 HIT:   25245282 MISS:    4496153 MSHR_MERGE:    1705265
cpu0->cpu0_L1D LOAD         ACCESS:   16551198 HIT:   13883927 MISS:    2667271 MSHR_MERGE:     497788
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13159494 HIT:   11355857 MISS:    1803637 MSHR_MERGE:    1207331
cpu0->cpu0_L1D TRANSLATION  ACCESS:      30743 HIT:       5498 MISS:      25245 MSHR_MERGE:        146
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12392674 HIT:   10292176 MISS:    2100498 MSHR_MERGE:    1055680
cpu0->cpu0_ITLB LOAD         ACCESS:   12392674 HIT:   10292176 MISS:    2100498 MSHR_MERGE:    1055680
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.357 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28268740 HIT:   26925386 MISS:    1343354 MSHR_MERGE:     338004
cpu0->cpu0_DTLB LOAD         ACCESS:   28268740 HIT:   26925386 MISS:    1343354 MSHR_MERGE:     338004
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.742 cycles
cpu0->LLC TOTAL        ACCESS:    1103258 HIT:    1077613 MISS:      25645 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     840607 HIT:     822713 MISS:      17894 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91356 HIT:      86498 MISS:       4858 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     159983 HIT:     159793 MISS:        190 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11312 HIT:       8609 MISS:       2703 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        752
  ROW_BUFFER_MISS:      24703
  AVG DBUS CONGESTED CYCLE: 3.203
Channel 0 WQ ROW_BUFFER_HIT:         90
  ROW_BUFFER_MISS:       1533
  FULL:          0
Channel 0 REFRESHES ISSUED:       7136

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501537       557195        80289         2240
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           76         2990          725          254
  STLB miss resolved @ L2C                0         2206         3422         1069          143
  STLB miss resolved @ LLC                0          802         1825         3029          676
  STLB miss resolved @ MEM                0            0          595         2042         1170

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             180096        56644      1423197       119078          244
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1662          296           24
  STLB miss resolved @ L2C                0         1470         8794         1293            2
  STLB miss resolved @ LLC                0          212         2745         1572           31
  STLB miss resolved @ MEM                0            0           76          114           86
[2025-09-17 10:44:42] END   suite=qualcomm_srv trace=srv124_ap (rc=0)
