Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:07:21 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.912
Frequency (MHz):            112.208
Required Period (ns):       8.333
Required Frequency (MHz):   120.005
External Setup (ns):        N/A
Max Clock-To-Out (ns):      11.900

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1:D
  Delay (ns):              8.562
  Slack (ns):             -0.579
  Arrival (ns):           13.116
  Required (ns):          12.537
  Setup (ns):              0.298
  Minimum Period (ns):     8.912

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X[24]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[0]
  Delay (ns):              9.035
  Slack (ns):             -0.554
  Arrival (ns):           13.573
  Required (ns):          13.019
  Setup (ns):              0.004
  Minimum Period (ns):     8.887

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_0_rep1:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[13]
  Delay (ns):              8.852
  Slack (ns):             -0.456
  Arrival (ns):           13.362
  Required (ns):          12.906
  Setup (ns):              0.118
  Minimum Period (ns):     8.789

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[0]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[0]
  Delay (ns):              8.920
  Slack (ns):             -0.404
  Arrival (ns):           13.423
  Required (ns):          13.019
  Setup (ns):              0.004
  Minimum Period (ns):     8.737

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y[1]:D
  Delay (ns):              8.377
  Slack (ns):             -0.394
  Arrival (ns):           12.931
  Required (ns):          12.537
  Setup (ns):              0.298
  Minimum Period (ns):     8.727


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1:D
  data required time                                 12.537
  data arrival time                          -       13.116
  slack                                              -0.579
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.566                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25:An (f)
               +     0.372          cell: ADLIB:RGB
  3.938                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25:YR (r)
               +     0.616          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25_rgbr_net_1
  4.554                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.656                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     1.861          net: LED_RED_c
  6.517                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_read_rs2_addr[3]:A (r)
               +     0.157          cell: ADLIB:CFG2
  6.674                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.reg_file_read_rs2_addr[3]:Y (f)
               +     1.100          net: Rattlesnake_0/reg_file_read_rs2_addr[3]
  7.774                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.un1_read_rs2_data_out_1:C (f)
               +     0.117          cell: ADLIB:CFG4
  7.891                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.un1_read_rs2_data_out_1:Y (r)
               +     0.722          net: Rattlesnake_0/un1_read_rs2_data_out_1_Z
  8.613                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.un1_read_rs2_data_out:D (r)
               +     0.186          cell: ADLIB:CFG4
  8.799                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.un1_read_rs2_data_out:Y (r)
               +     1.217          net: Rattlesnake_0/un1_read_rs2_data_out_i
  10.016                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.read_rs2_data_out_0[1]:A (r)
               +     0.088          cell: ADLIB:CFG3
  10.104                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.read_rs2_data_out_0[1]:Y (r)
               +     1.460          net: Rattlesnake_0/N_164_0
  11.564                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_2[1]:C (r)
               +     0.088          cell: ADLIB:CFG4
  11.652                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_2[1]:Y (r)
               +     1.464          net: Rattlesnake_0/exe_data_to_storeoi[1]
  13.116                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1:D (r)
                                    
  13.116                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YEn (f)
               +     0.446          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast
  11.907                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB22:An (f)
               +     0.372          cell: ADLIB:RGB
  12.279                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB22:YL (r)
               +     0.556          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB22_rgbl_net_1
  12.835                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1:CLK (r)
               -     0.298          Library setup time: ADLIB:SLE
  12.537                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_1_rep1:D
                                    
  12.537                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              7.346
  Arrival (ns):           11.900
  Clock to Out (ns):      11.900

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              6.965
  Arrival (ns):           11.519
  Clock to Out (ns):      11.519

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              4.886
  Arrival (ns):            9.426
  Clock to Out (ns):       9.426


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       11.900
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.438          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.566                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25:An (f)
               +     0.372          cell: ADLIB:RGB
  3.938                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25:YR (r)
               +     0.616          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25_rgbr_net_1
  4.554                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.656                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     2.669          net: LED_RED_c
  7.325                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.118          cell: ADLIB:CFG1
  7.443                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     0.874          net: LED_GREEN_c
  8.317                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  8.705                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  9.072                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  11.900                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  11.900                       LED_GREEN (f)
                                    
  11.900                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mepc[17]:ALn
  Delay (ns):              4.955
  Slack (ns):              2.993
  Arrival (ns):            9.453
  Required (ns):          12.446
  Recovery (ns):           0.415
  Minimum Period (ns):     5.340
  Skew (ns):              -0.030

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[17]:ALn
  Delay (ns):              4.955
  Slack (ns):              2.993
  Arrival (ns):            9.453
  Required (ns):          12.446
  Recovery (ns):           0.415
  Minimum Period (ns):     5.340
  Skew (ns):              -0.030

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.PC_load_store[23]:ALn
  Delay (ns):              4.955
  Slack (ns):              2.993
  Arrival (ns):            9.453
  Required (ns):          12.446
  Recovery (ns):           0.415
  Minimum Period (ns):     5.340
  Skew (ns):              -0.030

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC_ret_17[23]:ALn
  Delay (ns):              4.955
  Slack (ns):              2.993
  Arrival (ns):            9.453
  Required (ns):          12.446
  Recovery (ns):           0.415
  Minimum Period (ns):     5.340
  Skew (ns):              -0.030

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_addr_ret_156[12]:ALn
  Delay (ns):              4.948
  Slack (ns):              2.993
  Arrival (ns):            9.446
  Required (ns):          12.439
  Recovery (ns):           0.415
  Minimum Period (ns):     5.340
  Skew (ns):              -0.023


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mepc[17]:ALn
  data required time                                 12.446
  data arrival time                          -        9.453
  slack                                               2.993
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.422          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.550                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.372          cell: ADLIB:RGB
  3.922                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB3:YR (r)
               +     0.576          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1
  4.498                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.625                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     1.396          net: Rattlesnake_0/cpu_reset
  6.021                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  6.138                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.417          net: Rattlesnake_0/N_6035
  7.555                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  7.995                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.453          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  8.448                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB29:An (f)
               +     0.372          cell: ADLIB:RGB
  8.820                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB29:YR (r)
               +     0.633          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB29_rgbr_net_1
  9.453                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mepc[17]:ALn (r)
                                    
  9.453                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.451          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.912                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB33:An (f)
               +     0.372          cell: ADLIB:RGB
  12.284                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB33:YR (r)
               +     0.577          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB33_rgbr_net_1
  12.861                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mepc[17]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  12.446                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_CSR_i.mepc[17]:ALn
                                    
  12.446                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

