

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_92_10'
================================================================
* Date:           Thu Jun 20 21:02:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      219|      219|  0.995 us|  0.995 us|  219|  219|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_10  |      217|      217|        26|          8|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      374|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     3525|     2340|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2108|    -|
|Register             |        -|     -|     1186|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     4711|     4886|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U274  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U275  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U276  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U277  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U278  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U279  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U280  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U281  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U282  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U283  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U284  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U285  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U286  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U287  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U294  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |urem_9ns_5ns_4_13_1_U265  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U266  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U267  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U268  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U269  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U270  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U271  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U272  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U273  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U288  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U289  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U290  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U291  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U292  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U293  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|  15| 3525| 2340|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln92_1_fu_1615_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln92_fu_1757_p2               |         +|   0|  0|  16|           9|           5|
    |add_ln95_fu_2493_p2               |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1047_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1106_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1165_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1224_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1283_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1341_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1655_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred868_state26      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred929_state26      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred988_state26      |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_1609_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln95_1_fu_2571_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_2_fu_2589_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_3_fu_1666_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_4_fu_2499_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_5_fu_1683_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_6_fu_1700_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_7_fu_1717_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_8_fu_1734_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_9_fu_1751_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln95_fu_2553_p2              |      icmp|   0|  0|  16|           9|           8|
    |grp_fu_1627_p0                    |        or|   0|  0|   9|           9|           1|
    |grp_fu_1639_p0                    |        or|   0|  0|   9|           9|           2|
    |grp_fu_2510_p0                    |        or|   0|  0|   9|           9|           2|
    |grp_fu_2522_p0                    |        or|   0|  0|   9|           9|           3|
    |grp_fu_2534_p0                    |        or|   0|  0|   9|           9|           3|
    |or_ln95_10_fu_1672_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln95_11_fu_1689_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln95_12_fu_1706_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln95_13_fu_1723_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln95_14_fu_1740_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln95_5_fu_2541_p2              |        or|   0|  0|   9|           9|           3|
    |or_ln95_6_fu_2559_p2              |        or|   0|  0|   9|           9|           3|
    |or_ln95_7_fu_2577_p2              |        or|   0|  0|   9|           9|           4|
    |or_ln95_8_fu_1655_p2              |        or|   0|  0|   9|           9|           4|
    |or_ln95_9_fu_2488_p2              |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 374|         263|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar125_load   |   9|          2|    5|         10|
    |gmem4_blk_n_R                     |   9|          2|    1|          2|
    |i_fu_200                          |   9|          2|    9|         18|
    |indvar125_fu_204                  |   9|          2|    5|         10|
    |v4_1_address0                     |  49|          9|    6|         54|
    |v4_1_address1                     |  49|          9|    6|         54|
    |v4_1_d0                           |  49|          9|   32|        288|
    |v4_1_d1                           |  49|          9|   32|        288|
    |v4_2_address0                     |  49|          9|    6|         54|
    |v4_2_address1                     |  49|          9|    6|         54|
    |v4_2_d0                           |  49|          9|   32|        288|
    |v4_2_d1                           |  49|          9|   32|        288|
    |v4_3_address0                     |  49|          9|    6|         54|
    |v4_3_address1                     |  49|          9|    6|         54|
    |v4_3_d0                           |  49|          9|   32|        288|
    |v4_3_d1                           |  49|          9|   32|        288|
    |v4_4_address0                     |  49|          9|    6|         54|
    |v4_4_address1                     |  49|          9|    6|         54|
    |v4_4_d0                           |  49|          9|   32|        288|
    |v4_4_d1                           |  49|          9|   32|        288|
    |v4_5_address0                     |  49|          9|    6|         54|
    |v4_5_address1                     |  49|          9|    6|         54|
    |v4_5_d0                           |  49|          9|   32|        288|
    |v4_5_d1                           |  49|          9|   32|        288|
    |v4_6_address0                     |  49|          9|    6|         54|
    |v4_6_address1                     |  49|          9|    6|         54|
    |v4_6_d0                           |  49|          9|   32|        288|
    |v4_6_d1                           |  49|          9|   32|        288|
    |v4_7_address0                     |  49|          9|    6|         54|
    |v4_7_address1                     |  49|          9|    6|         54|
    |v4_7_d0                           |  49|          9|   32|        288|
    |v4_7_d1                           |  49|          9|   32|        288|
    |v4_8_address0                     |  49|          9|    6|         54|
    |v4_8_address1                     |  49|          9|    6|         54|
    |v4_8_d0                           |  49|          9|   32|        288|
    |v4_8_d1                           |  49|          9|   32|        288|
    |v4_9_address0                     |  49|          9|    6|         54|
    |v4_9_address1                     |  49|          9|    6|         54|
    |v4_9_d0                           |  49|          9|   32|        288|
    |v4_9_d1                           |  49|          9|   32|        288|
    |v4_address0                       |  49|          9|    6|         54|
    |v4_address1                       |  49|          9|    6|         54|
    |v4_d0                             |  49|          9|   32|        288|
    |v4_d1                             |  49|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |2108|        391|  796|       6919|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln95_reg_3041                     |   6|   0|    6|          0|
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_predicate_pred1047_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1106_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1165_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1224_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1283_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1341_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1655_state26         |   1|   0|    1|          0|
    |ap_predicate_pred868_state26          |   1|   0|    1|          0|
    |ap_predicate_pred929_state26          |   1|   0|    1|          0|
    |ap_predicate_pred988_state26          |   1|   0|    1|          0|
    |bitcast_ln96_11_reg_3102              |  32|   0|   32|          0|
    |bitcast_ln96_12_reg_3120              |  32|   0|   32|          0|
    |bitcast_ln96_13_reg_3138              |  32|   0|   32|          0|
    |bitcast_ln96_14_reg_3156              |  32|   0|   32|          0|
    |i_1_reg_2769                          |   9|   0|    9|          0|
    |i_1_reg_2769_pp0_iter1_reg            |   9|   0|    9|          0|
    |i_fu_200                              |   9|   0|    9|          0|
    |icmp_ln92_reg_2789                    |   1|   0|    1|          0|
    |icmp_ln95_1_reg_3084                  |   1|   0|    1|          0|
    |icmp_ln95_1_reg_3084_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_2_reg_3094                  |   1|   0|    1|          0|
    |icmp_ln95_2_reg_3094_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_3_reg_2811                  |   1|   0|    1|          0|
    |icmp_ln95_3_reg_2811_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_4_reg_3046                  |   1|   0|    1|          0|
    |icmp_ln95_5_reg_2821                  |   1|   0|    1|          0|
    |icmp_ln95_5_reg_2821_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_6_reg_2831                  |   1|   0|    1|          0|
    |icmp_ln95_6_reg_2831_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_7_reg_2841                  |   1|   0|    1|          0|
    |icmp_ln95_7_reg_2841_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_8_reg_2851                  |   1|   0|    1|          0|
    |icmp_ln95_8_reg_2851_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln95_9_reg_2861                  |   1|   0|    1|          0|
    |icmp_ln95_reg_3074                    |   1|   0|    1|          0|
    |icmp_ln95_reg_3074_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar125_fu_204                      |   5|   0|    5|          0|
    |or_ln95_10_reg_2815                   |   6|   0|    9|          3|
    |or_ln95_11_reg_2825                   |   7|   0|    9|          2|
    |or_ln95_12_reg_2835                   |   6|   0|    9|          3|
    |or_ln95_13_reg_2845                   |   6|   0|    9|          3|
    |or_ln95_14_reg_2855                   |   5|   0|    9|          4|
    |or_ln95_14_reg_2855_pp0_iter1_reg     |   5|   0|    9|          4|
    |or_ln95_1_reg_2799                    |   8|   0|    9|          1|
    |or_ln95_1_reg_2799_pp0_iter1_reg      |   8|   0|    9|          1|
    |or_ln95_2_reg_3050                    |   7|   0|    9|          2|
    |or_ln95_3_reg_3056                    |   8|   0|    9|          1|
    |or_ln95_3_reg_3056_pp0_iter1_reg      |   8|   0|    9|          1|
    |or_ln95_4_reg_3062                    |   7|   0|    9|          2|
    |or_ln95_5_reg_3068                    |   7|   0|    9|          2|
    |or_ln95_5_reg_3068_pp0_iter1_reg      |   7|   0|    9|          2|
    |or_ln95_6_reg_3078                    |   6|   0|    9|          3|
    |or_ln95_7_reg_3088                    |   8|   0|    9|          1|
    |or_ln95_7_reg_3088_pp0_iter1_reg      |   8|   0|    9|          1|
    |or_ln95_8_reg_2805                    |   7|   0|    9|          2|
    |or_ln95_reg_2793                      |   8|   0|    9|          1|
    |tmp_10_reg_3002                       |   6|   0|    6|          0|
    |tmp_11_reg_3007                       |   6|   0|    6|          0|
    |tmp_12_reg_3018                       |   6|   0|    6|          0|
    |tmp_13_reg_3023                       |   6|   0|    6|          0|
    |tmp_14_reg_3174                       |   6|   0|    6|          0|
    |tmp_1_reg_2865                        |   6|   0|    6|          0|
    |tmp_2_reg_2950                        |   6|   0|    6|          0|
    |tmp_3_reg_2955                        |   6|   0|    6|          0|
    |tmp_4_reg_2960                        |   6|   0|    6|          0|
    |tmp_5_reg_2965                        |   6|   0|    6|          0|
    |tmp_6_reg_2970                        |   6|   0|    6|          0|
    |tmp_7_reg_2975                        |   6|   0|    6|          0|
    |tmp_8_reg_2986                        |   6|   0|    6|          0|
    |tmp_9_reg_2991                        |   6|   0|    6|          0|
    |trunc_ln93_10_reg_2925                |  32|   0|   32|          0|
    |trunc_ln93_11_reg_2930                |  32|   0|   32|          0|
    |trunc_ln93_12_reg_2935                |  32|   0|   32|          0|
    |trunc_ln93_12_reg_2935_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln93_13_reg_2940                |  32|   0|   32|          0|
    |trunc_ln93_13_reg_2940_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln93_14_reg_2945                |  32|   0|   32|          0|
    |trunc_ln93_14_reg_2945_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln93_1_reg_2875                 |  32|   0|   32|          0|
    |trunc_ln93_2_reg_2880                 |  32|   0|   32|          0|
    |trunc_ln93_3_reg_2885                 |  32|   0|   32|          0|
    |trunc_ln93_4_reg_2890                 |  32|   0|   32|          0|
    |trunc_ln93_5_reg_2895                 |  32|   0|   32|          0|
    |trunc_ln93_6_reg_2900                 |  32|   0|   32|          0|
    |trunc_ln93_7_reg_2905                 |  32|   0|   32|          0|
    |trunc_ln93_8_reg_2910                 |  32|   0|   32|          0|
    |trunc_ln93_9_reg_2915                 |  32|   0|   32|          0|
    |trunc_ln93_reg_2870                   |  32|   0|   32|          0|
    |trunc_ln93_s_reg_2920                 |  32|   0|   32|          0|
    |trunc_ln95_4_reg_3098                 |   4|   0|    4|          0|
    |trunc_ln95_5_reg_3116                 |   4|   0|    4|          0|
    |trunc_ln95_6_reg_3134                 |   4|   0|    4|          0|
    |trunc_ln95_7_reg_3152                 |   4|   0|    4|          0|
    |trunc_ln95_8_reg_3170                 |   4|   0|    4|          0|
    |trunc_ln96_reg_3034                   |   4|   0|    4|          0|
    |icmp_ln92_reg_2789                    |  64|  32|    1|          0|
    |icmp_ln95_9_reg_2861                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1186|  64| 1099|         39|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_92_10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_92_10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_92_10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_92_10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_92_10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_92_10|  return value|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|  512|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|  512|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                                 gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                                 gmem4|       pointer|
|v4_address0           |  out|    6|   ap_memory|                                    v4|         array|
|v4_ce0                |  out|    1|   ap_memory|                                    v4|         array|
|v4_we0                |  out|    1|   ap_memory|                                    v4|         array|
|v4_d0                 |  out|   32|   ap_memory|                                    v4|         array|
|v4_address1           |  out|    6|   ap_memory|                                    v4|         array|
|v4_ce1                |  out|    1|   ap_memory|                                    v4|         array|
|v4_we1                |  out|    1|   ap_memory|                                    v4|         array|
|v4_d1                 |  out|   32|   ap_memory|                                    v4|         array|
|v4_1_address0         |  out|    6|   ap_memory|                                  v4_1|         array|
|v4_1_ce0              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_we0              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_d0               |  out|   32|   ap_memory|                                  v4_1|         array|
|v4_1_address1         |  out|    6|   ap_memory|                                  v4_1|         array|
|v4_1_ce1              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_we1              |  out|    1|   ap_memory|                                  v4_1|         array|
|v4_1_d1               |  out|   32|   ap_memory|                                  v4_1|         array|
|v4_2_address0         |  out|    6|   ap_memory|                                  v4_2|         array|
|v4_2_ce0              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_we0              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_d0               |  out|   32|   ap_memory|                                  v4_2|         array|
|v4_2_address1         |  out|    6|   ap_memory|                                  v4_2|         array|
|v4_2_ce1              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_we1              |  out|    1|   ap_memory|                                  v4_2|         array|
|v4_2_d1               |  out|   32|   ap_memory|                                  v4_2|         array|
|v4_3_address0         |  out|    6|   ap_memory|                                  v4_3|         array|
|v4_3_ce0              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_we0              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_d0               |  out|   32|   ap_memory|                                  v4_3|         array|
|v4_3_address1         |  out|    6|   ap_memory|                                  v4_3|         array|
|v4_3_ce1              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_we1              |  out|    1|   ap_memory|                                  v4_3|         array|
|v4_3_d1               |  out|   32|   ap_memory|                                  v4_3|         array|
|v4_4_address0         |  out|    6|   ap_memory|                                  v4_4|         array|
|v4_4_ce0              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_we0              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_d0               |  out|   32|   ap_memory|                                  v4_4|         array|
|v4_4_address1         |  out|    6|   ap_memory|                                  v4_4|         array|
|v4_4_ce1              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_we1              |  out|    1|   ap_memory|                                  v4_4|         array|
|v4_4_d1               |  out|   32|   ap_memory|                                  v4_4|         array|
|v4_5_address0         |  out|    6|   ap_memory|                                  v4_5|         array|
|v4_5_ce0              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_we0              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_d0               |  out|   32|   ap_memory|                                  v4_5|         array|
|v4_5_address1         |  out|    6|   ap_memory|                                  v4_5|         array|
|v4_5_ce1              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_we1              |  out|    1|   ap_memory|                                  v4_5|         array|
|v4_5_d1               |  out|   32|   ap_memory|                                  v4_5|         array|
|v4_6_address0         |  out|    6|   ap_memory|                                  v4_6|         array|
|v4_6_ce0              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_we0              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_d0               |  out|   32|   ap_memory|                                  v4_6|         array|
|v4_6_address1         |  out|    6|   ap_memory|                                  v4_6|         array|
|v4_6_ce1              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_we1              |  out|    1|   ap_memory|                                  v4_6|         array|
|v4_6_d1               |  out|   32|   ap_memory|                                  v4_6|         array|
|v4_7_address0         |  out|    6|   ap_memory|                                  v4_7|         array|
|v4_7_ce0              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_we0              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_d0               |  out|   32|   ap_memory|                                  v4_7|         array|
|v4_7_address1         |  out|    6|   ap_memory|                                  v4_7|         array|
|v4_7_ce1              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_we1              |  out|    1|   ap_memory|                                  v4_7|         array|
|v4_7_d1               |  out|   32|   ap_memory|                                  v4_7|         array|
|v4_8_address0         |  out|    6|   ap_memory|                                  v4_8|         array|
|v4_8_ce0              |  out|    1|   ap_memory|                                  v4_8|         array|
|v4_8_we0              |  out|    1|   ap_memory|                                  v4_8|         array|
|v4_8_d0               |  out|   32|   ap_memory|                                  v4_8|         array|
|v4_8_address1         |  out|    6|   ap_memory|                                  v4_8|         array|
|v4_8_ce1              |  out|    1|   ap_memory|                                  v4_8|         array|
|v4_8_we1              |  out|    1|   ap_memory|                                  v4_8|         array|
|v4_8_d1               |  out|   32|   ap_memory|                                  v4_8|         array|
|v4_9_address0         |  out|    6|   ap_memory|                                  v4_9|         array|
|v4_9_ce0              |  out|    1|   ap_memory|                                  v4_9|         array|
|v4_9_we0              |  out|    1|   ap_memory|                                  v4_9|         array|
|v4_9_d0               |  out|   32|   ap_memory|                                  v4_9|         array|
|v4_9_address1         |  out|    6|   ap_memory|                                  v4_9|         array|
|v4_9_ce1              |  out|    1|   ap_memory|                                  v4_9|         array|
|v4_9_we1              |  out|    1|   ap_memory|                                  v4_9|         array|
|v4_9_d1               |  out|   32|   ap_memory|                                  v4_9|         array|
|sext_ln92             |   in|   58|     ap_none|                             sext_ln92|        scalar|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

