#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x562fb3793990 .scope module, "testbench" "testbench" 2 34;
 .timescale 0 0;
v0x562fb37c06f0_0 .var "clk", 0 0;
v0x562fb37c07e0_0 .net "q", 7 0, L_0x562fb37c0ee0;  1 drivers
v0x562fb37c08a0_0 .var "reset", 0 0;
S_0x562fb3792ac0 .scope module, "rcc" "ripple_carry_counter" 2 39, 2 19 0, S_0x562fb3793990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37c0430_0 .net "clk", 0 0, v0x562fb37c06f0_0;  1 drivers
v0x562fb37c0500_0 .net "q", 7 0, L_0x562fb37c0ee0;  alias, 1 drivers
v0x562fb37c05c0_0 .net "reset", 0 0, v0x562fb37c08a0_0;  1 drivers
L_0x562fb37c0970 .part L_0x562fb37c0ee0, 0, 1;
L_0x562fb37c0a90 .part L_0x562fb37c0ee0, 1, 1;
L_0x562fb37c0b30 .part L_0x562fb37c0ee0, 2, 1;
L_0x562fb37c0c00 .part L_0x562fb37c0ee0, 3, 1;
L_0x562fb37c0d00 .part L_0x562fb37c0ee0, 4, 1;
L_0x562fb37c0dd0 .part L_0x562fb37c0ee0, 5, 1;
LS_0x562fb37c0ee0_0_0 .concat8 [ 1 1 1 1], v0x562fb3795350_0, v0x562fb37926e0_0, v0x562fb37be810_0, v0x562fb37bed60_0;
LS_0x562fb37c0ee0_0_4 .concat8 [ 1 1 1 1], v0x562fb37bf2b0_0, v0x562fb37bf760_0, v0x562fb37bfcd0_0, v0x562fb37c0240_0;
L_0x562fb37c0ee0 .concat8 [ 4 4 0 0], LS_0x562fb37c0ee0_0_0, LS_0x562fb37c0ee0_0_4;
L_0x562fb37c10d0 .part L_0x562fb37c0ee0, 6, 1;
S_0x562fb3798380 .scope module, "tff0" "tff" 2 23, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb3796220_0 .net "clk", 0 0, v0x562fb37c06f0_0;  alias, 1 drivers
v0x562fb3795350_0 .var "q", 0 0;
v0x562fb3794480_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb37a4aa0/0 .event negedge, v0x562fb3796220_0;
E_0x562fb37a4aa0/1 .event posedge, v0x562fb3794480_0;
E_0x562fb37a4aa0 .event/or E_0x562fb37a4aa0/0, E_0x562fb37a4aa0/1;
S_0x562fb37be1f0 .scope module, "tff1" "tff" 2 24, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37935b0_0 .net "clk", 0 0, L_0x562fb37c0970;  1 drivers
v0x562fb37926e0_0 .var "q", 0 0;
v0x562fb3791b90_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb37a2050/0 .event negedge, v0x562fb37935b0_0;
E_0x562fb37a2050/1 .event posedge, v0x562fb3794480_0;
E_0x562fb37a2050 .event/or E_0x562fb37a2050/0, E_0x562fb37a2050/1;
S_0x562fb37be4f0 .scope module, "tff2" "tff" 2 25, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37be730_0 .net "clk", 0 0, L_0x562fb37c0a90;  1 drivers
v0x562fb37be810_0 .var "q", 0 0;
v0x562fb37be8d0_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb37a1f10/0 .event negedge, v0x562fb37be730_0;
E_0x562fb37a1f10/1 .event posedge, v0x562fb3794480_0;
E_0x562fb37a1f10 .event/or E_0x562fb37a1f10/0, E_0x562fb37a1f10/1;
S_0x562fb37bea20 .scope module, "tff3" "tff" 2 26, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37bec80_0 .net "clk", 0 0, L_0x562fb37c0b30;  1 drivers
v0x562fb37bed60_0 .var "q", 0 0;
v0x562fb37bee20_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb37a2160/0 .event negedge, v0x562fb37bec80_0;
E_0x562fb37a2160/1 .event posedge, v0x562fb3794480_0;
E_0x562fb37a2160 .event/or E_0x562fb37a2160/0, E_0x562fb37a2160/1;
S_0x562fb37bef20 .scope module, "tff4" "tff" 2 27, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37bf1d0_0 .net "clk", 0 0, L_0x562fb37c0c00;  1 drivers
v0x562fb37bf2b0_0 .var "q", 0 0;
v0x562fb37bf370_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb3798c10/0 .event negedge, v0x562fb37bf1d0_0;
E_0x562fb3798c10/1 .event posedge, v0x562fb3794480_0;
E_0x562fb3798c10 .event/or E_0x562fb3798c10/0, E_0x562fb3798c10/1;
S_0x562fb37bf470 .scope module, "tff5" "tff" 2 28, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37bf680_0 .net "clk", 0 0, L_0x562fb37c0d00;  1 drivers
v0x562fb37bf760_0 .var "q", 0 0;
v0x562fb37bf820_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb3798ff0/0 .event negedge, v0x562fb37bf680_0;
E_0x562fb3798ff0/1 .event posedge, v0x562fb3794480_0;
E_0x562fb3798ff0 .event/or E_0x562fb3798ff0/0, E_0x562fb3798ff0/1;
S_0x562fb37bf950 .scope module, "tff6" "tff" 2 29, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37bfbf0_0 .net "clk", 0 0, L_0x562fb37c0dd0;  1 drivers
v0x562fb37bfcd0_0 .var "q", 0 0;
v0x562fb37bfd90_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb37bfb70/0 .event negedge, v0x562fb37bfbf0_0;
E_0x562fb37bfb70/1 .event posedge, v0x562fb3794480_0;
E_0x562fb37bfb70 .event/or E_0x562fb37bfb70/0, E_0x562fb37bfb70/1;
S_0x562fb37bfec0 .scope module, "tff7" "tff" 2 30, 2 1 0, S_0x562fb3792ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x562fb37c0160_0 .net "clk", 0 0, L_0x562fb37c10d0;  1 drivers
v0x562fb37c0240_0 .var "q", 0 0;
v0x562fb37c0300_0 .net "reset", 0 0, v0x562fb37c08a0_0;  alias, 1 drivers
E_0x562fb37c00e0/0 .event negedge, v0x562fb37c0160_0;
E_0x562fb37c00e0/1 .event posedge, v0x562fb3794480_0;
E_0x562fb37c00e0 .event/or E_0x562fb37c00e0/0, E_0x562fb37c00e0/1;
    .scope S_0x562fb3798380;
T_0 ;
    %wait E_0x562fb37a4aa0;
    %load/vec4 v0x562fb3794480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb3795350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562fb3795350_0;
    %inv;
    %assign/vec4 v0x562fb3795350_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562fb37be1f0;
T_1 ;
    %wait E_0x562fb37a2050;
    %load/vec4 v0x562fb3791b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37926e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562fb37926e0_0;
    %inv;
    %assign/vec4 v0x562fb37926e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562fb37be4f0;
T_2 ;
    %wait E_0x562fb37a1f10;
    %load/vec4 v0x562fb37be8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37be810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562fb37be810_0;
    %inv;
    %assign/vec4 v0x562fb37be810_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562fb37bea20;
T_3 ;
    %wait E_0x562fb37a2160;
    %load/vec4 v0x562fb37bee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37bed60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562fb37bed60_0;
    %inv;
    %assign/vec4 v0x562fb37bed60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562fb37bef20;
T_4 ;
    %wait E_0x562fb3798c10;
    %load/vec4 v0x562fb37bf370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37bf2b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562fb37bf2b0_0;
    %inv;
    %assign/vec4 v0x562fb37bf2b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562fb37bf470;
T_5 ;
    %wait E_0x562fb3798ff0;
    %load/vec4 v0x562fb37bf820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37bf760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562fb37bf760_0;
    %inv;
    %assign/vec4 v0x562fb37bf760_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562fb37bf950;
T_6 ;
    %wait E_0x562fb37bfb70;
    %load/vec4 v0x562fb37bfd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37bfcd0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562fb37bfcd0_0;
    %inv;
    %assign/vec4 v0x562fb37bfcd0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562fb37bfec0;
T_7 ;
    %wait E_0x562fb37c00e0;
    %load/vec4 v0x562fb37c0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562fb37c0240_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562fb37c0240_0;
    %inv;
    %assign/vec4 v0x562fb37c0240_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562fb3793990;
T_8 ;
    %vpi_call/w 2 43 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x562fb3793990 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fb37c06f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fb37c08a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fb37c08a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fb37c08a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fb37c08a0_0, 0, 1;
    %delay 500, 0;
    %vpi_call/w 2 54 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x562fb3793990;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x562fb37c06f0_0;
    %inv;
    %store/vec4 v0x562fb37c06f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/khachik/Verilog_home_work/Homework1/ripple_carry_counter.v";
