<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>COMP3211 Musings</title><link>/</link><description>Recent content on COMP3211 Musings</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Andrew Wong (z5206677)</copyright><lastBuildDate>Tue, 27 Apr 2021 15:03:44 +0000</lastBuildDate><atom:link href="/index.xml" rel="self" type="application/rss+xml"/><item><title>More Hardware Designs on Parallel Processing</title><link>/lectures/more-hardware-designs-on-parallel-processing/</link><pubDate>Tue, 27 Apr 2021 15:03:44 +0000</pubDate><guid>/lectures/more-hardware-designs-on-parallel-processing/</guid><description>Improving Performance Parallelism Widen the basic word length of the machine 8 bit 16 bit 32 bit 64 bit Vector execution Execute a single instruction on multiple pieces of data Parallel-ise instructions Instruction-level Pipelining Deep Pipeline The depth of the pipeline is increased to achieve higher clock frequencies (more stages).</description></item><item><title>Multiprocessors</title><link>/lectures/multiprocessors/</link><pubDate>Sun, 11 Apr 2021 08:07:42 +0000</pubDate><guid>/lectures/multiprocessors/</guid><description>Why Increasing CPU frequency helps to increase performance</description></item><item><title>Virtual Memory</title><link>/lectures/virtual-memory/</link><pubDate>Mon, 05 Apr 2021 15:28:51 +0000</pubDate><guid>/lectures/virtual-memory/</guid><description>Virtual memory is a memory management technique that uses the main memory and disk to create an illusion of very large memory to the user.</description></item><item><title>Cache Design</title><link>/lectures/cache-design/</link><pubDate>Fri, 19 Mar 2021 06:42:12 +0000</pubDate><guid>/lectures/cache-design/</guid><description>Cache A hardware component in the processor that is small, but fast!</description></item><item><title>Introduction to Memory</title><link>/lectures/introduction-to-memory/</link><pubDate>Sun, 14 Mar 2021 14:46:04 +0000</pubDate><guid>/lectures/introduction-to-memory/</guid><description>SRAM (Volatile) 16-word 4-bit SRAM structure</description></item><item><title>Lab 2</title><link>/labs/lab-2/</link><pubDate>Tue, 09 Mar 2021 18:15:50 +0000</pubDate><guid>/labs/lab-2/</guid><description>Task 1 Implementation Overview Original SLL BNE Added a bit-shifter and comparator into the ALU.</description></item><item><title>Pipelined Processors</title><link>/lectures/pipelined-processors/</link><pubDate>Sun, 07 Mar 2021 11:37:17 +0000</pubDate><guid>/lectures/pipelined-processors/</guid><description>Pipelining involves performing several tasks at relatively the same time.</description></item><item><title>Multi Cycle Processors</title><link>/lectures/multi-cycle-processors/</link><pubDate>Tue, 02 Mar 2021 14:29:09 +0000</pubDate><guid>/lectures/multi-cycle-processors/</guid><description>The clock cycle speed is originally limited by the longest instruction time.</description></item><item><title>Performance</title><link>/lectures/performance/</link><pubDate>Mon, 01 Mar 2021 14:26:44 +0000</pubDate><guid>/lectures/performance/</guid><description>Performance Metrics Latency response time, execution time, elapsed time</description></item><item><title>Lab 1</title><link>/labs/lab-1/</link><pubDate>Mon, 22 Feb 2021 14:52:39 +0000</pubDate><guid>/labs/lab-1/</guid><description>Task 1 LUT usage: 0</description></item><item><title>Vivado - Quick Start Notes</title><link>/labs/vivado-quick-start-notes/</link><pubDate>Mon, 22 Feb 2021 13:19:36 +0000</pubDate><guid>/labs/vivado-quick-start-notes/</guid><description>Using Vivado 2020.</description></item><item><title>Single Cycle Processors</title><link>/lectures/single-cycle-processors/</link><pubDate>Sun, 21 Feb 2021 14:46:04 +0000</pubDate><guid>/lectures/single-cycle-processors/</guid><description>Steps to Build a Processor Analyse instruction set to determine datapath requirements</description></item><item><title>Introduction to ISA</title><link>/lectures/introduction-to-isa/</link><pubDate>Mon, 15 Feb 2021 11:35:36 +0000</pubDate><guid>/lectures/introduction-to-isa/</guid><description>This course uses the MIPS ISA</description></item><item><title>Jump Page</title><link>/post/jump-page/</link><pubDate>Mon, 15 Feb 2021 21:29:45 +1100</pubDate><guid>/post/jump-page/</guid><description/></item><item><title/><link>/quiz/readme/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>/quiz/readme/</guid><description>Public access to quiz files has been removed</description></item></channel></rss>