Analysis & Synthesis report for top
Thu May 19 10:43:34 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 19 10:43:34 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 144                                         ;
;     Total combinational functions  ; 139                                         ;
;     Dedicated logic registers      ; 52                                          ;
; Total registers                    ; 52                                          ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; top.v                            ; yes             ; User SystemVerilog HDL File  ; /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v ; work    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 144         ;
;                                             ;             ;
; Total combinational functions               ; 139         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 68          ;
;     -- 3 input functions                    ; 16          ;
;     -- <=2 input functions                  ; 55          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 100         ;
;     -- arithmetic mode                      ; 39          ;
;                                             ;             ;
; Total registers                             ; 52          ;
;     -- Dedicated logic registers            ; 52          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 45          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 52          ;
; Total fan-out                               ; 701         ;
; Average fan-out                             ; 2.49        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 139 (139)           ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |top                ; top         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 52    ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; platform_int_rst                       ; 29      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top|__main___counter[21]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|__main___seconds[0]   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top|__main___minutes[1]   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top|__main___hours[1]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 52                          ;
;     ENA SCLR          ; 17                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 26                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 148                         ;
;     arith             ; 39                          ;
;         2 data inputs ; 39                          ;
;     normal            ; 109                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu May 19 10:43:23 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 20
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(77): object "__main___bcd_seconds_hundreds0" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at top.v(132): object "__main___bcd_minutes_hundreds0" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at top.v(187): object "__main___bcd_hours_hundreds0" assigned a value but never read File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 187
Warning (10230): Verilog HDL assignment warning at top.v(632): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 632
Warning (10230): Verilog HDL assignment warning at top.v(637): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 637
Warning (10230): Verilog HDL assignment warning at top.v(642): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 642
Warning (10230): Verilog HDL assignment warning at top.v(674): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 674
Warning (10230): Verilog HDL assignment warning at top.v(679): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 679
Warning (10230): Verilog HDL assignment warning at top.v(684): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 684
Warning (10230): Verilog HDL assignment warning at top.v(716): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 716
Warning (10230): Verilog HDL assignment warning at top.v(721): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 721
Warning (10230): Verilog HDL assignment warning at top.v(726): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 726
Warning (10230): Verilog HDL assignment warning at top.v(758): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 758
Warning (10230): Verilog HDL assignment warning at top.v(763): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 763
Warning (10230): Verilog HDL assignment warning at top.v(768): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 768
Warning (10230): Verilog HDL assignment warning at top.v(800): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 800
Warning (10230): Verilog HDL assignment warning at top.v(805): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 805
Warning (10230): Verilog HDL assignment warning at top.v(810): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 810
Warning (10230): Verilog HDL assignment warning at top.v(842): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 842
Warning (10230): Verilog HDL assignment warning at top.v(847): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 847
Warning (10230): Verilog HDL assignment warning at top.v(852): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 852
Warning (10230): Verilog HDL assignment warning at top.v(884): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 884
Warning (10230): Verilog HDL assignment warning at top.v(889): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 889
Warning (10230): Verilog HDL assignment warning at top.v(894): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 894
Warning (10230): Verilog HDL assignment warning at top.v(926): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 926
Warning (10230): Verilog HDL assignment warning at top.v(931): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 931
Warning (10230): Verilog HDL assignment warning at top.v(936): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 936
Warning (10230): Verilog HDL assignment warning at top.v(971): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 971
Warning (10230): Verilog HDL assignment warning at top.v(976): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 976
Warning (10230): Verilog HDL assignment warning at top.v(981): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 981
Warning (10230): Verilog HDL assignment warning at top.v(1013): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1013
Warning (10230): Verilog HDL assignment warning at top.v(1018): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1018
Warning (10230): Verilog HDL assignment warning at top.v(1023): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1023
Warning (10230): Verilog HDL assignment warning at top.v(1055): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1055
Warning (10230): Verilog HDL assignment warning at top.v(1060): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1060
Warning (10230): Verilog HDL assignment warning at top.v(1065): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1065
Warning (10230): Verilog HDL assignment warning at top.v(1097): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1097
Warning (10230): Verilog HDL assignment warning at top.v(1102): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1102
Warning (10230): Verilog HDL assignment warning at top.v(1107): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1107
Warning (10230): Verilog HDL assignment warning at top.v(1139): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1139
Warning (10230): Verilog HDL assignment warning at top.v(1144): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1144
Warning (10230): Verilog HDL assignment warning at top.v(1149): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1149
Warning (10230): Verilog HDL assignment warning at top.v(1181): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1181
Warning (10230): Verilog HDL assignment warning at top.v(1186): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1186
Warning (10230): Verilog HDL assignment warning at top.v(1191): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1191
Warning (10230): Verilog HDL assignment warning at top.v(1223): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1223
Warning (10230): Verilog HDL assignment warning at top.v(1228): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1228
Warning (10230): Verilog HDL assignment warning at top.v(1233): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1233
Warning (10230): Verilog HDL assignment warning at top.v(1265): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1265
Warning (10230): Verilog HDL assignment warning at top.v(1270): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1270
Warning (10230): Verilog HDL assignment warning at top.v(1275): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1275
Warning (10230): Verilog HDL assignment warning at top.v(1310): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1310
Warning (10230): Verilog HDL assignment warning at top.v(1315): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1315
Warning (10230): Verilog HDL assignment warning at top.v(1320): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1320
Warning (10230): Verilog HDL assignment warning at top.v(1352): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1352
Warning (10230): Verilog HDL assignment warning at top.v(1357): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1357
Warning (10230): Verilog HDL assignment warning at top.v(1362): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1362
Warning (10230): Verilog HDL assignment warning at top.v(1394): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1394
Warning (10230): Verilog HDL assignment warning at top.v(1399): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1399
Warning (10230): Verilog HDL assignment warning at top.v(1404): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1404
Warning (10230): Verilog HDL assignment warning at top.v(1436): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1436
Warning (10230): Verilog HDL assignment warning at top.v(1441): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1441
Warning (10230): Verilog HDL assignment warning at top.v(1446): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1446
Warning (10230): Verilog HDL assignment warning at top.v(1478): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1478
Warning (10230): Verilog HDL assignment warning at top.v(1483): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1483
Warning (10230): Verilog HDL assignment warning at top.v(1488): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1488
Warning (10230): Verilog HDL assignment warning at top.v(1520): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1520
Warning (10230): Verilog HDL assignment warning at top.v(1525): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1525
Warning (10230): Verilog HDL assignment warning at top.v(1530): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1530
Warning (10230): Verilog HDL assignment warning at top.v(1562): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1562
Warning (10230): Verilog HDL assignment warning at top.v(1567): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1567
Warning (10230): Verilog HDL assignment warning at top.v(1572): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1572
Warning (10230): Verilog HDL assignment warning at top.v(1604): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1604
Warning (10230): Verilog HDL assignment warning at top.v(1609): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1609
Warning (10230): Verilog HDL assignment warning at top.v(1614): truncated value with size 4 to match size of target (3) File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 1614
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seven_seg5[1]" is stuck at GND File: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 144 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 428 megabytes
    Info: Processing ended: Thu May 19 10:43:34 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


