#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 31 10:03:04 2022
# Process ID: 17156
# Current directory: H:/Xilinx2019.1/lly/EMIO_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13368 H:\Xilinx2019.1\lly\EMIO_UART\EMIO_UART.xpr
# Log file: H:/Xilinx2019.1/lly/EMIO_UART/vivado.log
# Journal file: H:/Xilinx2019.1/lly/EMIO_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 810.887 ; gain = 155.969
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ZYNQ_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1230.438 ; gain = 155.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/EMIO_UART/.Xil/Vivado-17156-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (1#1) [H:/Xilinx2019.1/lly/EMIO_UART/.Xil/Vivado-17156-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_processing_system7_0_0' has 64 connections declared, but only 36 given [H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:88]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (2#1) [H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (3#1) [H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.371 ; gain = 194.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.371 ; gain = 194.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.371 ; gain = 194.129
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1432.891 ; gain = 357.648
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.891 ; gain = 585.621
place_ports UART_0_0_rxd H16
place_ports UART_0_0_txd H17
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_0_rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_0_txd]]
file mkdir H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/constrs_1/new
close [ open H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/constrs_1/new/EMIO_UART.xdc w ]
add_files -fileset constrs_1 H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/constrs_1/new/EMIO_UART.xdc
set_property target_constrs_file H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/constrs_1/new/EMIO_UART.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jul 31 10:05:04 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.runs/synth_1/runme.log
[Sun Jul 31 10:05:04 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.runs/impl_1/runme.log
file mkdir H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk
file copy -force H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.runs/impl_1/ZYNQ_wrapper.sysdef H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk/ZYNQ_wrapper.hdf

launch_sdk -workspace H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk -hwspec H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk -hwspec H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <ZYNQ> from BD file <H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1449.191 ; gain = 1.781
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_sdk -workspace H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk -hwspec H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk -hwspec H:/Xilinx2019.1/lly/EMIO_UART/EMIO_UART.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 31 10:46:01 2022...
