Info (10281): Verilog HDL Declaration information at testbench.sv(58): object "Pix" differs only in case from object "pix" in the same scope File: /home/joey/courses/ece385/final_project/testbench.sv Line: 58
Warning (10268): Verilog HDL information at mario_cv_game.sv(378): always construct contains both blocking and non-blocking assignments File: /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv Line: 378
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_project_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_014.sv Line: 49
