|MasterVerilog
clk_27 => clk_27.IN5
clk_50 => ~NO_FANOUT~
switch[0] => switch[0].IN1
switch[1] => switch[1].IN1
switch[2] => switch[2].IN1
switch[3] => switch[3].IN1
switch[4] => switch[4].IN1
switch[5] => ~NO_FANOUT~
switch[6] => ~NO_FANOUT~
switch[7] => ~NO_FANOUT~
switch[8] => ~NO_FANOUT~
switch[9] => ~NO_FANOUT~
switch[10] => ~NO_FANOUT~
switch[11] => ~NO_FANOUT~
switch[12] => ~NO_FANOUT~
switch[13] => ~NO_FANOUT~
switch[14] => ~NO_FANOUT~
switch[15] => ~NO_FANOUT~
switch[16] => ~NO_FANOUT~
switch[17] => ~NO_FANOUT~
green[0] <= <GND>
green[1] <= <GND>
green[2] <= <GND>
green[3] <= <GND>
green[4] <= <GND>
green[5] <= <GND>
green[6] <= <GND>
green[7] <= <GND>
green[8] <= <GND>
red[0] <= <GND>
red[1] <= <GND>
red[2] <= <GND>
red[3] <= <GND>
red[4] <= <GND>
red[5] <= <GND>
red[6] <= <GND>
red[7] <= <GND>
red[8] <= <GND>
red[9] <= <GND>
red[10] <= <GND>
red[11] <= <GND>
red[12] <= <GND>
red[13] <= <GND>
red[14] <= <GND>
red[15] <= <GND>
red[16] <= <GND>
red[17] <= <GND>
pushBut[0] => pushBut[0].IN1
pushBut[1] => pushBut[1].IN1
pushBut[2] => pushBut[2].IN1
pushBut[3] => pushBut[3].IN1
Hex0[0] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex0[1] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex0[2] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex0[3] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex0[4] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex0[5] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex0[6] <= SevenSegmentDisplayDecoder:uHEX0.ssOut_L
Hex1[0] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex1[1] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex1[2] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex1[3] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex1[4] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex1[5] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex1[6] <= SevenSegmentDisplayDecoder:uHEX1.ssOut_L
Hex2[0] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex2[1] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex2[2] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex2[3] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex2[4] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex2[5] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex2[6] <= SevenSegmentDisplayDecoder:uHEX2.ssOut_L
Hex3[0] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex3[1] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex3[2] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex3[3] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex3[4] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex3[5] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex3[6] <= SevenSegmentDisplayDecoder:uHEX3.ssOut_L
Hex4[0] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex4[1] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex4[2] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex4[3] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex4[4] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex4[5] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex4[6] <= SevenSegmentDisplayDecoder:uHEX4.ssOut_L
Hex5[0] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex5[1] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex5[2] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex5[3] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex5[4] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex5[5] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex5[6] <= SevenSegmentDisplayDecoder:uHEX5.ssOut_L
Hex6[0] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex6[1] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex6[2] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex6[3] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex6[4] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex6[5] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex6[6] <= SevenSegmentDisplayDecoder:uHEX6.ssOut_L
Hex7[0] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L
Hex7[1] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L
Hex7[2] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L
Hex7[3] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L
Hex7[4] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L
Hex7[5] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L
Hex7[6] <= SevenSegmentDisplayDecoder:uHEX7.ssOut_L


|MasterVerilog|PushButton_Debouncer:debounceit0
clock27MHz => PB_state~reg0.CLK
clock27MHz => PB_cnt[0].CLK
clock27MHz => PB_cnt[1].CLK
clock27MHz => PB_cnt[2].CLK
clock27MHz => PB_cnt[3].CLK
clock27MHz => PB_cnt[4].CLK
clock27MHz => PB_cnt[5].CLK
clock27MHz => PB_cnt[6].CLK
clock27MHz => PB_cnt[7].CLK
clock27MHz => PB_cnt[8].CLK
clock27MHz => PB_cnt[9].CLK
clock27MHz => PB_cnt[10].CLK
clock27MHz => PB_cnt[11].CLK
clock27MHz => PB_cnt[12].CLK
clock27MHz => PB_cnt[13].CLK
clock27MHz => PB_cnt[14].CLK
clock27MHz => PB_cnt[15].CLK
clock27MHz => PB_sync_1.CLK
clock27MHz => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|PushButton_Debouncer:debounceit1
clock27MHz => PB_state~reg0.CLK
clock27MHz => PB_cnt[0].CLK
clock27MHz => PB_cnt[1].CLK
clock27MHz => PB_cnt[2].CLK
clock27MHz => PB_cnt[3].CLK
clock27MHz => PB_cnt[4].CLK
clock27MHz => PB_cnt[5].CLK
clock27MHz => PB_cnt[6].CLK
clock27MHz => PB_cnt[7].CLK
clock27MHz => PB_cnt[8].CLK
clock27MHz => PB_cnt[9].CLK
clock27MHz => PB_cnt[10].CLK
clock27MHz => PB_cnt[11].CLK
clock27MHz => PB_cnt[12].CLK
clock27MHz => PB_cnt[13].CLK
clock27MHz => PB_cnt[14].CLK
clock27MHz => PB_cnt[15].CLK
clock27MHz => PB_sync_1.CLK
clock27MHz => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|PushButton_Debouncer:debounceit2
clock27MHz => PB_state~reg0.CLK
clock27MHz => PB_cnt[0].CLK
clock27MHz => PB_cnt[1].CLK
clock27MHz => PB_cnt[2].CLK
clock27MHz => PB_cnt[3].CLK
clock27MHz => PB_cnt[4].CLK
clock27MHz => PB_cnt[5].CLK
clock27MHz => PB_cnt[6].CLK
clock27MHz => PB_cnt[7].CLK
clock27MHz => PB_cnt[8].CLK
clock27MHz => PB_cnt[9].CLK
clock27MHz => PB_cnt[10].CLK
clock27MHz => PB_cnt[11].CLK
clock27MHz => PB_cnt[12].CLK
clock27MHz => PB_cnt[13].CLK
clock27MHz => PB_cnt[14].CLK
clock27MHz => PB_cnt[15].CLK
clock27MHz => PB_sync_1.CLK
clock27MHz => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|PushButton_Debouncer:debounceit3
clock27MHz => PB_state~reg0.CLK
clock27MHz => PB_cnt[0].CLK
clock27MHz => PB_cnt[1].CLK
clock27MHz => PB_cnt[2].CLK
clock27MHz => PB_cnt[3].CLK
clock27MHz => PB_cnt[4].CLK
clock27MHz => PB_cnt[5].CLK
clock27MHz => PB_cnt[6].CLK
clock27MHz => PB_cnt[7].CLK
clock27MHz => PB_cnt[8].CLK
clock27MHz => PB_cnt[9].CLK
clock27MHz => PB_cnt[10].CLK
clock27MHz => PB_cnt[11].CLK
clock27MHz => PB_cnt[12].CLK
clock27MHz => PB_cnt[13].CLK
clock27MHz => PB_cnt[14].CLK
clock27MHz => PB_cnt[15].CLK
clock27MHz => PB_sync_1.CLK
clock27MHz => PB_sync_0.CLK
PB => PB_sync_0.DATAIN
PB_state <= PB_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|MemoryInterface:Memory
ROM1_Address[0] => ROM1_Address[0].IN1
ROM1_Address[1] => ROM1_Address[1].IN1
ROM1_Address[2] => ROM1_Address[2].IN1
ROM1_Address[3] => ROM1_Address[3].IN1
ROM1_Address[4] => ROM1_Address[4].IN1
ROM1_Address[5] => ROM1_Address[5].IN1
ROM1_Address[6] => ROM1_Address[6].IN1
ROM1_Address[7] => ROM1_Address[7].IN1
ROM1_Address[8] => ROM1_Address[8].IN1
ROM1_Address[9] => ROM1_Address[9].IN1
ROM1_Address[10] => ROM1_Address[10].IN1
ROM1_Address[11] => ROM1_Address[11].IN1
ROM1_Address[12] => ROM1_Address[12].IN1
ROM1_Address[13] => ROM1_Address[13].IN1
ROM1_Address[14] => ROM1_Address[14].IN1
ROM1_Address[15] => ROM1_Address[15].IN1
ROM1_Address[16] => ROM1_Address[16].IN1
ROM1_Address[17] => ROM1_Address[17].IN1
ROM1_Address[18] => ROM1_Address[18].IN1
ROM1_Address[19] => ROM1_Address[19].IN1
ROM1_Address[20] => ROM1_Address[20].IN1
ROM1_Address[21] => ROM1_Address[21].IN1
ROM1_Address[22] => ROM1_Address[22].IN1
ROM1_Address[23] => ROM1_Address[23].IN1
ROM1_Address[24] => ROM1_Address[24].IN1
ROM1_Address[25] => ROM1_Address[25].IN1
ROM1_Address[26] => ROM1_Address[26].IN1
ROM1_Address[27] => ROM1_Address[27].IN1
ROM1_Address[28] => ROM1_Address[28].IN1
ROM1_Address[29] => ROM1_Address[29].IN1
ROM1_Address[30] => ROM1_Address[30].IN1
ROM1_Address[31] => ROM1_Address[31].IN1
ROM1_Read => ROM1_Read.IN1
ROM1_Clock => ROM1_Clock.IN1
ROM1_Data_Out[0] <= ROM:ROM1.q
ROM1_Data_Out[1] <= ROM:ROM1.q
ROM1_Data_Out[2] <= ROM:ROM1.q
ROM1_Data_Out[3] <= ROM:ROM1.q
ROM1_Data_Out[4] <= ROM:ROM1.q
ROM1_Data_Out[5] <= ROM:ROM1.q
ROM1_Data_Out[6] <= ROM:ROM1.q
ROM1_Data_Out[7] <= ROM:ROM1.q
ROM1_Data_Out[8] <= ROM:ROM1.q
ROM1_Data_Out[9] <= ROM:ROM1.q
ROM1_Data_Out[10] <= ROM:ROM1.q
ROM1_Data_Out[11] <= ROM:ROM1.q
ROM1_Data_Out[12] <= ROM:ROM1.q
ROM1_Data_Out[13] <= ROM:ROM1.q
ROM1_Data_Out[14] <= ROM:ROM1.q
ROM1_Data_Out[15] <= ROM:ROM1.q
ROM1_Data_Out[16] <= ROM:ROM1.q
ROM1_Data_Out[17] <= ROM:ROM1.q
ROM1_Data_Out[18] <= ROM:ROM1.q
ROM1_Data_Out[19] <= ROM:ROM1.q
ROM1_Data_Out[20] <= ROM:ROM1.q
ROM1_Data_Out[21] <= ROM:ROM1.q
ROM1_Data_Out[22] <= ROM:ROM1.q
ROM1_Data_Out[23] <= ROM:ROM1.q
ROM1_Data_Out[24] <= ROM:ROM1.q
ROM1_Data_Out[25] <= ROM:ROM1.q
ROM1_Data_Out[26] <= ROM:ROM1.q
ROM1_Data_Out[27] <= ROM:ROM1.q
ROM1_Data_Out[28] <= ROM:ROM1.q
ROM1_Data_Out[29] <= ROM:ROM1.q
ROM1_Data_Out[30] <= ROM:ROM1.q
ROM1_Data_Out[31] <= ROM:ROM1.q
RAM1_Address[0] => RAM1_Address[0].IN1
RAM1_Address[1] => RAM1_Address[1].IN1
RAM1_Address[2] => RAM1_Address[2].IN1
RAM1_Address[3] => RAM1_Address[3].IN1
RAM1_Address[4] => RAM1_Address[4].IN1
RAM1_Address[5] => RAM1_Address[5].IN1
RAM1_Address[6] => RAM1_Address[6].IN1
RAM1_Address[7] => RAM1_Address[7].IN1
RAM1_Address[8] => RAM1_Address[8].IN1
RAM1_Address[9] => RAM1_Address[9].IN1
RAM1_Address[10] => RAM1_Address[10].IN1
RAM1_Address[11] => RAM1_Address[11].IN1
RAM1_Address[12] => RAM1_Address[12].IN1
RAM1_Address[13] => RAM1_Address[13].IN1
RAM1_Address[14] => RAM1_Address[14].IN1
RAM1_Address[15] => RAM1_Address[15].IN1
RAM1_Address[16] => RAM1_Address[16].IN1
RAM1_Address[17] => RAM1_Address[17].IN1
RAM1_Address[18] => RAM1_Address[18].IN1
RAM1_Address[19] => RAM1_Address[19].IN1
RAM1_Address[20] => RAM1_Address[20].IN1
RAM1_Address[21] => RAM1_Address[21].IN1
RAM1_Address[22] => RAM1_Address[22].IN1
RAM1_Address[23] => RAM1_Address[23].IN1
RAM1_Address[24] => RAM1_Address[24].IN1
RAM1_Address[25] => RAM1_Address[25].IN1
RAM1_Address[26] => RAM1_Address[26].IN1
RAM1_Address[27] => RAM1_Address[27].IN1
RAM1_Address[28] => RAM1_Address[28].IN1
RAM1_Address[29] => RAM1_Address[29].IN1
RAM1_Address[30] => RAM1_Address[30].IN1
RAM1_Address[31] => RAM1_Address[31].IN1
RAM1_Read_H_Write_L => RAM1_Read_H_Write_L.IN1
RAM1_Data_In[0] => RAM1_Data_In[0].IN1
RAM1_Data_In[1] => RAM1_Data_In[1].IN1
RAM1_Data_In[2] => RAM1_Data_In[2].IN1
RAM1_Data_In[3] => RAM1_Data_In[3].IN1
RAM1_Data_In[4] => RAM1_Data_In[4].IN1
RAM1_Data_In[5] => RAM1_Data_In[5].IN1
RAM1_Data_In[6] => RAM1_Data_In[6].IN1
RAM1_Data_In[7] => RAM1_Data_In[7].IN1
RAM1_Data_In[8] => RAM1_Data_In[8].IN1
RAM1_Data_In[9] => RAM1_Data_In[9].IN1
RAM1_Data_In[10] => RAM1_Data_In[10].IN1
RAM1_Data_In[11] => RAM1_Data_In[11].IN1
RAM1_Data_In[12] => RAM1_Data_In[12].IN1
RAM1_Data_In[13] => RAM1_Data_In[13].IN1
RAM1_Data_In[14] => RAM1_Data_In[14].IN1
RAM1_Data_In[15] => RAM1_Data_In[15].IN1
RAM1_Data_In[16] => RAM1_Data_In[16].IN1
RAM1_Data_In[17] => RAM1_Data_In[17].IN1
RAM1_Data_In[18] => RAM1_Data_In[18].IN1
RAM1_Data_In[19] => RAM1_Data_In[19].IN1
RAM1_Data_In[20] => RAM1_Data_In[20].IN1
RAM1_Data_In[21] => RAM1_Data_In[21].IN1
RAM1_Data_In[22] => RAM1_Data_In[22].IN1
RAM1_Data_In[23] => RAM1_Data_In[23].IN1
RAM1_Data_In[24] => RAM1_Data_In[24].IN1
RAM1_Data_In[25] => RAM1_Data_In[25].IN1
RAM1_Data_In[26] => RAM1_Data_In[26].IN1
RAM1_Data_In[27] => RAM1_Data_In[27].IN1
RAM1_Data_In[28] => RAM1_Data_In[28].IN1
RAM1_Data_In[29] => RAM1_Data_In[29].IN1
RAM1_Data_In[30] => RAM1_Data_In[30].IN1
RAM1_Data_In[31] => RAM1_Data_In[31].IN1
RAM1_Data_Out[0] <= RAM:RAM1.dataOut
RAM1_Data_Out[1] <= RAM:RAM1.dataOut
RAM1_Data_Out[2] <= RAM:RAM1.dataOut
RAM1_Data_Out[3] <= RAM:RAM1.dataOut
RAM1_Data_Out[4] <= RAM:RAM1.dataOut
RAM1_Data_Out[5] <= RAM:RAM1.dataOut
RAM1_Data_Out[6] <= RAM:RAM1.dataOut
RAM1_Data_Out[7] <= RAM:RAM1.dataOut
RAM1_Data_Out[8] <= RAM:RAM1.dataOut
RAM1_Data_Out[9] <= RAM:RAM1.dataOut
RAM1_Data_Out[10] <= RAM:RAM1.dataOut
RAM1_Data_Out[11] <= RAM:RAM1.dataOut
RAM1_Data_Out[12] <= RAM:RAM1.dataOut
RAM1_Data_Out[13] <= RAM:RAM1.dataOut
RAM1_Data_Out[14] <= RAM:RAM1.dataOut
RAM1_Data_Out[15] <= RAM:RAM1.dataOut
RAM1_Data_Out[16] <= RAM:RAM1.dataOut
RAM1_Data_Out[17] <= RAM:RAM1.dataOut
RAM1_Data_Out[18] <= RAM:RAM1.dataOut
RAM1_Data_Out[19] <= RAM:RAM1.dataOut
RAM1_Data_Out[20] <= RAM:RAM1.dataOut
RAM1_Data_Out[21] <= RAM:RAM1.dataOut
RAM1_Data_Out[22] <= RAM:RAM1.dataOut
RAM1_Data_Out[23] <= RAM:RAM1.dataOut
RAM1_Data_Out[24] <= RAM:RAM1.dataOut
RAM1_Data_Out[25] <= RAM:RAM1.dataOut
RAM1_Data_Out[26] <= RAM:RAM1.dataOut
RAM1_Data_Out[27] <= RAM:RAM1.dataOut
RAM1_Data_Out[28] <= RAM:RAM1.dataOut
RAM1_Data_Out[29] <= RAM:RAM1.dataOut
RAM1_Data_Out[30] <= RAM:RAM1.dataOut
RAM1_Data_Out[31] <= RAM:RAM1.dataOut
RAM1_MFC <= RAM:RAM1.MFC


|MasterVerilog|MemoryInterface:Memory|ROM:ROM1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|MasterVerilog|MemoryInterface:Memory|ROM:ROM1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cp91:auto_generated.address_a[0]
address_a[1] => altsyncram_cp91:auto_generated.address_a[1]
address_a[2] => altsyncram_cp91:auto_generated.address_a[2]
address_a[3] => altsyncram_cp91:auto_generated.address_a[3]
address_a[4] => altsyncram_cp91:auto_generated.address_a[4]
address_a[5] => altsyncram_cp91:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cp91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cp91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cp91:auto_generated.q_a[0]
q_a[1] <= altsyncram_cp91:auto_generated.q_a[1]
q_a[2] <= altsyncram_cp91:auto_generated.q_a[2]
q_a[3] <= altsyncram_cp91:auto_generated.q_a[3]
q_a[4] <= altsyncram_cp91:auto_generated.q_a[4]
q_a[5] <= altsyncram_cp91:auto_generated.q_a[5]
q_a[6] <= altsyncram_cp91:auto_generated.q_a[6]
q_a[7] <= altsyncram_cp91:auto_generated.q_a[7]
q_a[8] <= altsyncram_cp91:auto_generated.q_a[8]
q_a[9] <= altsyncram_cp91:auto_generated.q_a[9]
q_a[10] <= altsyncram_cp91:auto_generated.q_a[10]
q_a[11] <= altsyncram_cp91:auto_generated.q_a[11]
q_a[12] <= altsyncram_cp91:auto_generated.q_a[12]
q_a[13] <= altsyncram_cp91:auto_generated.q_a[13]
q_a[14] <= altsyncram_cp91:auto_generated.q_a[14]
q_a[15] <= altsyncram_cp91:auto_generated.q_a[15]
q_a[16] <= altsyncram_cp91:auto_generated.q_a[16]
q_a[17] <= altsyncram_cp91:auto_generated.q_a[17]
q_a[18] <= altsyncram_cp91:auto_generated.q_a[18]
q_a[19] <= altsyncram_cp91:auto_generated.q_a[19]
q_a[20] <= altsyncram_cp91:auto_generated.q_a[20]
q_a[21] <= altsyncram_cp91:auto_generated.q_a[21]
q_a[22] <= altsyncram_cp91:auto_generated.q_a[22]
q_a[23] <= altsyncram_cp91:auto_generated.q_a[23]
q_a[24] <= altsyncram_cp91:auto_generated.q_a[24]
q_a[25] <= altsyncram_cp91:auto_generated.q_a[25]
q_a[26] <= altsyncram_cp91:auto_generated.q_a[26]
q_a[27] <= altsyncram_cp91:auto_generated.q_a[27]
q_a[28] <= altsyncram_cp91:auto_generated.q_a[28]
q_a[29] <= altsyncram_cp91:auto_generated.q_a[29]
q_a[30] <= altsyncram_cp91:auto_generated.q_a[30]
q_a[31] <= altsyncram_cp91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MasterVerilog|MemoryInterface:Memory|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|MasterVerilog|MemoryInterface:Memory|RAM:RAM1
address[0] => mem_bank.WADDR
address[0] => mem_bank.RADDR
address[1] => mem_bank.WADDR1
address[1] => mem_bank.RADDR1
address[2] => mem_bank.WADDR2
address[2] => mem_bank.RADDR2
address[3] => mem_bank.WADDR3
address[3] => mem_bank.RADDR3
address[4] => mem_bank.WADDR4
address[4] => mem_bank.RADDR4
address[5] => mem_bank.WADDR5
address[5] => mem_bank.RADDR5
address[6] => mem_bank.we_a.OUTPUTSELECT
address[6] => dataOut[0].OE
address[6] => dataOut[1].OE
address[6] => dataOut[2].OE
address[6] => dataOut[3].OE
address[6] => dataOut[4].OE
address[6] => dataOut[5].OE
address[6] => dataOut[6].OE
address[6] => dataOut[7].OE
address[6] => dataOut[8].OE
address[6] => dataOut[9].OE
address[6] => dataOut[10].OE
address[6] => dataOut[11].OE
address[6] => dataOut[12].OE
address[6] => dataOut[13].OE
address[6] => dataOut[14].OE
address[6] => dataOut[15].OE
address[6] => dataOut[16].OE
address[6] => dataOut[17].OE
address[6] => dataOut[18].OE
address[6] => dataOut[19].OE
address[6] => dataOut[20].OE
address[6] => dataOut[21].OE
address[6] => dataOut[22].OE
address[6] => dataOut[23].OE
address[6] => dataOut[24].OE
address[6] => dataOut[25].OE
address[6] => dataOut[26].OE
address[6] => dataOut[27].OE
address[6] => dataOut[28].OE
address[6] => dataOut[29].OE
address[6] => dataOut[30].OE
address[6] => dataOut[31].OE
dataIn[0] => mem_bank.DATAIN
dataIn[1] => mem_bank.DATAIN1
dataIn[2] => mem_bank.DATAIN2
dataIn[3] => mem_bank.DATAIN3
dataIn[4] => mem_bank.DATAIN4
dataIn[5] => mem_bank.DATAIN5
dataIn[6] => mem_bank.DATAIN6
dataIn[7] => mem_bank.DATAIN7
dataIn[8] => mem_bank.DATAIN8
dataIn[9] => mem_bank.DATAIN9
dataIn[10] => mem_bank.DATAIN10
dataIn[11] => mem_bank.DATAIN11
dataIn[12] => mem_bank.DATAIN12
dataIn[13] => mem_bank.DATAIN13
dataIn[14] => mem_bank.DATAIN14
dataIn[15] => mem_bank.DATAIN15
dataIn[16] => mem_bank.DATAIN16
dataIn[17] => mem_bank.DATAIN17
dataIn[18] => mem_bank.DATAIN18
dataIn[19] => mem_bank.DATAIN19
dataIn[20] => mem_bank.DATAIN20
dataIn[21] => mem_bank.DATAIN21
dataIn[22] => mem_bank.DATAIN22
dataIn[23] => mem_bank.DATAIN23
dataIn[24] => mem_bank.DATAIN24
dataIn[25] => mem_bank.DATAIN25
dataIn[26] => mem_bank.DATAIN26
dataIn[27] => mem_bank.DATAIN27
dataIn[28] => mem_bank.DATAIN28
dataIn[29] => mem_bank.DATAIN29
dataIn[30] => mem_bank.DATAIN30
dataIn[31] => mem_bank.DATAIN31
dataOut[0] <= dataOut[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut[31].DB_MAX_OUTPUT_PORT_TYPE
read_w => mem_bank.we_a.DATAB
MFC <= <VCC>


|MasterVerilog|Processor:aProcessor
PC_Reset => PC_Reset.IN1
Display_Select[0] => Display_Select[0].IN1
Display_Select[1] => Display_Select[1].IN1
Display_Select[2] => Display_Select[2].IN1
Display_Select[3] => Display_Select[3].IN1
Display_Select[4] => Display_Select[4].IN1
Display_Enable => Display_Enable.IN1
Clock => Clock.IN12
HexDisplay[0] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[1] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[2] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[3] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[4] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[5] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[6] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[7] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[8] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[9] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[10] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[11] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[12] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[13] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[14] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[15] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[16] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[17] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[18] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[19] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[20] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[21] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[22] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[23] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[24] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[25] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[26] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[27] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[28] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[29] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[30] <= DisplayMux:displayAll.HexDisplay32Bits
HexDisplay[31] <= DisplayMux:displayAll.HexDisplay32Bits
ROM1_Data_Out[0] => IR_In[0].IN2
ROM1_Data_Out[1] => IR_In[1].IN2
ROM1_Data_Out[2] => IR_In[2].IN2
ROM1_Data_Out[3] => IR_In[3].IN2
ROM1_Data_Out[4] => IR_In[4].IN2
ROM1_Data_Out[5] => IR_In[5].IN2
ROM1_Data_Out[6] => IR_In[6].IN2
ROM1_Data_Out[7] => IR_In[7].IN2
ROM1_Data_Out[8] => IR_In[8].IN2
ROM1_Data_Out[9] => IR_In[9].IN2
ROM1_Data_Out[10] => IR_In[10].IN2
ROM1_Data_Out[11] => IR_In[11].IN2
ROM1_Data_Out[12] => IR_In[12].IN2
ROM1_Data_Out[13] => IR_In[13].IN2
ROM1_Data_Out[14] => IR_In[14].IN2
ROM1_Data_Out[15] => IR_In[15].IN2
ROM1_Data_Out[16] => IR_In[16].IN2
ROM1_Data_Out[17] => IR_In[17].IN2
ROM1_Data_Out[18] => IR_In[18].IN2
ROM1_Data_Out[19] => IR_In[19].IN2
ROM1_Data_Out[20] => IR_In[20].IN2
ROM1_Data_Out[21] => IR_In[21].IN2
ROM1_Data_Out[22] => IR_In[22].IN2
ROM1_Data_Out[23] => IR_In[23].IN2
ROM1_Data_Out[24] => IR_In[24].IN2
ROM1_Data_Out[25] => IR_In[25].IN2
ROM1_Data_Out[26] => IR_In[26].IN2
ROM1_Data_Out[27] => IR_In[27].IN2
ROM1_Data_Out[28] => IR_In[28].IN2
ROM1_Data_Out[29] => IR_In[29].IN2
ROM1_Data_Out[30] => IR_In[30].IN2
ROM1_Data_Out[31] => IR_In[31].IN2
ROM1_Address[0] <= PC_Out[0].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[1] <= PC_Out[1].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[2] <= PC_Out[2].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[3] <= PC_Out[3].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[4] <= PC_Out[4].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[5] <= PC_Out[5].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[6] <= PC_Out[6].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[7] <= PC_Out[7].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[8] <= PC_Out[8].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[9] <= PC_Out[9].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[10] <= PC_Out[10].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[11] <= PC_Out[11].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[12] <= PC_Out[12].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[13] <= PC_Out[13].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[14] <= PC_Out[14].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[15] <= PC_Out[15].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[16] <= PC_Out[16].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[17] <= PC_Out[17].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[18] <= PC_Out[18].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[19] <= PC_Out[19].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[20] <= PC_Out[20].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[21] <= PC_Out[21].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[22] <= PC_Out[22].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[23] <= PC_Out[23].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[24] <= PC_Out[24].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[25] <= PC_Out[25].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[26] <= PC_Out[26].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[27] <= PC_Out[27].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[28] <= PC_Out[28].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[29] <= PC_Out[29].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[30] <= PC_Out[30].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Address[31] <= PC_Out[31].DB_MAX_OUTPUT_PORT_TYPE
ROM1_Read <= ROM1_Read.DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_Out[0] => RAM1_Data_Out[0].IN1
RAM1_Data_Out[1] => RAM1_Data_Out[1].IN1
RAM1_Data_Out[2] => RAM1_Data_Out[2].IN1
RAM1_Data_Out[3] => RAM1_Data_Out[3].IN1
RAM1_Data_Out[4] => RAM1_Data_Out[4].IN1
RAM1_Data_Out[5] => RAM1_Data_Out[5].IN1
RAM1_Data_Out[6] => RAM1_Data_Out[6].IN1
RAM1_Data_Out[7] => RAM1_Data_Out[7].IN1
RAM1_Data_Out[8] => RAM1_Data_Out[8].IN1
RAM1_Data_Out[9] => RAM1_Data_Out[9].IN1
RAM1_Data_Out[10] => RAM1_Data_Out[10].IN1
RAM1_Data_Out[11] => RAM1_Data_Out[11].IN1
RAM1_Data_Out[12] => RAM1_Data_Out[12].IN1
RAM1_Data_Out[13] => RAM1_Data_Out[13].IN1
RAM1_Data_Out[14] => RAM1_Data_Out[14].IN1
RAM1_Data_Out[15] => RAM1_Data_Out[15].IN1
RAM1_Data_Out[16] => RAM1_Data_Out[16].IN1
RAM1_Data_Out[17] => RAM1_Data_Out[17].IN1
RAM1_Data_Out[18] => RAM1_Data_Out[18].IN1
RAM1_Data_Out[19] => RAM1_Data_Out[19].IN1
RAM1_Data_Out[20] => RAM1_Data_Out[20].IN1
RAM1_Data_Out[21] => RAM1_Data_Out[21].IN1
RAM1_Data_Out[22] => RAM1_Data_Out[22].IN1
RAM1_Data_Out[23] => RAM1_Data_Out[23].IN1
RAM1_Data_Out[24] => RAM1_Data_Out[24].IN1
RAM1_Data_Out[25] => RAM1_Data_Out[25].IN1
RAM1_Data_Out[26] => RAM1_Data_Out[26].IN1
RAM1_Data_Out[27] => RAM1_Data_Out[27].IN1
RAM1_Data_Out[28] => RAM1_Data_Out[28].IN1
RAM1_Data_Out[29] => RAM1_Data_Out[29].IN1
RAM1_Data_Out[30] => RAM1_Data_Out[30].IN1
RAM1_Data_Out[31] => RAM1_Data_Out[31].IN1
RAM1_MFC => ~NO_FANOUT~
RAM1_Address[0] <= Muxn:MuxMA.Out
RAM1_Address[1] <= <GND>
RAM1_Address[2] <= <GND>
RAM1_Address[3] <= <GND>
RAM1_Address[4] <= <GND>
RAM1_Address[5] <= <GND>
RAM1_Address[6] <= <GND>
RAM1_Address[7] <= <GND>
RAM1_Address[8] <= <GND>
RAM1_Address[9] <= <GND>
RAM1_Address[10] <= <GND>
RAM1_Address[11] <= <GND>
RAM1_Address[12] <= <GND>
RAM1_Address[13] <= <GND>
RAM1_Address[14] <= <GND>
RAM1_Address[15] <= <GND>
RAM1_Address[16] <= <GND>
RAM1_Address[17] <= <GND>
RAM1_Address[18] <= <GND>
RAM1_Address[19] <= <GND>
RAM1_Address[20] <= <GND>
RAM1_Address[21] <= <GND>
RAM1_Address[22] <= <GND>
RAM1_Address[23] <= <GND>
RAM1_Address[24] <= <GND>
RAM1_Address[25] <= <GND>
RAM1_Address[26] <= <GND>
RAM1_Address[27] <= <GND>
RAM1_Address[28] <= <GND>
RAM1_Address[29] <= <GND>
RAM1_Address[30] <= <GND>
RAM1_Address[31] <= <GND>
RAM1_Read_H_Write_L <= <GND>
RAM1_Data_In[0] <= RM_Out[0].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[1] <= RM_Out[1].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[2] <= RM_Out[2].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[3] <= RM_Out[3].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[4] <= RM_Out[4].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[5] <= RM_Out[5].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[6] <= RM_Out[6].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[7] <= RM_Out[7].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[8] <= RM_Out[8].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[9] <= RM_Out[9].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[10] <= RM_Out[10].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[11] <= RM_Out[11].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[12] <= RM_Out[12].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[13] <= RM_Out[13].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[14] <= RM_Out[14].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[15] <= RM_Out[15].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[16] <= RM_Out[16].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[17] <= RM_Out[17].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[18] <= RM_Out[18].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[19] <= RM_Out[19].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[20] <= RM_Out[20].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[21] <= RM_Out[21].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[22] <= RM_Out[22].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[23] <= RM_Out[23].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[24] <= RM_Out[24].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[25] <= RM_Out[25].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[26] <= RM_Out[26].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[27] <= RM_Out[27].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[28] <= RM_Out[28].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[29] <= RM_Out[29].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[30] <= RM_Out[30].DB_MAX_OUTPUT_PORT_TYPE
RAM1_Data_In[31] <= RM_Out[31].DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|reg_32b:IR
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|ImmediateBlock:ImmediateBlock1
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ImmediateBlock_Out[0].DATAIN
IR[7] => ImmediateBlock_Out[1].DATAIN
IR[8] => ImmediateBlock_Out[2].DATAIN
IR[9] => ImmediateBlock_Out[3].DATAIN
IR[10] => ImmediateBlock_Out[4].DATAIN
IR[11] => ImmediateBlock_Out[5].DATAIN
IR[12] => ImmediateBlock_Out[6].DATAIN
IR[13] => ImmediateBlock_Out[7].DATAIN
IR[14] => ImmediateBlock_Out[8].DATAIN
IR[15] => ImmediateBlock_Out[9].DATAIN
IR[16] => ImmediateBlock_Out[10].DATAIN
IR[17] => ImmediateBlock_Out[11].DATAIN
IR[18] => ImmediateBlock_Out[12].DATAIN
IR[19] => ImmediateBlock_Out[13].DATAIN
IR[20] => ImmediateBlock_Out[14].DATAIN
IR[21] => Mux0.IN5
IR[21] => Mux1.IN5
IR[21] => Mux2.IN5
IR[21] => Mux3.IN5
IR[21] => Mux4.IN5
IR[21] => Mux5.IN5
IR[21] => Mux6.IN5
IR[21] => Mux7.IN5
IR[21] => Mux8.IN5
IR[21] => Mux9.IN5
IR[21] => Mux10.IN5
IR[21] => Mux11.IN5
IR[21] => Mux12.IN5
IR[21] => Mux13.IN5
IR[21] => Mux14.IN5
IR[21] => Mux15.IN5
IR[21] => ImmediateBlock_Out[15].DATAIN
IR[22] => Mux15.IN3
IR[22] => Mux15.IN4
IR[23] => Mux14.IN3
IR[23] => Mux14.IN4
IR[24] => Mux13.IN3
IR[24] => Mux13.IN4
IR[25] => Mux12.IN3
IR[25] => Mux12.IN4
IR[26] => Mux11.IN3
IR[26] => Mux11.IN4
IR[27] => Mux10.IN3
IR[27] => Mux10.IN4
IR[28] => Mux9.IN3
IR[28] => Mux9.IN4
IR[29] => Mux8.IN3
IR[29] => Mux8.IN4
IR[30] => Mux7.IN3
IR[30] => Mux7.IN4
IR[31] => Mux0.IN4
IR[31] => Mux1.IN4
IR[31] => Mux2.IN4
IR[31] => Mux3.IN4
IR[31] => Mux4.IN4
IR[31] => Mux5.IN4
IR[31] => Mux6.IN3
IR[31] => Mux6.IN4
clk => ~NO_FANOUT~
Extend[0] => Mux0.IN3
Extend[0] => Mux1.IN3
Extend[0] => Mux2.IN3
Extend[0] => Mux3.IN3
Extend[0] => Mux4.IN3
Extend[0] => Mux5.IN3
Extend[0] => Mux6.IN2
Extend[0] => Mux7.IN2
Extend[0] => Mux8.IN2
Extend[0] => Mux9.IN2
Extend[0] => Mux10.IN2
Extend[0] => Mux11.IN2
Extend[0] => Mux12.IN2
Extend[0] => Mux13.IN2
Extend[0] => Mux14.IN2
Extend[0] => Mux15.IN2
Extend[1] => Mux0.IN2
Extend[1] => Mux1.IN2
Extend[1] => Mux2.IN2
Extend[1] => Mux3.IN2
Extend[1] => Mux4.IN2
Extend[1] => Mux5.IN2
Extend[1] => Mux6.IN1
Extend[1] => Mux7.IN1
Extend[1] => Mux8.IN1
Extend[1] => Mux9.IN1
Extend[1] => Mux10.IN1
Extend[1] => Mux11.IN1
Extend[1] => Mux12.IN1
Extend[1] => Mux13.IN1
Extend[1] => Mux14.IN1
Extend[1] => Mux15.IN1
ImmediateBlock_Out[0] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[1] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[2] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[3] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[4] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[5] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[6] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[7] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[8] <= IR[14].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[9] <= IR[15].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[10] <= IR[16].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[11] <= IR[17].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[12] <= IR[18].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[13] <= IR[19].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[14] <= IR[20].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[15] <= IR[21].DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ImmediateBlock_Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|InstructionAddressGenerator:InstAddGen
BranchOff[0] => MuxINC[0].DATAB
BranchOff[1] => MuxINC[1].DATAB
BranchOff[2] => MuxINC[2].DATAB
BranchOff[3] => MuxINC[3].DATAB
BranchOff[4] => MuxINC[4].DATAB
BranchOff[5] => MuxINC[5].DATAB
BranchOff[6] => MuxINC[6].DATAB
BranchOff[7] => MuxINC[7].DATAB
BranchOff[8] => MuxINC[8].DATAB
BranchOff[9] => MuxINC[9].DATAB
BranchOff[10] => MuxINC[10].DATAB
BranchOff[11] => MuxINC[11].DATAB
BranchOff[12] => MuxINC[12].DATAB
BranchOff[13] => MuxINC[13].DATAB
BranchOff[14] => MuxINC[14].DATAB
BranchOff[15] => MuxINC[15].DATAB
BranchOff[16] => MuxINC[16].DATAB
BranchOff[17] => MuxINC[17].DATAB
BranchOff[18] => MuxINC[18].DATAB
BranchOff[19] => MuxINC[19].DATAB
BranchOff[20] => MuxINC[20].DATAB
BranchOff[21] => MuxINC[21].DATAB
BranchOff[22] => MuxINC[22].DATAB
BranchOff[23] => MuxINC[23].DATAB
BranchOff[24] => MuxINC[24].DATAB
BranchOff[25] => MuxINC[25].DATAB
BranchOff[26] => MuxINC[26].DATAB
BranchOff[27] => MuxINC[27].DATAB
BranchOff[28] => MuxINC[28].DATAB
BranchOff[29] => MuxINC[29].DATAB
BranchOff[30] => MuxINC[30].DATAB
BranchOff[31] => MuxINC[31].DATAB
RA[0] => MuxPC[0].DATAA
RA[1] => MuxPC[1].DATAA
RA[2] => MuxPC[2].DATAA
RA[3] => MuxPC[3].DATAA
RA[4] => MuxPC[4].DATAA
RA[5] => MuxPC[5].DATAA
RA[6] => MuxPC[6].DATAA
RA[7] => MuxPC[7].DATAA
RA[8] => MuxPC[8].DATAA
RA[9] => MuxPC[9].DATAA
RA[10] => MuxPC[10].DATAA
RA[11] => MuxPC[11].DATAA
RA[12] => MuxPC[12].DATAA
RA[13] => MuxPC[13].DATAA
RA[14] => MuxPC[14].DATAA
RA[15] => MuxPC[15].DATAA
RA[16] => MuxPC[16].DATAA
RA[17] => MuxPC[17].DATAA
RA[18] => MuxPC[18].DATAA
RA[19] => MuxPC[19].DATAA
RA[20] => MuxPC[20].DATAA
RA[21] => MuxPC[21].DATAA
RA[22] => MuxPC[22].DATAA
RA[23] => MuxPC[23].DATAA
RA[24] => MuxPC[24].DATAA
RA[25] => MuxPC[25].DATAA
RA[26] => MuxPC[26].DATAA
RA[27] => MuxPC[27].DATAA
RA[28] => MuxPC[28].DATAA
RA[29] => MuxPC[29].DATAA
RA[30] => MuxPC[30].DATAA
RA[31] => MuxPC[31].DATAA
PC_select => MuxPC[31].OUTPUTSELECT
PC_select => MuxPC[30].OUTPUTSELECT
PC_select => MuxPC[29].OUTPUTSELECT
PC_select => MuxPC[28].OUTPUTSELECT
PC_select => MuxPC[27].OUTPUTSELECT
PC_select => MuxPC[26].OUTPUTSELECT
PC_select => MuxPC[25].OUTPUTSELECT
PC_select => MuxPC[24].OUTPUTSELECT
PC_select => MuxPC[23].OUTPUTSELECT
PC_select => MuxPC[22].OUTPUTSELECT
PC_select => MuxPC[21].OUTPUTSELECT
PC_select => MuxPC[20].OUTPUTSELECT
PC_select => MuxPC[19].OUTPUTSELECT
PC_select => MuxPC[18].OUTPUTSELECT
PC_select => MuxPC[17].OUTPUTSELECT
PC_select => MuxPC[16].OUTPUTSELECT
PC_select => MuxPC[15].OUTPUTSELECT
PC_select => MuxPC[14].OUTPUTSELECT
PC_select => MuxPC[13].OUTPUTSELECT
PC_select => MuxPC[12].OUTPUTSELECT
PC_select => MuxPC[11].OUTPUTSELECT
PC_select => MuxPC[10].OUTPUTSELECT
PC_select => MuxPC[9].OUTPUTSELECT
PC_select => MuxPC[8].OUTPUTSELECT
PC_select => MuxPC[7].OUTPUTSELECT
PC_select => MuxPC[6].OUTPUTSELECT
PC_select => MuxPC[5].OUTPUTSELECT
PC_select => MuxPC[4].OUTPUTSELECT
PC_select => MuxPC[3].OUTPUTSELECT
PC_select => MuxPC[2].OUTPUTSELECT
PC_select => MuxPC[1].OUTPUTSELECT
PC_select => MuxPC[0].OUTPUTSELECT
PC_enable => always0.IN0
INC_select => MuxINC[31].OUTPUTSELECT
INC_select => MuxINC[30].OUTPUTSELECT
INC_select => MuxINC[29].OUTPUTSELECT
INC_select => MuxINC[28].OUTPUTSELECT
INC_select => MuxINC[27].OUTPUTSELECT
INC_select => MuxINC[26].OUTPUTSELECT
INC_select => MuxINC[25].OUTPUTSELECT
INC_select => MuxINC[24].OUTPUTSELECT
INC_select => MuxINC[23].OUTPUTSELECT
INC_select => MuxINC[22].OUTPUTSELECT
INC_select => MuxINC[21].OUTPUTSELECT
INC_select => MuxINC[20].OUTPUTSELECT
INC_select => MuxINC[19].OUTPUTSELECT
INC_select => MuxINC[18].OUTPUTSELECT
INC_select => MuxINC[17].OUTPUTSELECT
INC_select => MuxINC[16].OUTPUTSELECT
INC_select => MuxINC[15].OUTPUTSELECT
INC_select => MuxINC[14].OUTPUTSELECT
INC_select => MuxINC[13].OUTPUTSELECT
INC_select => MuxINC[12].OUTPUTSELECT
INC_select => MuxINC[11].OUTPUTSELECT
INC_select => MuxINC[10].OUTPUTSELECT
INC_select => MuxINC[9].OUTPUTSELECT
INC_select => MuxINC[8].OUTPUTSELECT
INC_select => MuxINC[7].OUTPUTSELECT
INC_select => MuxINC[6].OUTPUTSELECT
INC_select => MuxINC[5].OUTPUTSELECT
INC_select => MuxINC[4].OUTPUTSELECT
INC_select => MuxINC[3].OUTPUTSELECT
INC_select => MuxINC[2].OUTPUTSELECT
INC_select => MuxINC[1].OUTPUTSELECT
INC_select => MuxINC[0].OUTPUTSELECT
Clock => PC_temp[0]~reg0.CLK
Clock => PC_temp[1]~reg0.CLK
Clock => PC_temp[2]~reg0.CLK
Clock => PC_temp[3]~reg0.CLK
Clock => PC_temp[4]~reg0.CLK
Clock => PC_temp[5]~reg0.CLK
Clock => PC_temp[6]~reg0.CLK
Clock => PC_temp[7]~reg0.CLK
Clock => PC_temp[8]~reg0.CLK
Clock => PC_temp[9]~reg0.CLK
Clock => PC_temp[10]~reg0.CLK
Clock => PC_temp[11]~reg0.CLK
Clock => PC_temp[12]~reg0.CLK
Clock => PC_temp[13]~reg0.CLK
Clock => PC_temp[14]~reg0.CLK
Clock => PC_temp[15]~reg0.CLK
Clock => PC_temp[16]~reg0.CLK
Clock => PC_temp[17]~reg0.CLK
Clock => PC_temp[18]~reg0.CLK
Clock => PC_temp[19]~reg0.CLK
Clock => PC_temp[20]~reg0.CLK
Clock => PC_temp[21]~reg0.CLK
Clock => PC_temp[22]~reg0.CLK
Clock => PC_temp[23]~reg0.CLK
Clock => PC_temp[24]~reg0.CLK
Clock => PC_temp[25]~reg0.CLK
Clock => PC_temp[26]~reg0.CLK
Clock => PC_temp[27]~reg0.CLK
Clock => PC_temp[28]~reg0.CLK
Clock => PC_temp[29]~reg0.CLK
Clock => PC_temp[30]~reg0.CLK
Clock => PC_temp[31]~reg0.CLK
Clock => PC[0]~reg0.CLK
Clock => PC[1]~reg0.CLK
Clock => PC[2]~reg0.CLK
Clock => PC[3]~reg0.CLK
Clock => PC[4]~reg0.CLK
Clock => PC[5]~reg0.CLK
Clock => PC[6]~reg0.CLK
Clock => PC[7]~reg0.CLK
Clock => PC[8]~reg0.CLK
Clock => PC[9]~reg0.CLK
Clock => PC[10]~reg0.CLK
Clock => PC[11]~reg0.CLK
Clock => PC[12]~reg0.CLK
Clock => PC[13]~reg0.CLK
Clock => PC[14]~reg0.CLK
Clock => PC[15]~reg0.CLK
Clock => PC[16]~reg0.CLK
Clock => PC[17]~reg0.CLK
Clock => PC[18]~reg0.CLK
Clock => PC[19]~reg0.CLK
Clock => PC[20]~reg0.CLK
Clock => PC[21]~reg0.CLK
Clock => PC[22]~reg0.CLK
Clock => PC[23]~reg0.CLK
Clock => PC[24]~reg0.CLK
Clock => PC[25]~reg0.CLK
Clock => PC[26]~reg0.CLK
Clock => PC[27]~reg0.CLK
Clock => PC[28]~reg0.CLK
Clock => PC[29]~reg0.CLK
Clock => PC[30]~reg0.CLK
Clock => PC[31]~reg0.CLK
PC_temp[0] <= PC_temp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[1] <= PC_temp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[2] <= PC_temp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[3] <= PC_temp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[4] <= PC_temp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[5] <= PC_temp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[6] <= PC_temp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[7] <= PC_temp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[8] <= PC_temp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[9] <= PC_temp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[10] <= PC_temp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[11] <= PC_temp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[12] <= PC_temp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[13] <= PC_temp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[14] <= PC_temp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[15] <= PC_temp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[16] <= PC_temp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[17] <= PC_temp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[18] <= PC_temp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[19] <= PC_temp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[20] <= PC_temp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[21] <= PC_temp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[22] <= PC_temp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[23] <= PC_temp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[24] <= PC_temp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[25] <= PC_temp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[26] <= PC_temp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[27] <= PC_temp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[28] <= PC_temp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[29] <= PC_temp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[30] <= PC_temp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_temp[31] <= PC_temp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => PC.OUTPUTSELECT
PC_Reset => always0.IN1


|MasterVerilog|Processor:aProcessor|Muxn:MuxC
ConcatanatedInputs[0] => ShiftRight0.IN69
ConcatanatedInputs[1] => ShiftRight0.IN68
ConcatanatedInputs[2] => ShiftRight0.IN67
ConcatanatedInputs[3] => ShiftRight0.IN66
ConcatanatedInputs[4] => ShiftRight0.IN65
ConcatanatedInputs[5] => ShiftRight0.IN64
ConcatanatedInputs[6] => ShiftRight0.IN63
ConcatanatedInputs[7] => ShiftRight0.IN62
ConcatanatedInputs[8] => ShiftRight0.IN61
ConcatanatedInputs[9] => ShiftRight0.IN60
ConcatanatedInputs[10] => ShiftRight0.IN59
ConcatanatedInputs[11] => ShiftRight0.IN58
ConcatanatedInputs[12] => ShiftRight0.IN57
ConcatanatedInputs[13] => ShiftRight0.IN56
ConcatanatedInputs[14] => ShiftRight0.IN55
ConcatanatedInputs[15] => ShiftRight0.IN54
ConcatanatedInputs[16] => ShiftRight0.IN53
ConcatanatedInputs[17] => ShiftRight0.IN52
ConcatanatedInputs[18] => ShiftRight0.IN51
ConcatanatedInputs[19] => ShiftRight0.IN50
ConcatanatedInputs[20] => ShiftRight0.IN49
ConcatanatedInputs[21] => ShiftRight0.IN48
ConcatanatedInputs[22] => ShiftRight0.IN47
ConcatanatedInputs[23] => ShiftRight0.IN46
ConcatanatedInputs[24] => ShiftRight0.IN45
ConcatanatedInputs[25] => ShiftRight0.IN44
ConcatanatedInputs[26] => ShiftRight0.IN43
ConcatanatedInputs[27] => ShiftRight0.IN42
ConcatanatedInputs[28] => ShiftRight0.IN41
ConcatanatedInputs[29] => ShiftRight0.IN40
ConcatanatedInputs[30] => ShiftRight0.IN39
ConcatanatedInputs[31] => ShiftRight0.IN38
ConcatanatedInputs[32] => ShiftRight0.IN37
ConcatanatedInputs[33] => ShiftRight0.IN36
ConcatanatedInputs[34] => ShiftRight0.IN35
ConcatanatedInputs[35] => ShiftRight0.IN34
ConcatanatedInputs[36] => ShiftRight0.IN33
ConcatanatedInputs[37] => ShiftRight0.IN32
ConcatanatedInputs[38] => ShiftRight0.IN31
ConcatanatedInputs[39] => ShiftRight0.IN30
ConcatanatedInputs[40] => ShiftRight0.IN29
ConcatanatedInputs[41] => ShiftRight0.IN28
ConcatanatedInputs[42] => ShiftRight0.IN27
ConcatanatedInputs[43] => ShiftRight0.IN26
ConcatanatedInputs[44] => ShiftRight0.IN25
ConcatanatedInputs[45] => ShiftRight0.IN24
ConcatanatedInputs[46] => ShiftRight0.IN23
ConcatanatedInputs[47] => ShiftRight0.IN22
ConcatanatedInputs[48] => ShiftRight0.IN21
ConcatanatedInputs[49] => ShiftRight0.IN20
ConcatanatedInputs[50] => ShiftRight0.IN19
ConcatanatedInputs[51] => ShiftRight0.IN18
ConcatanatedInputs[52] => ShiftRight0.IN17
ConcatanatedInputs[53] => ShiftRight0.IN16
ConcatanatedInputs[54] => ShiftRight0.IN15
ConcatanatedInputs[55] => ShiftRight0.IN14
ConcatanatedInputs[56] => ShiftRight0.IN13
ConcatanatedInputs[57] => ShiftRight0.IN12
ConcatanatedInputs[58] => ShiftRight0.IN11
ConcatanatedInputs[59] => ShiftRight0.IN10
ConcatanatedInputs[60] => ShiftRight0.IN9
ConcatanatedInputs[61] => ShiftRight0.IN8
ConcatanatedInputs[62] => ShiftRight0.IN7
ConcatanatedInputs[63] => ShiftRight0.IN6
Select[0] => ShiftRight0.IN71
Select[1] => ShiftRight0.IN70
Out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|reg_32b:RA
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|reg_32b:RB
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|Muxn:MuxB
ConcatanatedInputs[0] => ShiftRight0.IN69
ConcatanatedInputs[1] => ShiftRight0.IN68
ConcatanatedInputs[2] => ShiftRight0.IN67
ConcatanatedInputs[3] => ShiftRight0.IN66
ConcatanatedInputs[4] => ShiftRight0.IN65
ConcatanatedInputs[5] => ShiftRight0.IN64
ConcatanatedInputs[6] => ShiftRight0.IN63
ConcatanatedInputs[7] => ShiftRight0.IN62
ConcatanatedInputs[8] => ShiftRight0.IN61
ConcatanatedInputs[9] => ShiftRight0.IN60
ConcatanatedInputs[10] => ShiftRight0.IN59
ConcatanatedInputs[11] => ShiftRight0.IN58
ConcatanatedInputs[12] => ShiftRight0.IN57
ConcatanatedInputs[13] => ShiftRight0.IN56
ConcatanatedInputs[14] => ShiftRight0.IN55
ConcatanatedInputs[15] => ShiftRight0.IN54
ConcatanatedInputs[16] => ShiftRight0.IN53
ConcatanatedInputs[17] => ShiftRight0.IN52
ConcatanatedInputs[18] => ShiftRight0.IN51
ConcatanatedInputs[19] => ShiftRight0.IN50
ConcatanatedInputs[20] => ShiftRight0.IN49
ConcatanatedInputs[21] => ShiftRight0.IN48
ConcatanatedInputs[22] => ShiftRight0.IN47
ConcatanatedInputs[23] => ShiftRight0.IN46
ConcatanatedInputs[24] => ShiftRight0.IN45
ConcatanatedInputs[25] => ShiftRight0.IN44
ConcatanatedInputs[26] => ShiftRight0.IN43
ConcatanatedInputs[27] => ShiftRight0.IN42
ConcatanatedInputs[28] => ShiftRight0.IN41
ConcatanatedInputs[29] => ShiftRight0.IN40
ConcatanatedInputs[30] => ShiftRight0.IN39
ConcatanatedInputs[31] => ShiftRight0.IN38
ConcatanatedInputs[32] => ShiftRight0.IN37
ConcatanatedInputs[33] => ShiftRight0.IN36
ConcatanatedInputs[34] => ShiftRight0.IN35
ConcatanatedInputs[35] => ShiftRight0.IN34
ConcatanatedInputs[36] => ShiftRight0.IN33
ConcatanatedInputs[37] => ShiftRight0.IN32
ConcatanatedInputs[38] => ShiftRight0.IN31
ConcatanatedInputs[39] => ShiftRight0.IN30
ConcatanatedInputs[40] => ShiftRight0.IN29
ConcatanatedInputs[41] => ShiftRight0.IN28
ConcatanatedInputs[42] => ShiftRight0.IN27
ConcatanatedInputs[43] => ShiftRight0.IN26
ConcatanatedInputs[44] => ShiftRight0.IN25
ConcatanatedInputs[45] => ShiftRight0.IN24
ConcatanatedInputs[46] => ShiftRight0.IN23
ConcatanatedInputs[47] => ShiftRight0.IN22
ConcatanatedInputs[48] => ShiftRight0.IN21
ConcatanatedInputs[49] => ShiftRight0.IN20
ConcatanatedInputs[50] => ShiftRight0.IN19
ConcatanatedInputs[51] => ShiftRight0.IN18
ConcatanatedInputs[52] => ShiftRight0.IN17
ConcatanatedInputs[53] => ShiftRight0.IN16
ConcatanatedInputs[54] => ShiftRight0.IN15
ConcatanatedInputs[55] => ShiftRight0.IN14
ConcatanatedInputs[56] => ShiftRight0.IN13
ConcatanatedInputs[57] => ShiftRight0.IN12
ConcatanatedInputs[58] => ShiftRight0.IN11
ConcatanatedInputs[59] => ShiftRight0.IN10
ConcatanatedInputs[60] => ShiftRight0.IN9
ConcatanatedInputs[61] => ShiftRight0.IN8
ConcatanatedInputs[62] => ShiftRight0.IN7
ConcatanatedInputs[63] => ShiftRight0.IN6
Select[0] => ShiftRight0.IN71
Select[1] => ShiftRight0.IN70
Out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|RegisterFile:RegFile
Rdst[0] => R.waddr_a[0].DATAIN
Rdst[0] => R.WADDR
Rdst[1] => R.waddr_a[1].DATAIN
Rdst[1] => R.WADDR1
Rdst[2] => R.waddr_a[2].DATAIN
Rdst[2] => R.WADDR2
Rdst[3] => R.waddr_a[3].DATAIN
Rdst[3] => R.WADDR3
Rdst[4] => R.waddr_a[4].DATAIN
Rdst[4] => R.WADDR4
Rsrc1[0] => R.RADDR
Rsrc1[1] => R.RADDR1
Rsrc1[2] => R.RADDR2
Rsrc1[3] => R.RADDR3
Rsrc1[4] => R.RADDR4
Rsrc2[0] => R.PORTBRADDR
Rsrc2[1] => R.PORTBRADDR1
Rsrc2[2] => R.PORTBRADDR2
Rsrc2[3] => R.PORTBRADDR3
Rsrc2[4] => R.PORTBRADDR4
RA[0] <= R.DATAOUT
RA[1] <= R.DATAOUT1
RA[2] <= R.DATAOUT2
RA[3] <= R.DATAOUT3
RA[4] <= R.DATAOUT4
RA[5] <= R.DATAOUT5
RA[6] <= R.DATAOUT6
RA[7] <= R.DATAOUT7
RA[8] <= R.DATAOUT8
RA[9] <= R.DATAOUT9
RA[10] <= R.DATAOUT10
RA[11] <= R.DATAOUT11
RA[12] <= R.DATAOUT12
RA[13] <= R.DATAOUT13
RA[14] <= R.DATAOUT14
RA[15] <= R.DATAOUT15
RA[16] <= R.DATAOUT16
RA[17] <= R.DATAOUT17
RA[18] <= R.DATAOUT18
RA[19] <= R.DATAOUT19
RA[20] <= R.DATAOUT20
RA[21] <= R.DATAOUT21
RA[22] <= R.DATAOUT22
RA[23] <= R.DATAOUT23
RA[24] <= R.DATAOUT24
RA[25] <= R.DATAOUT25
RA[26] <= R.DATAOUT26
RA[27] <= R.DATAOUT27
RA[28] <= R.DATAOUT28
RA[29] <= R.DATAOUT29
RA[30] <= R.DATAOUT30
RA[31] <= R.DATAOUT31
RB[0] <= R.PORTBDATAOUT
RB[1] <= R.PORTBDATAOUT1
RB[2] <= R.PORTBDATAOUT2
RB[3] <= R.PORTBDATAOUT3
RB[4] <= R.PORTBDATAOUT4
RB[5] <= R.PORTBDATAOUT5
RB[6] <= R.PORTBDATAOUT6
RB[7] <= R.PORTBDATAOUT7
RB[8] <= R.PORTBDATAOUT8
RB[9] <= R.PORTBDATAOUT9
RB[10] <= R.PORTBDATAOUT10
RB[11] <= R.PORTBDATAOUT11
RB[12] <= R.PORTBDATAOUT12
RB[13] <= R.PORTBDATAOUT13
RB[14] <= R.PORTBDATAOUT14
RB[15] <= R.PORTBDATAOUT15
RB[16] <= R.PORTBDATAOUT16
RB[17] <= R.PORTBDATAOUT17
RB[18] <= R.PORTBDATAOUT18
RB[19] <= R.PORTBDATAOUT19
RB[20] <= R.PORTBDATAOUT20
RB[21] <= R.PORTBDATAOUT21
RB[22] <= R.PORTBDATAOUT22
RB[23] <= R.PORTBDATAOUT23
RB[24] <= R.PORTBDATAOUT24
RB[25] <= R.PORTBDATAOUT25
RB[26] <= R.PORTBDATAOUT26
RB[27] <= R.PORTBDATAOUT27
RB[28] <= R.PORTBDATAOUT28
RB[29] <= R.PORTBDATAOUT29
RB[30] <= R.PORTBDATAOUT30
RB[31] <= R.PORTBDATAOUT31
RY[0] => R.data_a[0].DATAIN
RY[0] => R.DATAIN
RY[1] => R.data_a[1].DATAIN
RY[1] => R.DATAIN1
RY[2] => R.data_a[2].DATAIN
RY[2] => R.DATAIN2
RY[3] => R.data_a[3].DATAIN
RY[3] => R.DATAIN3
RY[4] => R.data_a[4].DATAIN
RY[4] => R.DATAIN4
RY[5] => R.data_a[5].DATAIN
RY[5] => R.DATAIN5
RY[6] => R.data_a[6].DATAIN
RY[6] => R.DATAIN6
RY[7] => R.data_a[7].DATAIN
RY[7] => R.DATAIN7
RY[8] => R.data_a[8].DATAIN
RY[8] => R.DATAIN8
RY[9] => R.data_a[9].DATAIN
RY[9] => R.DATAIN9
RY[10] => R.data_a[10].DATAIN
RY[10] => R.DATAIN10
RY[11] => R.data_a[11].DATAIN
RY[11] => R.DATAIN11
RY[12] => R.data_a[12].DATAIN
RY[12] => R.DATAIN12
RY[13] => R.data_a[13].DATAIN
RY[13] => R.DATAIN13
RY[14] => R.data_a[14].DATAIN
RY[14] => R.DATAIN14
RY[15] => R.data_a[15].DATAIN
RY[15] => R.DATAIN15
RY[16] => R.data_a[16].DATAIN
RY[16] => R.DATAIN16
RY[17] => R.data_a[17].DATAIN
RY[17] => R.DATAIN17
RY[18] => R.data_a[18].DATAIN
RY[18] => R.DATAIN18
RY[19] => R.data_a[19].DATAIN
RY[19] => R.DATAIN19
RY[20] => R.data_a[20].DATAIN
RY[20] => R.DATAIN20
RY[21] => R.data_a[21].DATAIN
RY[21] => R.DATAIN21
RY[22] => R.data_a[22].DATAIN
RY[22] => R.DATAIN22
RY[23] => R.data_a[23].DATAIN
RY[23] => R.DATAIN23
RY[24] => R.data_a[24].DATAIN
RY[24] => R.DATAIN24
RY[25] => R.data_a[25].DATAIN
RY[25] => R.DATAIN25
RY[26] => R.data_a[26].DATAIN
RY[26] => R.DATAIN26
RY[27] => R.data_a[27].DATAIN
RY[27] => R.DATAIN27
RY[28] => R.data_a[28].DATAIN
RY[28] => R.DATAIN28
RY[29] => R.data_a[29].DATAIN
RY[29] => R.DATAIN29
RY[30] => R.data_a[30].DATAIN
RY[30] => R.DATAIN30
RY[31] => R.data_a[31].DATAIN
RY[31] => R.DATAIN31
clk => R.we_a.CLK
clk => R.be_a[31].CLK
clk => R.be_a[30].CLK
clk => R.be_a[29].CLK
clk => R.be_a[28].CLK
clk => R.be_a[27].CLK
clk => R.be_a[26].CLK
clk => R.be_a[25].CLK
clk => R.be_a[24].CLK
clk => R.be_a[23].CLK
clk => R.be_a[22].CLK
clk => R.be_a[21].CLK
clk => R.be_a[20].CLK
clk => R.be_a[19].CLK
clk => R.be_a[18].CLK
clk => R.be_a[17].CLK
clk => R.be_a[16].CLK
clk => R.be_a[15].CLK
clk => R.be_a[14].CLK
clk => R.be_a[13].CLK
clk => R.be_a[12].CLK
clk => R.be_a[11].CLK
clk => R.be_a[10].CLK
clk => R.be_a[9].CLK
clk => R.be_a[8].CLK
clk => R.be_a[7].CLK
clk => R.be_a[6].CLK
clk => R.be_a[5].CLK
clk => R.be_a[4].CLK
clk => R.be_a[3].CLK
clk => R.be_a[2].CLK
clk => R.be_a[1].CLK
clk => R.be_a[0].CLK
clk => R.waddr_a[4].CLK
clk => R.waddr_a[3].CLK
clk => R.waddr_a[2].CLK
clk => R.waddr_a[1].CLK
clk => R.waddr_a[0].CLK
clk => R.data_a[31].CLK
clk => R.data_a[30].CLK
clk => R.data_a[29].CLK
clk => R.data_a[28].CLK
clk => R.data_a[27].CLK
clk => R.data_a[26].CLK
clk => R.data_a[25].CLK
clk => R.data_a[24].CLK
clk => R.data_a[23].CLK
clk => R.data_a[22].CLK
clk => R.data_a[21].CLK
clk => R.data_a[20].CLK
clk => R.data_a[19].CLK
clk => R.data_a[18].CLK
clk => R.data_a[17].CLK
clk => R.data_a[16].CLK
clk => R.data_a[15].CLK
clk => R.data_a[14].CLK
clk => R.data_a[13].CLK
clk => R.data_a[12].CLK
clk => R.data_a[11].CLK
clk => R.data_a[10].CLK
clk => R.data_a[9].CLK
clk => R.data_a[8].CLK
clk => R.data_a[7].CLK
clk => R.data_a[6].CLK
clk => R.data_a[5].CLK
clk => R.data_a[4].CLK
clk => R.data_a[3].CLK
clk => R.data_a[2].CLK
clk => R.data_a[1].CLK
clk => R.data_a[0].CLK
clk => R.CLK0
RF_WRITE => R.we_a.DATAIN
RF_WRITE => R.be_a[31].DATAIN
RF_WRITE => R.be_a[30].DATAIN
RF_WRITE => R.be_a[29].DATAIN
RF_WRITE => R.be_a[28].DATAIN
RF_WRITE => R.be_a[27].DATAIN
RF_WRITE => R.be_a[26].DATAIN
RF_WRITE => R.be_a[25].DATAIN
RF_WRITE => R.be_a[24].DATAIN
RF_WRITE => R.be_a[23].DATAIN
RF_WRITE => R.be_a[22].DATAIN
RF_WRITE => R.be_a[21].DATAIN
RF_WRITE => R.be_a[20].DATAIN
RF_WRITE => R.be_a[19].DATAIN
RF_WRITE => R.be_a[18].DATAIN
RF_WRITE => R.be_a[17].DATAIN
RF_WRITE => R.be_a[16].DATAIN
RF_WRITE => R.be_a[15].DATAIN
RF_WRITE => R.be_a[14].DATAIN
RF_WRITE => R.be_a[13].DATAIN
RF_WRITE => R.be_a[12].DATAIN
RF_WRITE => R.be_a[11].DATAIN
RF_WRITE => R.be_a[10].DATAIN
RF_WRITE => R.be_a[9].DATAIN
RF_WRITE => R.be_a[8].DATAIN
RF_WRITE => R.be_a[7].DATAIN
RF_WRITE => R.be_a[6].DATAIN
RF_WRITE => R.be_a[5].DATAIN
RF_WRITE => R.be_a[4].DATAIN
RF_WRITE => R.be_a[3].DATAIN
RF_WRITE => R.be_a[2].DATAIN
RF_WRITE => R.be_a[1].DATAIN
RF_WRITE => R.be_a[0].DATAIN
RF_WRITE => R.WE
RF_WRITE => R.PORTABYTEENAMASKS
RF_WRITE => R.PORTABYTEENAMASKS1
RF_WRITE => R.PORTABYTEENAMASKS2
RF_WRITE => R.PORTABYTEENAMASKS3
RF_WRITE => R.PORTABYTEENAMASKS4
RF_WRITE => R.PORTABYTEENAMASKS5
RF_WRITE => R.PORTABYTEENAMASKS6
RF_WRITE => R.PORTABYTEENAMASKS7
RF_WRITE => R.PORTABYTEENAMASKS8
RF_WRITE => R.PORTABYTEENAMASKS9
RF_WRITE => R.PORTABYTEENAMASKS10
RF_WRITE => R.PORTABYTEENAMASKS11
RF_WRITE => R.PORTABYTEENAMASKS12
RF_WRITE => R.PORTABYTEENAMASKS13
RF_WRITE => R.PORTABYTEENAMASKS14
RF_WRITE => R.PORTABYTEENAMASKS15
RF_WRITE => R.PORTABYTEENAMASKS16
RF_WRITE => R.PORTABYTEENAMASKS17
RF_WRITE => R.PORTABYTEENAMASKS18
RF_WRITE => R.PORTABYTEENAMASKS19
RF_WRITE => R.PORTABYTEENAMASKS20
RF_WRITE => R.PORTABYTEENAMASKS21
RF_WRITE => R.PORTABYTEENAMASKS22
RF_WRITE => R.PORTABYTEENAMASKS23
RF_WRITE => R.PORTABYTEENAMASKS24
RF_WRITE => R.PORTABYTEENAMASKS25
RF_WRITE => R.PORTABYTEENAMASKS26
RF_WRITE => R.PORTABYTEENAMASKS27
RF_WRITE => R.PORTABYTEENAMASKS28
RF_WRITE => R.PORTABYTEENAMASKS29
RF_WRITE => R.PORTABYTEENAMASKS30
RF_WRITE => R.PORTABYTEENAMASKS31


|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG
Instruction[0] => Instruction[0].IN1
Instruction[1] => Instruction[1].IN1
Instruction[2] => Instruction[2].IN1
Instruction[3] => Instruction[3].IN1
Instruction[4] => Instruction[4].IN1
Instruction[5] => Instruction[5].IN1
Instruction[6] => Instruction[6].IN1
Instruction[7] => Instruction[7].IN1
Instruction[8] => Instruction[8].IN1
Instruction[9] => Instruction[9].IN1
Instruction[10] => Instruction[10].IN1
Instruction[11] => Instruction[11].IN1
Instruction[12] => Instruction[12].IN1
Instruction[13] => Instruction[13].IN1
Instruction[14] => Instruction[14].IN1
Instruction[15] => Instruction[15].IN1
Instruction[16] => Instruction[16].IN1
Instruction[17] => Instruction[17].IN1
Instruction[18] => Instruction[18].IN1
Instruction[19] => Instruction[19].IN1
Instruction[20] => Instruction[20].IN1
Instruction[21] => Instruction[21].IN1
Instruction[22] => Instruction[22].IN1
Instruction[23] => Instruction[23].IN1
Instruction[24] => Instruction[24].IN1
Instruction[25] => Instruction[25].IN1
Instruction[26] => Instruction[26].IN1
Instruction[27] => Instruction[27].IN1
Instruction[28] => Instruction[28].IN1
Instruction[29] => Instruction[29].IN1
Instruction[30] => Instruction[30].IN1
Instruction[31] => Instruction[31].IN1
Clock => Clock.IN1
Stage[0] <= Stage[0].DB_MAX_OUTPUT_PORT_TYPE
Stage[1] <= Stage[1].DB_MAX_OUTPUT_PORT_TYPE
Stage[2] <= Stage[2].DB_MAX_OUTPUT_PORT_TYPE
IR_Enable <= StageTracker:EnableSignals.IR_Enable
Extend[0] <= SelectController:SelectSignals.Extend
Extend[1] <= SelectController:SelectSignals.Extend
NOP_FLAG <= SelectController:SelectSignals.NOP_FLAG
IFNR_FLAG <= DecodeInstruction:DecodeInst.IFNR_FLAG
PC_Enable <= StageTracker:EnableSignals.PC_Enable
PC_Select <= SelectController:SelectSignals.PC_Select
INC_Select <= SelectController:SelectSignals.INC_Select
RF_WRITE <= <VCC>
Instruction_Rsrc1[0] <= DecodeInstruction:DecodeInst.Instruction_Rsrc1
Instruction_Rsrc1[1] <= DecodeInstruction:DecodeInst.Instruction_Rsrc1
Instruction_Rsrc1[2] <= DecodeInstruction:DecodeInst.Instruction_Rsrc1
Instruction_Rsrc1[3] <= DecodeInstruction:DecodeInst.Instruction_Rsrc1
Instruction_Rsrc1[4] <= DecodeInstruction:DecodeInst.Instruction_Rsrc1
Instruction_Rsrc2[0] <= DecodeInstruction:DecodeInst.Instruction_Rsrc2
Instruction_Rsrc2[1] <= DecodeInstruction:DecodeInst.Instruction_Rsrc2
Instruction_Rsrc2[2] <= DecodeInstruction:DecodeInst.Instruction_Rsrc2
Instruction_Rsrc2[3] <= DecodeInstruction:DecodeInst.Instruction_Rsrc2
Instruction_Rsrc2[4] <= DecodeInstruction:DecodeInst.Instruction_Rsrc2
Instruction_Rdst[0] <= DecodeInstruction:DecodeInst.Instruction_Rdst
Instruction_Rdst[1] <= DecodeInstruction:DecodeInst.Instruction_Rdst
Instruction_Rdst[2] <= DecodeInstruction:DecodeInst.Instruction_Rdst
Instruction_Rdst[3] <= DecodeInstruction:DecodeInst.Instruction_Rdst
Instruction_Rdst[4] <= DecodeInstruction:DecodeInst.Instruction_Rdst
C_Select[0] <= SelectController:SelectSignals.C_Select
C_Select[1] <= SelectController:SelectSignals.C_Select
RA_Enable <= StageTracker:EnableSignals.RA_Enable
RB_Enable <= StageTracker:EnableSignals.RB_Enable
B_Select <= SelectController:SelectSignals.B_Select
Instruction_Format[0] <= Instruction_Format[0].DB_MAX_OUTPUT_PORT_TYPE
Instruction_Format[1] <= Instruction_Format[1].DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[0] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[1] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[2] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[3] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[4] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[5] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[6] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[7] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[8] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[9] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[10] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[11] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[12] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[13] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[14] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[15] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[16] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[17] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[18] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[19] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[20] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[21] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[22] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[23] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[24] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[25] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[26] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[27] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[28] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[29] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[30] <= SelectController:SelectSignals.OP_Code
Instruction_OP_Code[31] <= SelectController:SelectSignals.OP_Code
Instruction_Immediate[0] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[1] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[2] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[3] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[4] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[5] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[6] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[7] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[8] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[9] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[10] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[11] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[12] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[13] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[14] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[15] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[16] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[17] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[18] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[19] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[20] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[21] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[22] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[23] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[24] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[25] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[26] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[27] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[28] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[29] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[30] <= DecodeInstruction:DecodeInst.Instruction_Immediate
Instruction_Immediate[31] <= DecodeInstruction:DecodeInst.Instruction_Immediate
ALU_Op[0] <= SelectController:SelectSignals.ALU_Op
ALU_Op[1] <= SelectController:SelectSignals.ALU_Op
ALU_Op[2] <= SelectController:SelectSignals.ALU_Op
ALU_Op[3] <= SelectController:SelectSignals.ALU_Op
ALU_Op[4] <= SelectController:SelectSignals.ALU_Op
ALU_Op[5] <= SelectController:SelectSignals.ALU_Op
ALU_Op[6] <= SelectController:SelectSignals.ALU_Op
ALU_Op[7] <= <GND>
ALU_Op[8] <= <GND>
ALU_Op[9] <= <GND>
ALU_Op[10] <= <GND>
ALU_Op[11] <= <GND>
ALU_Op[12] <= <GND>
ALU_Op[13] <= <GND>
ALU_Op[14] <= <GND>
ALU_Op[15] <= <GND>
ALU_Op[16] <= <GND>
ALU_Op[17] <= <GND>
ALU_Op[18] <= <GND>
ALU_Op[19] <= <GND>
ALU_Op[20] <= <GND>
ALU_Op[21] <= <GND>
ALU_Op[22] <= <GND>
ALU_Op[23] <= <GND>
ALU_Op[24] <= <GND>
ALU_Op[25] <= <GND>
ALU_Op[26] <= <GND>
ALU_Op[27] <= <GND>
ALU_Op[28] <= <GND>
ALU_Op[29] <= <GND>
ALU_Op[30] <= <GND>
ALU_Op[31] <= <GND>
RZ_Enable <= StageTracker:EnableSignals.RZ_Enable
CCR_Enable <= <GND>
RM_Enable <= StageTracker:EnableSignals.RM_Enable
MA_Select <= SelectController:SelectSignals.MA_Select
MEM_Read_H_Write_L <= <GND>
ROM1_Read <= StageTracker:EnableSignals.ROM1_Read
Y_Select[0] <= SelectController:SelectSignals.Y_Select
Y_Select[1] <= SelectController:SelectSignals.Y_Select
RY_Enable <= StageTracker:EnableSignals.RY_Enable


|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst
Instruction[0] => Decoder0.IN5
Instruction[0] => Instruction_OP_Code.DATAA
Instruction[1] => Decoder0.IN4
Instruction[1] => Instruction_OP_Code.DATAA
Instruction[2] => Decoder0.IN3
Instruction[2] => Instruction_OP_Code.DATAA
Instruction[3] => Decoder0.IN2
Instruction[3] => Instruction_OP_Code.DATAA
Instruction[4] => Decoder0.IN1
Instruction[4] => Instruction_OP_Code.DATAA
Instruction[5] => Decoder0.IN0
Instruction[5] => Instruction_OP_Code.DATAA
Instruction[6] => Instruction_Immediate.DATAA
Instruction[6] => Instruction_OP_Code.DATAB
Instruction[7] => Instruction_Immediate.DATAA
Instruction[7] => Instruction_OP_Code.DATAB
Instruction[8] => Instruction_Immediate.DATAA
Instruction[8] => Instruction_OP_Code.DATAB
Instruction[9] => Instruction_Immediate.DATAA
Instruction[9] => Instruction_OP_Code.DATAB
Instruction[10] => Instruction_Immediate.DATAA
Instruction[10] => Instruction_OP_Code.DATAB
Instruction[11] => Instruction_Immediate.DATAA
Instruction[11] => Instruction_OP_Code.DATAB
Instruction[12] => Instruction_Immediate.DATAA
Instruction[12] => Instruction_OP_Code.DATAB
Instruction[13] => Instruction_Immediate.DATAA
Instruction[13] => Instruction_OP_Code.DATAB
Instruction[14] => Instruction_Immediate.DATAA
Instruction[14] => Instruction_OP_Code.DATAB
Instruction[15] => Instruction_Immediate.DATAA
Instruction[15] => Instruction_OP_Code.DATAB
Instruction[16] => Instruction_Immediate.DATAA
Instruction[16] => Instruction_OP_Code.DATAB
Instruction[17] => Instruction_Immediate.DATAA
Instruction[17] => Mux4.IN1
Instruction[18] => Instruction_Immediate.DATAA
Instruction[18] => Mux3.IN1
Instruction[19] => Instruction_Immediate.DATAA
Instruction[19] => Mux2.IN1
Instruction[20] => Instruction_Immediate.DATAA
Instruction[20] => Mux1.IN1
Instruction[21] => Instruction_Immediate.DATAA
Instruction[21] => Mux0.IN1
Instruction[22] => Instruction_Rsrc2.DATAB
Instruction[22] => Instruction_Immediate.DATAB
Instruction[22] => Mux4.IN0
Instruction[23] => Instruction_Rsrc2.DATAB
Instruction[23] => Instruction_Immediate.DATAB
Instruction[23] => Mux3.IN0
Instruction[24] => Instruction_Rsrc2.DATAB
Instruction[24] => Instruction_Immediate.DATAB
Instruction[24] => Mux2.IN0
Instruction[25] => Instruction_Rsrc2.DATAB
Instruction[25] => Instruction_Immediate.DATAB
Instruction[25] => Mux1.IN0
Instruction[26] => Instruction_Rsrc2.DATAB
Instruction[26] => Instruction_Immediate.DATAB
Instruction[26] => Mux0.IN0
Instruction[27] => Instruction_Rsrc1.DATAA
Instruction[27] => Instruction_Immediate.DATAB
Instruction[28] => Instruction_Rsrc1.DATAA
Instruction[28] => Instruction_Immediate.DATAB
Instruction[29] => Instruction_Rsrc1.DATAA
Instruction[29] => Instruction_Immediate.DATAB
Instruction[30] => Instruction_Rsrc1.DATAA
Instruction[30] => Instruction_Immediate.DATAB
Instruction[31] => Instruction_Rsrc1.DATAA
Instruction[31] => Instruction_Immediate.DATAB
IFNR_FLAG <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Format[0] <= Instruction_Format.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Format[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc1[0] <= Instruction_Rsrc1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc1[1] <= Instruction_Rsrc1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc1[2] <= Instruction_Rsrc1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc1[3] <= Instruction_Rsrc1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc1[4] <= Instruction_Rsrc1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc2[0] <= Instruction_Rsrc2.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc2[1] <= Instruction_Rsrc2.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc2[2] <= Instruction_Rsrc2.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc2[3] <= Instruction_Rsrc2.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rsrc2[4] <= Instruction_Rsrc2.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rdst[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rdst[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rdst[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rdst[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Rdst[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[0] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[1] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[2] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[3] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[4] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[5] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[6] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[7] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[8] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[9] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[10] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[11] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[12] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[13] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[14] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[15] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[16] <= Instruction_OP_Code.DB_MAX_OUTPUT_PORT_TYPE
Instruction_OP_Code[17] <= <GND>
Instruction_OP_Code[18] <= <GND>
Instruction_OP_Code[19] <= <GND>
Instruction_OP_Code[20] <= <GND>
Instruction_OP_Code[21] <= <GND>
Instruction_OP_Code[22] <= <GND>
Instruction_OP_Code[23] <= <GND>
Instruction_OP_Code[24] <= <GND>
Instruction_OP_Code[25] <= <GND>
Instruction_OP_Code[26] <= <GND>
Instruction_OP_Code[27] <= <GND>
Instruction_OP_Code[28] <= <GND>
Instruction_OP_Code[29] <= <GND>
Instruction_OP_Code[30] <= <GND>
Instruction_OP_Code[31] <= <GND>
Instruction_Immediate[0] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[1] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[2] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[3] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[4] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[5] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[6] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[7] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[8] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[9] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[10] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[11] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[12] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[13] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[14] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[15] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[16] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[17] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[18] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[19] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[20] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[21] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[22] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[23] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[24] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[25] <= Instruction_Immediate.DB_MAX_OUTPUT_PORT_TYPE
Instruction_Immediate[26] <= <GND>
Instruction_Immediate[27] <= <GND>
Instruction_Immediate[28] <= <GND>
Instruction_Immediate[29] <= <GND>
Instruction_Immediate[30] <= <GND>
Instruction_Immediate[31] <= <GND>


|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|ClockCounter:StageGenerator
Clock => ClockCount[0]~reg0.CLK
Clock => ClockCount[1]~reg0.CLK
Clock => ClockCount[2]~reg0.CLK
ClockCount[0] <= ClockCount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClockCount[1] <= ClockCount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClockCount[2] <= ClockCount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals
Stage[0] => Decoder0.IN2
Stage[1] => Decoder0.IN1
Stage[2] => Decoder0.IN0
IR_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
PC_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RA_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RB_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RZ_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RM_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
ROM1_Read <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
RY_Enable <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals
OP_Code[0] => Equal1.IN33
OP_Code[0] => Equal2.IN33
OP_Code[0] => Equal3.IN33
OP_Code[0] => Equal4.IN33
OP_Code[0] => Equal5.IN33
OP_Code[0] => Equal6.IN33
OP_Code[0] => Equal7.IN33
OP_Code[0] => Equal8.IN33
OP_Code[0] => Equal9.IN33
OP_Code[0] => Equal10.IN33
OP_Code[0] => Equal11.IN33
OP_Code[0] => Equal12.IN33
OP_Code[0] => Equal13.IN33
OP_Code[0] => Equal14.IN33
OP_Code[0] => Equal15.IN33
OP_Code[0] => Equal17.IN11
OP_Code[0] => Equal18.IN11
OP_Code[0] => WideNor0.IN0
OP_Code[1] => Equal1.IN32
OP_Code[1] => Equal2.IN32
OP_Code[1] => Equal3.IN32
OP_Code[1] => Equal4.IN32
OP_Code[1] => Equal5.IN32
OP_Code[1] => Equal6.IN32
OP_Code[1] => Equal7.IN32
OP_Code[1] => Equal8.IN32
OP_Code[1] => Equal9.IN32
OP_Code[1] => Equal10.IN32
OP_Code[1] => Equal11.IN32
OP_Code[1] => Equal12.IN32
OP_Code[1] => Equal13.IN32
OP_Code[1] => Equal14.IN32
OP_Code[1] => Equal15.IN32
OP_Code[1] => Equal17.IN10
OP_Code[1] => Equal18.IN10
OP_Code[1] => WideNor0.IN1
OP_Code[2] => Equal1.IN31
OP_Code[2] => Equal2.IN31
OP_Code[2] => Equal3.IN31
OP_Code[2] => Equal4.IN31
OP_Code[2] => Equal5.IN31
OP_Code[2] => Equal6.IN31
OP_Code[2] => Equal7.IN31
OP_Code[2] => Equal8.IN31
OP_Code[2] => Equal9.IN31
OP_Code[2] => Equal10.IN31
OP_Code[2] => Equal11.IN31
OP_Code[2] => Equal12.IN31
OP_Code[2] => Equal13.IN31
OP_Code[2] => Equal14.IN31
OP_Code[2] => Equal15.IN31
OP_Code[2] => Equal17.IN9
OP_Code[2] => Equal18.IN9
OP_Code[2] => WideNor0.IN2
OP_Code[3] => Equal1.IN30
OP_Code[3] => Equal2.IN30
OP_Code[3] => Equal3.IN30
OP_Code[3] => Equal4.IN30
OP_Code[3] => Equal5.IN30
OP_Code[3] => Equal6.IN30
OP_Code[3] => Equal7.IN30
OP_Code[3] => Equal8.IN30
OP_Code[3] => Equal9.IN30
OP_Code[3] => Equal10.IN30
OP_Code[3] => Equal11.IN30
OP_Code[3] => Equal12.IN30
OP_Code[3] => Equal13.IN30
OP_Code[3] => Equal14.IN30
OP_Code[3] => Equal15.IN30
OP_Code[3] => Equal17.IN8
OP_Code[3] => Equal18.IN8
OP_Code[3] => WideNor0.IN3
OP_Code[4] => Equal1.IN29
OP_Code[4] => Equal2.IN29
OP_Code[4] => Equal3.IN29
OP_Code[4] => Equal4.IN29
OP_Code[4] => Equal5.IN29
OP_Code[4] => Equal6.IN29
OP_Code[4] => Equal7.IN29
OP_Code[4] => Equal8.IN29
OP_Code[4] => Equal9.IN29
OP_Code[4] => Equal10.IN29
OP_Code[4] => Equal11.IN29
OP_Code[4] => Equal12.IN29
OP_Code[4] => Equal13.IN29
OP_Code[4] => Equal14.IN29
OP_Code[4] => Equal15.IN29
OP_Code[4] => Equal17.IN7
OP_Code[4] => Equal18.IN7
OP_Code[4] => WideNor0.IN4
OP_Code[5] => Equal1.IN28
OP_Code[5] => Equal2.IN28
OP_Code[5] => Equal3.IN28
OP_Code[5] => Equal4.IN28
OP_Code[5] => Equal5.IN28
OP_Code[5] => Equal6.IN28
OP_Code[5] => Equal7.IN28
OP_Code[5] => Equal8.IN28
OP_Code[5] => Equal9.IN28
OP_Code[5] => Equal10.IN28
OP_Code[5] => Equal11.IN28
OP_Code[5] => Equal12.IN28
OP_Code[5] => Equal13.IN28
OP_Code[5] => Equal14.IN28
OP_Code[5] => Equal15.IN28
OP_Code[5] => Equal17.IN6
OP_Code[5] => Equal18.IN6
OP_Code[5] => WideNor0.IN5
OP_Code[6] => Equal1.IN27
OP_Code[6] => Equal2.IN27
OP_Code[6] => Equal3.IN27
OP_Code[6] => Equal4.IN27
OP_Code[6] => Equal5.IN27
OP_Code[6] => Equal6.IN27
OP_Code[6] => Equal7.IN27
OP_Code[6] => Equal8.IN27
OP_Code[6] => Equal9.IN27
OP_Code[6] => Equal10.IN27
OP_Code[6] => Equal11.IN27
OP_Code[6] => Equal12.IN27
OP_Code[6] => Equal13.IN27
OP_Code[6] => Equal14.IN27
OP_Code[6] => Equal15.IN27
OP_Code[7] => Equal1.IN26
OP_Code[7] => Equal2.IN26
OP_Code[7] => Equal3.IN26
OP_Code[7] => Equal4.IN26
OP_Code[7] => Equal5.IN26
OP_Code[7] => Equal6.IN26
OP_Code[7] => Equal7.IN26
OP_Code[7] => Equal8.IN26
OP_Code[7] => Equal9.IN26
OP_Code[7] => Equal10.IN26
OP_Code[7] => Equal11.IN26
OP_Code[7] => Equal12.IN26
OP_Code[7] => Equal13.IN26
OP_Code[7] => Equal14.IN26
OP_Code[7] => Equal15.IN26
OP_Code[8] => Equal1.IN25
OP_Code[8] => Equal2.IN25
OP_Code[8] => Equal3.IN25
OP_Code[8] => Equal4.IN25
OP_Code[8] => Equal5.IN25
OP_Code[8] => Equal6.IN25
OP_Code[8] => Equal7.IN25
OP_Code[8] => Equal8.IN25
OP_Code[8] => Equal9.IN25
OP_Code[8] => Equal10.IN25
OP_Code[8] => Equal11.IN25
OP_Code[8] => Equal12.IN25
OP_Code[8] => Equal13.IN25
OP_Code[8] => Equal14.IN25
OP_Code[8] => Equal15.IN25
OP_Code[9] => Equal1.IN24
OP_Code[9] => Equal2.IN24
OP_Code[9] => Equal3.IN24
OP_Code[9] => Equal4.IN24
OP_Code[9] => Equal5.IN24
OP_Code[9] => Equal6.IN24
OP_Code[9] => Equal7.IN24
OP_Code[9] => Equal8.IN24
OP_Code[9] => Equal9.IN24
OP_Code[9] => Equal10.IN24
OP_Code[9] => Equal11.IN24
OP_Code[9] => Equal12.IN24
OP_Code[9] => Equal13.IN24
OP_Code[9] => Equal14.IN24
OP_Code[9] => Equal15.IN24
OP_Code[10] => Equal1.IN23
OP_Code[10] => Equal2.IN23
OP_Code[10] => Equal3.IN23
OP_Code[10] => Equal4.IN23
OP_Code[10] => Equal5.IN23
OP_Code[10] => Equal6.IN23
OP_Code[10] => Equal7.IN23
OP_Code[10] => Equal8.IN23
OP_Code[10] => Equal9.IN23
OP_Code[10] => Equal10.IN23
OP_Code[10] => Equal11.IN23
OP_Code[10] => Equal12.IN23
OP_Code[10] => Equal13.IN23
OP_Code[10] => Equal14.IN23
OP_Code[10] => Equal15.IN23
OP_Code[11] => Equal1.IN22
OP_Code[11] => Equal2.IN22
OP_Code[11] => Equal3.IN22
OP_Code[11] => Equal4.IN22
OP_Code[11] => Equal5.IN22
OP_Code[11] => Equal6.IN22
OP_Code[11] => Equal7.IN22
OP_Code[11] => Equal8.IN22
OP_Code[11] => Equal9.IN22
OP_Code[11] => Equal10.IN22
OP_Code[11] => Equal11.IN22
OP_Code[11] => Equal12.IN22
OP_Code[11] => Equal13.IN22
OP_Code[11] => Equal14.IN22
OP_Code[11] => Equal15.IN22
OP_Code[12] => Equal1.IN21
OP_Code[12] => Equal2.IN21
OP_Code[12] => Equal3.IN21
OP_Code[12] => Equal4.IN21
OP_Code[12] => Equal5.IN21
OP_Code[12] => Equal6.IN21
OP_Code[12] => Equal7.IN21
OP_Code[12] => Equal8.IN21
OP_Code[12] => Equal9.IN21
OP_Code[12] => Equal10.IN21
OP_Code[12] => Equal11.IN21
OP_Code[12] => Equal12.IN21
OP_Code[12] => Equal13.IN21
OP_Code[12] => Equal14.IN21
OP_Code[12] => Equal15.IN21
OP_Code[13] => Equal1.IN20
OP_Code[13] => Equal2.IN20
OP_Code[13] => Equal3.IN20
OP_Code[13] => Equal4.IN20
OP_Code[13] => Equal5.IN20
OP_Code[13] => Equal6.IN20
OP_Code[13] => Equal7.IN20
OP_Code[13] => Equal8.IN20
OP_Code[13] => Equal9.IN20
OP_Code[13] => Equal10.IN20
OP_Code[13] => Equal11.IN20
OP_Code[13] => Equal12.IN20
OP_Code[13] => Equal13.IN20
OP_Code[13] => Equal14.IN20
OP_Code[13] => Equal15.IN20
OP_Code[14] => Equal1.IN19
OP_Code[14] => Equal2.IN19
OP_Code[14] => Equal3.IN19
OP_Code[14] => Equal4.IN19
OP_Code[14] => Equal5.IN19
OP_Code[14] => Equal6.IN19
OP_Code[14] => Equal7.IN19
OP_Code[14] => Equal8.IN19
OP_Code[14] => Equal9.IN19
OP_Code[14] => Equal10.IN19
OP_Code[14] => Equal11.IN19
OP_Code[14] => Equal12.IN19
OP_Code[14] => Equal13.IN19
OP_Code[14] => Equal14.IN19
OP_Code[14] => Equal15.IN19
OP_Code[15] => Equal1.IN18
OP_Code[15] => Equal2.IN18
OP_Code[15] => Equal3.IN18
OP_Code[15] => Equal4.IN18
OP_Code[15] => Equal5.IN18
OP_Code[15] => Equal6.IN18
OP_Code[15] => Equal7.IN18
OP_Code[15] => Equal8.IN18
OP_Code[15] => Equal9.IN18
OP_Code[15] => Equal10.IN18
OP_Code[15] => Equal11.IN18
OP_Code[15] => Equal12.IN18
OP_Code[15] => Equal13.IN18
OP_Code[15] => Equal14.IN18
OP_Code[15] => Equal15.IN18
OP_Code[16] => Equal1.IN17
OP_Code[16] => Equal2.IN17
OP_Code[16] => Equal3.IN17
OP_Code[16] => Equal4.IN17
OP_Code[16] => Equal5.IN17
OP_Code[16] => Equal6.IN17
OP_Code[16] => Equal7.IN17
OP_Code[16] => Equal8.IN17
OP_Code[16] => Equal9.IN17
OP_Code[16] => Equal10.IN17
OP_Code[16] => Equal11.IN17
OP_Code[16] => Equal12.IN17
OP_Code[16] => Equal13.IN17
OP_Code[16] => Equal14.IN17
OP_Code[16] => Equal15.IN17
OP_Code[17] => ~NO_FANOUT~
OP_Code[18] => ~NO_FANOUT~
OP_Code[19] => ~NO_FANOUT~
OP_Code[20] => ~NO_FANOUT~
OP_Code[21] => ~NO_FANOUT~
OP_Code[22] => ~NO_FANOUT~
OP_Code[23] => ~NO_FANOUT~
OP_Code[24] => ~NO_FANOUT~
OP_Code[25] => ~NO_FANOUT~
OP_Code[26] => ~NO_FANOUT~
OP_Code[27] => ~NO_FANOUT~
OP_Code[28] => ~NO_FANOUT~
OP_Code[29] => ~NO_FANOUT~
OP_Code[30] => ~NO_FANOUT~
OP_Code[31] => ~NO_FANOUT~
Instruction_Format[0] => Equal0.IN31
Instruction_Format[0] => Equal16.IN0
Instruction_Format[1] => Equal0.IN30
Instruction_Format[1] => Equal16.IN31
ALU_Op[0] <= ALU_Op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= ALU_Op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= ALU_Op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= ALU_Op[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[4] <= ALU_Op[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[5] <= ALU_Op[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[6] <= ALU_Op[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Extend[0] <= Extend[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Extend[1] <= Extend[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_Select[0] <= C_Select[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
C_Select[1] <= <GND>
Y_Select[0] <= <GND>
Y_Select[1] <= <GND>
NOP_FLAG <= NOP_FLAG$latch.DB_MAX_OUTPUT_PORT_TYPE
PC_Select <= <VCC>
INC_Select <= <GND>
B_Select <= <GND>
MA_Select <= <VCC>


|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU
ALU_Op[0] => ~NO_FANOUT~
ALU_Op[1] => ~NO_FANOUT~
ALU_Op[2] => ~NO_FANOUT~
ALU_Op[3] => ~NO_FANOUT~
ALU_Op[4] => ~NO_FANOUT~
ALU_Op[5] => ~NO_FANOUT~
ALU_Op[6] => ~NO_FANOUT~
ALU_Op[7] => ~NO_FANOUT~
ALU_Op[8] => ~NO_FANOUT~
ALU_Op[9] => ~NO_FANOUT~
ALU_Op[10] => ~NO_FANOUT~
ALU_Op[11] => ~NO_FANOUT~
ALU_Op[12] => ~NO_FANOUT~
ALU_Op[13] => ~NO_FANOUT~
ALU_Op[14] => ~NO_FANOUT~
ALU_Op[15] => ~NO_FANOUT~
ALU_Op[16] => ~NO_FANOUT~
ALU_Op[17] => ~NO_FANOUT~
ALU_Op[18] => ~NO_FANOUT~
ALU_Op[19] => ~NO_FANOUT~
ALU_Op[20] => ~NO_FANOUT~
ALU_Op[21] => ~NO_FANOUT~
ALU_Op[22] => ~NO_FANOUT~
ALU_Op[23] => ~NO_FANOUT~
ALU_Op[24] => ~NO_FANOUT~
ALU_Op[25] => ~NO_FANOUT~
ALU_Op[26] => ~NO_FANOUT~
ALU_Op[27] => ~NO_FANOUT~
ALU_Op[28] => ~NO_FANOUT~
ALU_Op[29] => ~NO_FANOUT~
ALU_Op[30] => ~NO_FANOUT~
ALU_Op[31] => ~NO_FANOUT~
RA[0] => Add0.IN32
RA[1] => Add0.IN31
RA[2] => Add0.IN30
RA[3] => Add0.IN29
RA[4] => Add0.IN28
RA[5] => Add0.IN27
RA[6] => Add0.IN26
RA[7] => Add0.IN25
RA[8] => Add0.IN24
RA[9] => Add0.IN23
RA[10] => Add0.IN22
RA[11] => Add0.IN21
RA[12] => Add0.IN20
RA[13] => Add0.IN19
RA[14] => Add0.IN18
RA[15] => Add0.IN17
RA[16] => Add0.IN16
RA[17] => Add0.IN15
RA[18] => Add0.IN14
RA[19] => Add0.IN13
RA[20] => Add0.IN12
RA[21] => Add0.IN11
RA[22] => Add0.IN10
RA[23] => Add0.IN9
RA[24] => Add0.IN8
RA[25] => Add0.IN7
RA[26] => Add0.IN6
RA[27] => Add0.IN5
RA[28] => Add0.IN4
RA[29] => Add0.IN3
RA[30] => Add0.IN2
RA[31] => Add0.IN1
RB[0] => Add0.IN64
RB[1] => Add0.IN63
RB[2] => Add0.IN62
RB[3] => Add0.IN61
RB[4] => Add0.IN60
RB[5] => Add0.IN59
RB[6] => Add0.IN58
RB[7] => Add0.IN57
RB[8] => Add0.IN56
RB[9] => Add0.IN55
RB[10] => Add0.IN54
RB[11] => Add0.IN53
RB[12] => Add0.IN52
RB[13] => Add0.IN51
RB[14] => Add0.IN50
RB[15] => Add0.IN49
RB[16] => Add0.IN48
RB[17] => Add0.IN47
RB[18] => Add0.IN46
RB[19] => Add0.IN45
RB[20] => Add0.IN44
RB[21] => Add0.IN43
RB[22] => Add0.IN42
RB[23] => Add0.IN41
RB[24] => Add0.IN40
RB[25] => Add0.IN39
RB[26] => Add0.IN38
RB[27] => Add0.IN37
RB[28] => Add0.IN36
RB[29] => Add0.IN35
RB[30] => Add0.IN34
RB[31] => Add0.IN33
Clock => ~NO_FANOUT~
RZ[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
RZ[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
NOP_FLAG => NEGATIVE_FLAG$latch.LATCH_ENABLE
NOP_FLAG => ZERO_FLAG$latch.LATCH_ENABLE
INR_FLAG <= <GND>
ZERO_FLAG <= ZERO_FLAG$latch.DB_MAX_OUTPUT_PORT_TYPE
OVERFLOW_FLAG <= <GND>
NEGATIVE_FLAG <= NEGATIVE_FLAG$latch.DB_MAX_OUTPUT_PORT_TYPE
CARRY_FLAG <= <GND>


|MasterVerilog|Processor:aProcessor|reg_32b:RZ
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|reg_32b:CCR
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|reg_32b:RM
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|Muxn:MuxMA
ConcatanatedInputs[0] => ShiftRight0.IN69
ConcatanatedInputs[1] => ShiftRight0.IN68
ConcatanatedInputs[2] => ShiftRight0.IN67
ConcatanatedInputs[3] => ShiftRight0.IN66
ConcatanatedInputs[4] => ShiftRight0.IN65
ConcatanatedInputs[5] => ShiftRight0.IN64
ConcatanatedInputs[6] => ShiftRight0.IN63
ConcatanatedInputs[7] => ShiftRight0.IN62
ConcatanatedInputs[8] => ShiftRight0.IN61
ConcatanatedInputs[9] => ShiftRight0.IN60
ConcatanatedInputs[10] => ShiftRight0.IN59
ConcatanatedInputs[11] => ShiftRight0.IN58
ConcatanatedInputs[12] => ShiftRight0.IN57
ConcatanatedInputs[13] => ShiftRight0.IN56
ConcatanatedInputs[14] => ShiftRight0.IN55
ConcatanatedInputs[15] => ShiftRight0.IN54
ConcatanatedInputs[16] => ShiftRight0.IN53
ConcatanatedInputs[17] => ShiftRight0.IN52
ConcatanatedInputs[18] => ShiftRight0.IN51
ConcatanatedInputs[19] => ShiftRight0.IN50
ConcatanatedInputs[20] => ShiftRight0.IN49
ConcatanatedInputs[21] => ShiftRight0.IN48
ConcatanatedInputs[22] => ShiftRight0.IN47
ConcatanatedInputs[23] => ShiftRight0.IN46
ConcatanatedInputs[24] => ShiftRight0.IN45
ConcatanatedInputs[25] => ShiftRight0.IN44
ConcatanatedInputs[26] => ShiftRight0.IN43
ConcatanatedInputs[27] => ShiftRight0.IN42
ConcatanatedInputs[28] => ShiftRight0.IN41
ConcatanatedInputs[29] => ShiftRight0.IN40
ConcatanatedInputs[30] => ShiftRight0.IN39
ConcatanatedInputs[31] => ShiftRight0.IN38
ConcatanatedInputs[32] => ShiftRight0.IN37
ConcatanatedInputs[33] => ShiftRight0.IN36
ConcatanatedInputs[34] => ShiftRight0.IN35
ConcatanatedInputs[35] => ShiftRight0.IN34
ConcatanatedInputs[36] => ShiftRight0.IN33
ConcatanatedInputs[37] => ShiftRight0.IN32
ConcatanatedInputs[38] => ShiftRight0.IN31
ConcatanatedInputs[39] => ShiftRight0.IN30
ConcatanatedInputs[40] => ShiftRight0.IN29
ConcatanatedInputs[41] => ShiftRight0.IN28
ConcatanatedInputs[42] => ShiftRight0.IN27
ConcatanatedInputs[43] => ShiftRight0.IN26
ConcatanatedInputs[44] => ShiftRight0.IN25
ConcatanatedInputs[45] => ShiftRight0.IN24
ConcatanatedInputs[46] => ShiftRight0.IN23
ConcatanatedInputs[47] => ShiftRight0.IN22
ConcatanatedInputs[48] => ShiftRight0.IN21
ConcatanatedInputs[49] => ShiftRight0.IN20
ConcatanatedInputs[50] => ShiftRight0.IN19
ConcatanatedInputs[51] => ShiftRight0.IN18
ConcatanatedInputs[52] => ShiftRight0.IN17
ConcatanatedInputs[53] => ShiftRight0.IN16
ConcatanatedInputs[54] => ShiftRight0.IN15
ConcatanatedInputs[55] => ShiftRight0.IN14
ConcatanatedInputs[56] => ShiftRight0.IN13
ConcatanatedInputs[57] => ShiftRight0.IN12
ConcatanatedInputs[58] => ShiftRight0.IN11
ConcatanatedInputs[59] => ShiftRight0.IN10
ConcatanatedInputs[60] => ShiftRight0.IN9
ConcatanatedInputs[61] => ShiftRight0.IN8
ConcatanatedInputs[62] => ShiftRight0.IN7
ConcatanatedInputs[63] => ShiftRight0.IN6
Select[0] => ShiftRight0.IN71
Select[1] => ShiftRight0.IN70
Out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|Muxn:MuxY
ConcatanatedInputs[0] => ShiftRight0.IN101
ConcatanatedInputs[1] => ShiftRight0.IN100
ConcatanatedInputs[2] => ShiftRight0.IN99
ConcatanatedInputs[3] => ShiftRight0.IN98
ConcatanatedInputs[4] => ShiftRight0.IN97
ConcatanatedInputs[5] => ShiftRight0.IN96
ConcatanatedInputs[6] => ShiftRight0.IN95
ConcatanatedInputs[7] => ShiftRight0.IN94
ConcatanatedInputs[8] => ShiftRight0.IN93
ConcatanatedInputs[9] => ShiftRight0.IN92
ConcatanatedInputs[10] => ShiftRight0.IN91
ConcatanatedInputs[11] => ShiftRight0.IN90
ConcatanatedInputs[12] => ShiftRight0.IN89
ConcatanatedInputs[13] => ShiftRight0.IN88
ConcatanatedInputs[14] => ShiftRight0.IN87
ConcatanatedInputs[15] => ShiftRight0.IN86
ConcatanatedInputs[16] => ShiftRight0.IN85
ConcatanatedInputs[17] => ShiftRight0.IN84
ConcatanatedInputs[18] => ShiftRight0.IN83
ConcatanatedInputs[19] => ShiftRight0.IN82
ConcatanatedInputs[20] => ShiftRight0.IN81
ConcatanatedInputs[21] => ShiftRight0.IN80
ConcatanatedInputs[22] => ShiftRight0.IN79
ConcatanatedInputs[23] => ShiftRight0.IN78
ConcatanatedInputs[24] => ShiftRight0.IN77
ConcatanatedInputs[25] => ShiftRight0.IN76
ConcatanatedInputs[26] => ShiftRight0.IN75
ConcatanatedInputs[27] => ShiftRight0.IN74
ConcatanatedInputs[28] => ShiftRight0.IN73
ConcatanatedInputs[29] => ShiftRight0.IN72
ConcatanatedInputs[30] => ShiftRight0.IN71
ConcatanatedInputs[31] => ShiftRight0.IN70
ConcatanatedInputs[32] => ShiftRight0.IN69
ConcatanatedInputs[33] => ShiftRight0.IN68
ConcatanatedInputs[34] => ShiftRight0.IN67
ConcatanatedInputs[35] => ShiftRight0.IN66
ConcatanatedInputs[36] => ShiftRight0.IN65
ConcatanatedInputs[37] => ShiftRight0.IN64
ConcatanatedInputs[38] => ShiftRight0.IN63
ConcatanatedInputs[39] => ShiftRight0.IN62
ConcatanatedInputs[40] => ShiftRight0.IN61
ConcatanatedInputs[41] => ShiftRight0.IN60
ConcatanatedInputs[42] => ShiftRight0.IN59
ConcatanatedInputs[43] => ShiftRight0.IN58
ConcatanatedInputs[44] => ShiftRight0.IN57
ConcatanatedInputs[45] => ShiftRight0.IN56
ConcatanatedInputs[46] => ShiftRight0.IN55
ConcatanatedInputs[47] => ShiftRight0.IN54
ConcatanatedInputs[48] => ShiftRight0.IN53
ConcatanatedInputs[49] => ShiftRight0.IN52
ConcatanatedInputs[50] => ShiftRight0.IN51
ConcatanatedInputs[51] => ShiftRight0.IN50
ConcatanatedInputs[52] => ShiftRight0.IN49
ConcatanatedInputs[53] => ShiftRight0.IN48
ConcatanatedInputs[54] => ShiftRight0.IN47
ConcatanatedInputs[55] => ShiftRight0.IN46
ConcatanatedInputs[56] => ShiftRight0.IN45
ConcatanatedInputs[57] => ShiftRight0.IN44
ConcatanatedInputs[58] => ShiftRight0.IN43
ConcatanatedInputs[59] => ShiftRight0.IN42
ConcatanatedInputs[60] => ShiftRight0.IN41
ConcatanatedInputs[61] => ShiftRight0.IN40
ConcatanatedInputs[62] => ShiftRight0.IN39
ConcatanatedInputs[63] => ShiftRight0.IN38
ConcatanatedInputs[64] => ShiftRight0.IN37
ConcatanatedInputs[65] => ShiftRight0.IN36
ConcatanatedInputs[66] => ShiftRight0.IN35
ConcatanatedInputs[67] => ShiftRight0.IN34
ConcatanatedInputs[68] => ShiftRight0.IN33
ConcatanatedInputs[69] => ShiftRight0.IN32
ConcatanatedInputs[70] => ShiftRight0.IN31
ConcatanatedInputs[71] => ShiftRight0.IN30
ConcatanatedInputs[72] => ShiftRight0.IN29
ConcatanatedInputs[73] => ShiftRight0.IN28
ConcatanatedInputs[74] => ShiftRight0.IN27
ConcatanatedInputs[75] => ShiftRight0.IN26
ConcatanatedInputs[76] => ShiftRight0.IN25
ConcatanatedInputs[77] => ShiftRight0.IN24
ConcatanatedInputs[78] => ShiftRight0.IN23
ConcatanatedInputs[79] => ShiftRight0.IN22
ConcatanatedInputs[80] => ShiftRight0.IN21
ConcatanatedInputs[81] => ShiftRight0.IN20
ConcatanatedInputs[82] => ShiftRight0.IN19
ConcatanatedInputs[83] => ShiftRight0.IN18
ConcatanatedInputs[84] => ShiftRight0.IN17
ConcatanatedInputs[85] => ShiftRight0.IN16
ConcatanatedInputs[86] => ShiftRight0.IN15
ConcatanatedInputs[87] => ShiftRight0.IN14
ConcatanatedInputs[88] => ShiftRight0.IN13
ConcatanatedInputs[89] => ShiftRight0.IN12
ConcatanatedInputs[90] => ShiftRight0.IN11
ConcatanatedInputs[91] => ShiftRight0.IN10
ConcatanatedInputs[92] => ShiftRight0.IN9
ConcatanatedInputs[93] => ShiftRight0.IN8
ConcatanatedInputs[94] => ShiftRight0.IN7
ConcatanatedInputs[95] => ShiftRight0.IN6
Select[0] => ShiftRight0.IN104
Select[1] => ShiftRight0.IN103
Select[2] => ShiftRight0.IN102
Out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|reg_32b:RY
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
R[16] => Q[16]~reg0.DATAIN
R[17] => Q[17]~reg0.DATAIN
R[18] => Q[18]~reg0.DATAIN
R[19] => Q[19]~reg0.DATAIN
R[20] => Q[20]~reg0.DATAIN
R[21] => Q[21]~reg0.DATAIN
R[22] => Q[22]~reg0.DATAIN
R[23] => Q[23]~reg0.DATAIN
R[24] => Q[24]~reg0.DATAIN
R[25] => Q[25]~reg0.DATAIN
R[26] => Q[26]~reg0.DATAIN
R[27] => Q[27]~reg0.DATAIN
R[28] => Q[28]~reg0.DATAIN
R[29] => Q[29]~reg0.DATAIN
R[30] => Q[30]~reg0.DATAIN
R[31] => Q[31]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Rin => Q[16]~reg0.ENA
Rin => Q[17]~reg0.ENA
Rin => Q[18]~reg0.ENA
Rin => Q[19]~reg0.ENA
Rin => Q[20]~reg0.ENA
Rin => Q[21]~reg0.ENA
Rin => Q[22]~reg0.ENA
Rin => Q[23]~reg0.ENA
Rin => Q[24]~reg0.ENA
Rin => Q[25]~reg0.ENA
Rin => Q[26]~reg0.ENA
Rin => Q[27]~reg0.ENA
Rin => Q[28]~reg0.ENA
Rin => Q[29]~reg0.ENA
Rin => Q[30]~reg0.ENA
Rin => Q[31]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK
Clock => Q[16]~reg0.CLK
Clock => Q[17]~reg0.CLK
Clock => Q[18]~reg0.CLK
Clock => Q[19]~reg0.CLK
Clock => Q[20]~reg0.CLK
Clock => Q[21]~reg0.CLK
Clock => Q[22]~reg0.CLK
Clock => Q[23]~reg0.CLK
Clock => Q[24]~reg0.CLK
Clock => Q[25]~reg0.CLK
Clock => Q[26]~reg0.CLK
Clock => Q[27]~reg0.CLK
Clock => Q[28]~reg0.CLK
Clock => Q[29]~reg0.CLK
Clock => Q[30]~reg0.CLK
Clock => Q[31]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll
Display_Select[0] => Mux0.IN23
Display_Select[0] => Mux1.IN23
Display_Select[0] => Mux2.IN23
Display_Select[0] => Mux3.IN21
Display_Select[0] => Mux4.IN22
Display_Select[0] => Mux5.IN22
Display_Select[0] => Mux6.IN22
Display_Select[0] => Mux7.IN20
Display_Select[0] => Mux8.IN23
Display_Select[0] => Mux9.IN23
Display_Select[0] => Mux10.IN23
Display_Select[0] => Mux11.IN20
Display_Select[0] => Mux12.IN22
Display_Select[0] => Mux13.IN22
Display_Select[0] => Mux14.IN22
Display_Select[0] => Mux15.IN20
Display_Select[0] => Mux16.IN23
Display_Select[0] => Mux17.IN23
Display_Select[0] => Mux18.IN23
Display_Select[0] => Mux19.IN21
Display_Select[0] => Mux20.IN23
Display_Select[0] => Mux21.IN23
Display_Select[0] => Mux22.IN23
Display_Select[0] => Mux23.IN21
Display_Select[0] => Mux24.IN23
Display_Select[0] => Mux25.IN23
Display_Select[0] => Mux26.IN23
Display_Select[0] => Mux27.IN20
Display_Select[0] => Mux28.IN22
Display_Select[0] => Mux29.IN21
Display_Select[0] => Mux30.IN20
Display_Select[0] => Mux31.IN16
Display_Select[1] => Mux0.IN22
Display_Select[1] => Mux1.IN22
Display_Select[1] => Mux2.IN22
Display_Select[1] => Mux3.IN20
Display_Select[1] => Mux4.IN21
Display_Select[1] => Mux5.IN21
Display_Select[1] => Mux6.IN21
Display_Select[1] => Mux7.IN19
Display_Select[1] => Mux8.IN22
Display_Select[1] => Mux9.IN22
Display_Select[1] => Mux10.IN22
Display_Select[1] => Mux11.IN19
Display_Select[1] => Mux12.IN21
Display_Select[1] => Mux13.IN21
Display_Select[1] => Mux14.IN21
Display_Select[1] => Mux15.IN19
Display_Select[1] => Mux16.IN22
Display_Select[1] => Mux17.IN22
Display_Select[1] => Mux18.IN22
Display_Select[1] => Mux19.IN20
Display_Select[1] => Mux20.IN22
Display_Select[1] => Mux21.IN22
Display_Select[1] => Mux22.IN22
Display_Select[1] => Mux23.IN20
Display_Select[1] => Mux24.IN22
Display_Select[1] => Mux25.IN22
Display_Select[1] => Mux26.IN22
Display_Select[1] => Mux27.IN19
Display_Select[1] => Mux28.IN21
Display_Select[1] => Mux29.IN20
Display_Select[1] => Mux30.IN19
Display_Select[1] => Mux31.IN15
Display_Select[2] => Mux0.IN21
Display_Select[2] => Mux1.IN21
Display_Select[2] => Mux2.IN21
Display_Select[2] => Mux3.IN19
Display_Select[2] => Mux4.IN20
Display_Select[2] => Mux5.IN20
Display_Select[2] => Mux6.IN20
Display_Select[2] => Mux7.IN18
Display_Select[2] => Mux8.IN21
Display_Select[2] => Mux9.IN21
Display_Select[2] => Mux10.IN21
Display_Select[2] => Mux11.IN18
Display_Select[2] => Mux12.IN20
Display_Select[2] => Mux13.IN20
Display_Select[2] => Mux14.IN20
Display_Select[2] => Mux15.IN18
Display_Select[2] => Mux16.IN21
Display_Select[2] => Mux17.IN21
Display_Select[2] => Mux18.IN21
Display_Select[2] => Mux19.IN19
Display_Select[2] => Mux20.IN21
Display_Select[2] => Mux21.IN21
Display_Select[2] => Mux22.IN21
Display_Select[2] => Mux23.IN19
Display_Select[2] => Mux24.IN21
Display_Select[2] => Mux25.IN21
Display_Select[2] => Mux26.IN21
Display_Select[2] => Mux27.IN18
Display_Select[2] => Mux28.IN20
Display_Select[2] => Mux29.IN19
Display_Select[2] => Mux30.IN18
Display_Select[2] => Mux31.IN14
Display_Select[3] => Mux0.IN20
Display_Select[3] => Mux1.IN20
Display_Select[3] => Mux2.IN20
Display_Select[3] => Mux3.IN18
Display_Select[3] => Mux4.IN19
Display_Select[3] => Mux5.IN19
Display_Select[3] => Mux6.IN19
Display_Select[3] => Mux7.IN17
Display_Select[3] => Mux8.IN20
Display_Select[3] => Mux9.IN20
Display_Select[3] => Mux10.IN20
Display_Select[3] => Mux11.IN17
Display_Select[3] => Mux12.IN19
Display_Select[3] => Mux13.IN19
Display_Select[3] => Mux14.IN19
Display_Select[3] => Mux15.IN17
Display_Select[3] => Mux16.IN20
Display_Select[3] => Mux17.IN20
Display_Select[3] => Mux18.IN20
Display_Select[3] => Mux19.IN18
Display_Select[3] => Mux20.IN20
Display_Select[3] => Mux21.IN20
Display_Select[3] => Mux22.IN20
Display_Select[3] => Mux23.IN18
Display_Select[3] => Mux24.IN20
Display_Select[3] => Mux25.IN20
Display_Select[3] => Mux26.IN20
Display_Select[3] => Mux27.IN17
Display_Select[3] => Mux28.IN19
Display_Select[3] => Mux29.IN18
Display_Select[3] => Mux30.IN17
Display_Select[3] => Mux31.IN13
Display_Select[4] => Mux0.IN19
Display_Select[4] => Mux1.IN19
Display_Select[4] => Mux2.IN19
Display_Select[4] => Mux3.IN17
Display_Select[4] => Mux4.IN18
Display_Select[4] => Mux5.IN18
Display_Select[4] => Mux6.IN18
Display_Select[4] => Mux7.IN16
Display_Select[4] => Mux8.IN19
Display_Select[4] => Mux9.IN19
Display_Select[4] => Mux10.IN19
Display_Select[4] => Mux11.IN16
Display_Select[4] => Mux12.IN18
Display_Select[4] => Mux13.IN18
Display_Select[4] => Mux14.IN18
Display_Select[4] => Mux15.IN16
Display_Select[4] => Mux16.IN19
Display_Select[4] => Mux17.IN19
Display_Select[4] => Mux18.IN19
Display_Select[4] => Mux19.IN17
Display_Select[4] => Mux20.IN19
Display_Select[4] => Mux21.IN19
Display_Select[4] => Mux22.IN19
Display_Select[4] => Mux23.IN17
Display_Select[4] => Mux24.IN19
Display_Select[4] => Mux25.IN19
Display_Select[4] => Mux26.IN19
Display_Select[4] => Mux27.IN16
Display_Select[4] => Mux28.IN18
Display_Select[4] => Mux29.IN17
Display_Select[4] => Mux30.IN16
Display_Select[4] => Mux31.IN12
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
Display_Enable => HexDisplay32Bits.OUTPUTSELECT
RF_a[0] => Mux7.IN35
RF_a[1] => Mux6.IN36
RF_a[2] => Mux5.IN36
RF_a[3] => Mux4.IN36
RF_a[4] => Mux3.IN35
RF_b[0] => Mux15.IN35
RF_b[1] => Mux14.IN36
RF_b[2] => Mux13.IN36
RF_b[3] => Mux12.IN36
RF_b[4] => Mux11.IN35
RF_c[0] => Mux31.IN35
RF_c[1] => Mux30.IN36
RF_c[2] => Mux29.IN36
RF_c[3] => Mux28.IN36
RF_c[4] => Mux27.IN35
PC[0] => Mux31.IN17
PC[1] => Mux30.IN21
PC[2] => Mux29.IN22
PC[3] => Mux28.IN23
PC[4] => Mux27.IN21
PC[5] => Mux26.IN24
PC[6] => Mux25.IN24
PC[7] => Mux24.IN24
PC[8] => Mux23.IN22
PC[9] => Mux22.IN24
PC[10] => Mux21.IN24
PC[11] => Mux20.IN24
PC[12] => Mux19.IN22
PC[13] => Mux18.IN24
PC[14] => Mux17.IN24
PC[15] => Mux16.IN24
PC[16] => Mux15.IN21
PC[17] => Mux14.IN23
PC[18] => Mux13.IN23
PC[19] => Mux12.IN23
PC[20] => Mux11.IN21
PC[21] => Mux10.IN24
PC[22] => Mux9.IN24
PC[23] => Mux8.IN24
PC[24] => Mux7.IN21
PC[25] => Mux6.IN23
PC[26] => Mux5.IN23
PC[27] => Mux4.IN23
PC[28] => Mux3.IN22
PC[29] => Mux2.IN24
PC[30] => Mux1.IN24
PC[31] => Mux0.IN24
IR_Out[0] => Mux31.IN18
IR_Out[1] => Mux30.IN22
IR_Out[2] => Mux29.IN23
IR_Out[3] => Mux28.IN24
IR_Out[4] => Mux27.IN22
IR_Out[5] => Mux26.IN25
IR_Out[6] => Mux25.IN25
IR_Out[7] => Mux24.IN25
IR_Out[8] => Mux23.IN23
IR_Out[9] => Mux22.IN25
IR_Out[10] => Mux21.IN25
IR_Out[11] => Mux20.IN25
IR_Out[12] => Mux19.IN23
IR_Out[13] => Mux18.IN25
IR_Out[14] => Mux17.IN25
IR_Out[15] => Mux16.IN25
IR_Out[16] => Mux15.IN22
IR_Out[17] => Mux14.IN24
IR_Out[18] => Mux13.IN24
IR_Out[19] => Mux12.IN24
IR_Out[20] => Mux11.IN22
IR_Out[21] => Mux10.IN25
IR_Out[22] => Mux9.IN25
IR_Out[23] => Mux8.IN25
IR_Out[24] => Mux7.IN22
IR_Out[25] => Mux6.IN24
IR_Out[26] => Mux5.IN24
IR_Out[27] => Mux4.IN24
IR_Out[28] => Mux3.IN23
IR_Out[29] => Mux2.IN25
IR_Out[30] => Mux1.IN25
IR_Out[31] => Mux0.IN25
RA[0] => Mux31.IN19
RA[1] => Mux30.IN23
RA[2] => Mux29.IN24
RA[3] => Mux28.IN25
RA[4] => Mux27.IN23
RA[5] => Mux26.IN26
RA[6] => Mux25.IN26
RA[7] => Mux24.IN26
RA[8] => Mux23.IN24
RA[9] => Mux22.IN26
RA[10] => Mux21.IN26
RA[11] => Mux20.IN26
RA[12] => Mux19.IN24
RA[13] => Mux18.IN26
RA[14] => Mux17.IN26
RA[15] => Mux16.IN26
RA[16] => Mux15.IN23
RA[17] => Mux14.IN25
RA[18] => Mux13.IN25
RA[19] => Mux12.IN25
RA[20] => Mux11.IN23
RA[21] => Mux10.IN26
RA[22] => Mux9.IN26
RA[23] => Mux8.IN26
RA[24] => Mux7.IN23
RA[25] => Mux6.IN25
RA[26] => Mux5.IN25
RA[27] => Mux4.IN25
RA[28] => Mux3.IN24
RA[29] => Mux2.IN26
RA[30] => Mux1.IN26
RA[31] => Mux0.IN26
RB[0] => Mux31.IN20
RB[1] => Mux30.IN24
RB[2] => Mux29.IN25
RB[3] => Mux28.IN26
RB[4] => Mux27.IN24
RB[5] => Mux26.IN27
RB[6] => Mux25.IN27
RB[7] => Mux24.IN27
RB[8] => Mux23.IN25
RB[9] => Mux22.IN27
RB[10] => Mux21.IN27
RB[11] => Mux20.IN27
RB[12] => Mux19.IN25
RB[13] => Mux18.IN27
RB[14] => Mux17.IN27
RB[15] => Mux16.IN27
RB[16] => Mux15.IN24
RB[17] => Mux14.IN26
RB[18] => Mux13.IN26
RB[19] => Mux12.IN26
RB[20] => Mux11.IN24
RB[21] => Mux10.IN27
RB[22] => Mux9.IN27
RB[23] => Mux8.IN27
RB[24] => Mux7.IN24
RB[25] => Mux6.IN26
RB[26] => Mux5.IN26
RB[27] => Mux4.IN26
RB[28] => Mux3.IN25
RB[29] => Mux2.IN27
RB[30] => Mux1.IN27
RB[31] => Mux0.IN27
RZ[0] => Mux31.IN21
RZ[1] => Mux30.IN25
RZ[2] => Mux29.IN26
RZ[3] => Mux28.IN27
RZ[4] => Mux27.IN25
RZ[5] => Mux26.IN28
RZ[6] => Mux25.IN28
RZ[7] => Mux24.IN28
RZ[8] => Mux23.IN26
RZ[9] => Mux22.IN28
RZ[10] => Mux21.IN28
RZ[11] => Mux20.IN28
RZ[12] => Mux19.IN26
RZ[13] => Mux18.IN28
RZ[14] => Mux17.IN28
RZ[15] => Mux16.IN28
RZ[16] => Mux15.IN25
RZ[17] => Mux14.IN27
RZ[18] => Mux13.IN27
RZ[19] => Mux12.IN27
RZ[20] => Mux11.IN25
RZ[21] => Mux10.IN28
RZ[22] => Mux9.IN28
RZ[23] => Mux8.IN28
RZ[24] => Mux7.IN25
RZ[25] => Mux6.IN27
RZ[26] => Mux5.IN27
RZ[27] => Mux4.IN27
RZ[28] => Mux3.IN26
RZ[29] => Mux2.IN28
RZ[30] => Mux1.IN28
RZ[31] => Mux0.IN28
RM[0] => Mux31.IN22
RM[1] => Mux30.IN26
RM[2] => Mux29.IN27
RM[3] => Mux28.IN28
RM[4] => Mux27.IN26
RM[5] => Mux26.IN29
RM[6] => Mux25.IN29
RM[7] => Mux24.IN29
RM[8] => Mux23.IN27
RM[9] => Mux22.IN29
RM[10] => Mux21.IN29
RM[11] => Mux20.IN29
RM[12] => Mux19.IN27
RM[13] => Mux18.IN29
RM[14] => Mux17.IN29
RM[15] => Mux16.IN29
RM[16] => Mux15.IN26
RM[17] => Mux14.IN28
RM[18] => Mux13.IN28
RM[19] => Mux12.IN28
RM[20] => Mux11.IN26
RM[21] => Mux10.IN29
RM[22] => Mux9.IN29
RM[23] => Mux8.IN29
RM[24] => Mux7.IN26
RM[25] => Mux6.IN28
RM[26] => Mux5.IN28
RM[27] => Mux4.IN28
RM[28] => Mux3.IN27
RM[29] => Mux2.IN29
RM[30] => Mux1.IN29
RM[31] => Mux0.IN29
RY[0] => Mux31.IN23
RY[1] => Mux30.IN27
RY[2] => Mux29.IN28
RY[3] => Mux28.IN29
RY[4] => Mux27.IN27
RY[5] => Mux26.IN30
RY[6] => Mux25.IN30
RY[7] => Mux24.IN30
RY[8] => Mux23.IN28
RY[9] => Mux22.IN30
RY[10] => Mux21.IN30
RY[11] => Mux20.IN30
RY[12] => Mux19.IN28
RY[13] => Mux18.IN30
RY[14] => Mux17.IN30
RY[15] => Mux16.IN30
RY[16] => Mux15.IN27
RY[17] => Mux14.IN29
RY[18] => Mux13.IN29
RY[19] => Mux12.IN29
RY[20] => Mux11.IN27
RY[21] => Mux10.IN30
RY[22] => Mux9.IN30
RY[23] => Mux8.IN30
RY[24] => Mux7.IN27
RY[25] => Mux6.IN29
RY[26] => Mux5.IN29
RY[27] => Mux4.IN29
RY[28] => Mux3.IN28
RY[29] => Mux2.IN30
RY[30] => Mux1.IN30
RY[31] => Mux0.IN30
Stage[0] => Mux31.IN24
Stage[1] => Mux30.IN28
Stage[2] => Mux29.IN29
InstructionFormat[0] => Mux31.IN25
InstructionFormat[1] => Mux30.IN29
OP_Code[0] => Mux31.IN26
OP_Code[1] => Mux30.IN30
OP_Code[2] => Mux29.IN30
OP_Code[3] => Mux28.IN30
OP_Code[4] => Mux27.IN28
OP_Code[5] => Mux26.IN31
OP_Code[6] => Mux25.IN31
OP_Code[7] => Mux24.IN31
OP_Code[8] => Mux23.IN29
OP_Code[9] => Mux22.IN31
OP_Code[10] => Mux21.IN31
OP_Code[11] => Mux20.IN31
OP_Code[12] => Mux19.IN29
OP_Code[13] => Mux18.IN31
OP_Code[14] => Mux17.IN31
OP_Code[15] => Mux16.IN31
OP_Code[16] => Mux15.IN28
OP_Code[17] => Mux14.IN30
OP_Code[18] => Mux13.IN30
OP_Code[19] => Mux12.IN30
OP_Code[20] => Mux11.IN28
OP_Code[21] => Mux10.IN31
OP_Code[22] => Mux9.IN31
OP_Code[23] => Mux8.IN31
OP_Code[24] => Mux7.IN28
OP_Code[25] => Mux6.IN30
OP_Code[26] => Mux5.IN30
OP_Code[27] => Mux4.IN30
OP_Code[28] => Mux3.IN29
OP_Code[29] => Mux2.IN31
OP_Code[30] => Mux1.IN31
OP_Code[31] => Mux0.IN31
ImmediateBlock_Out[0] => Mux31.IN27
ImmediateBlock_Out[1] => Mux30.IN31
ImmediateBlock_Out[2] => Mux29.IN31
ImmediateBlock_Out[3] => Mux28.IN31
ImmediateBlock_Out[4] => Mux27.IN29
ImmediateBlock_Out[5] => Mux26.IN32
ImmediateBlock_Out[6] => Mux25.IN32
ImmediateBlock_Out[7] => Mux24.IN32
ImmediateBlock_Out[8] => Mux23.IN30
ImmediateBlock_Out[9] => Mux22.IN32
ImmediateBlock_Out[10] => Mux21.IN32
ImmediateBlock_Out[11] => Mux20.IN32
ImmediateBlock_Out[12] => Mux19.IN30
ImmediateBlock_Out[13] => Mux18.IN32
ImmediateBlock_Out[14] => Mux17.IN32
ImmediateBlock_Out[15] => Mux16.IN32
ImmediateBlock_Out[16] => Mux15.IN29
ImmediateBlock_Out[17] => Mux14.IN31
ImmediateBlock_Out[18] => Mux13.IN31
ImmediateBlock_Out[19] => Mux12.IN31
ImmediateBlock_Out[20] => Mux11.IN29
ImmediateBlock_Out[21] => Mux10.IN32
ImmediateBlock_Out[22] => Mux9.IN32
ImmediateBlock_Out[23] => Mux8.IN32
ImmediateBlock_Out[24] => Mux7.IN29
ImmediateBlock_Out[25] => Mux6.IN31
ImmediateBlock_Out[26] => Mux5.IN31
ImmediateBlock_Out[27] => Mux4.IN31
ImmediateBlock_Out[28] => Mux3.IN30
ImmediateBlock_Out[29] => Mux2.IN32
ImmediateBlock_Out[30] => Mux1.IN32
ImmediateBlock_Out[31] => Mux0.IN32
CCR_Out[0] => Mux31.IN28
CCR_Out[0] => Mux31.IN29
CCR_Out[0] => Mux31.IN30
CCR_Out[1] => Mux30.IN32
CCR_Out[1] => Mux30.IN33
CCR_Out[1] => Mux27.IN32
CCR_Out[2] => Mux29.IN32
CCR_Out[2] => Mux29.IN33
CCR_Out[2] => Mux23.IN33
CCR_Out[3] => Mux28.IN32
CCR_Out[3] => Mux28.IN33
CCR_Out[3] => Mux19.IN33
CCR_Out[4] => Mux27.IN30
CCR_Out[4] => Mux27.IN31
CCR_Out[4] => Mux15.IN32
CCR_Out[5] => Mux26.IN33
CCR_Out[5] => Mux26.IN34
CCR_Out[5] => Mux11.IN32
CCR_Out[6] => Mux25.IN33
CCR_Out[6] => Mux25.IN34
CCR_Out[6] => Mux7.IN32
CCR_Out[7] => Mux24.IN33
CCR_Out[7] => Mux24.IN34
CCR_Out[8] => Mux23.IN31
CCR_Out[8] => Mux23.IN32
CCR_Out[9] => Mux22.IN33
CCR_Out[9] => Mux22.IN34
CCR_Out[10] => Mux21.IN33
CCR_Out[10] => Mux21.IN34
CCR_Out[11] => Mux20.IN33
CCR_Out[11] => Mux20.IN34
CCR_Out[12] => Mux19.IN31
CCR_Out[12] => Mux19.IN32
CCR_Out[13] => Mux18.IN33
CCR_Out[13] => Mux18.IN34
CCR_Out[14] => Mux17.IN33
CCR_Out[14] => Mux17.IN34
CCR_Out[15] => Mux16.IN33
CCR_Out[15] => Mux16.IN34
CCR_Out[16] => Mux15.IN30
CCR_Out[16] => Mux15.IN31
CCR_Out[17] => Mux14.IN32
CCR_Out[17] => Mux14.IN33
CCR_Out[18] => Mux13.IN32
CCR_Out[18] => Mux13.IN33
CCR_Out[19] => Mux12.IN32
CCR_Out[19] => Mux12.IN33
CCR_Out[20] => Mux11.IN30
CCR_Out[20] => Mux11.IN31
CCR_Out[21] => Mux10.IN33
CCR_Out[21] => Mux10.IN34
CCR_Out[22] => Mux9.IN33
CCR_Out[22] => Mux9.IN34
CCR_Out[23] => Mux8.IN33
CCR_Out[23] => Mux8.IN34
CCR_Out[24] => Mux7.IN30
CCR_Out[24] => Mux7.IN31
CCR_Out[25] => Mux6.IN32
CCR_Out[25] => Mux6.IN33
CCR_Out[26] => Mux5.IN32
CCR_Out[26] => Mux5.IN33
CCR_Out[27] => Mux4.IN32
CCR_Out[27] => Mux4.IN33
CCR_Out[28] => Mux3.IN31
CCR_Out[28] => Mux3.IN32
CCR_Out[29] => Mux2.IN33
CCR_Out[29] => Mux2.IN34
CCR_Out[30] => Mux1.IN33
CCR_Out[30] => Mux1.IN34
CCR_Out[31] => Mux0.IN33
CCR_Out[31] => Mux0.IN34
PC_Select => Mux31.IN31
INC_Select => Mux31.IN32
PC_Temp[0] => Mux31.IN33
PC_Temp[1] => Mux30.IN34
PC_Temp[2] => Mux29.IN34
PC_Temp[3] => Mux28.IN34
PC_Temp[4] => Mux27.IN33
PC_Temp[5] => Mux26.IN35
PC_Temp[6] => Mux25.IN35
PC_Temp[7] => Mux24.IN35
PC_Temp[8] => Mux23.IN34
PC_Temp[9] => Mux22.IN35
PC_Temp[10] => Mux21.IN35
PC_Temp[11] => Mux20.IN35
PC_Temp[12] => Mux19.IN34
PC_Temp[13] => Mux18.IN35
PC_Temp[14] => Mux17.IN35
PC_Temp[15] => Mux16.IN35
PC_Temp[16] => Mux15.IN33
PC_Temp[17] => Mux14.IN34
PC_Temp[18] => Mux13.IN34
PC_Temp[19] => Mux12.IN34
PC_Temp[20] => Mux11.IN33
PC_Temp[21] => Mux10.IN35
PC_Temp[22] => Mux9.IN35
PC_Temp[23] => Mux8.IN35
PC_Temp[24] => Mux7.IN33
PC_Temp[25] => Mux6.IN34
PC_Temp[26] => Mux5.IN34
PC_Temp[27] => Mux4.IN34
PC_Temp[28] => Mux3.IN33
PC_Temp[29] => Mux2.IN35
PC_Temp[30] => Mux1.IN35
PC_Temp[31] => Mux0.IN35
IR_Enable => Mux31.IN36
PC_Enable => Mux27.IN36
RA_Enable => Mux23.IN36
RB_Enable => Mux19.IN36
RZ_Enable => Mux15.IN36
RM_Enable => Mux11.IN36
RY_Enable => Mux7.IN36
ROM1_Read => Mux3.IN36
ROM_Out[0] => Mux31.IN34
ROM_Out[1] => Mux30.IN35
ROM_Out[2] => Mux29.IN35
ROM_Out[3] => Mux28.IN35
ROM_Out[4] => Mux27.IN34
ROM_Out[5] => Mux26.IN36
ROM_Out[6] => Mux25.IN36
ROM_Out[7] => Mux24.IN36
ROM_Out[8] => Mux23.IN35
ROM_Out[9] => Mux22.IN36
ROM_Out[10] => Mux21.IN36
ROM_Out[11] => Mux20.IN36
ROM_Out[12] => Mux19.IN35
ROM_Out[13] => Mux18.IN36
ROM_Out[14] => Mux17.IN36
ROM_Out[15] => Mux16.IN36
ROM_Out[16] => Mux15.IN34
ROM_Out[17] => Mux14.IN35
ROM_Out[18] => Mux13.IN35
ROM_Out[19] => Mux12.IN35
ROM_Out[20] => Mux11.IN34
ROM_Out[21] => Mux10.IN36
ROM_Out[22] => Mux9.IN36
ROM_Out[23] => Mux8.IN36
ROM_Out[24] => Mux7.IN34
ROM_Out[25] => Mux6.IN35
ROM_Out[26] => Mux5.IN35
ROM_Out[27] => Mux4.IN35
ROM_Out[28] => Mux3.IN34
ROM_Out[29] => Mux2.IN36
ROM_Out[30] => Mux1.IN36
ROM_Out[31] => Mux0.IN36
HexDisplay32Bits[0] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[1] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[2] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[3] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[4] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[5] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[6] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[7] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[8] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[9] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[10] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[11] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[12] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[13] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[14] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[15] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[16] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[17] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[18] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[19] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[20] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[21] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[22] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[23] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[24] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[25] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[26] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[27] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[28] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[29] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[30] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE
HexDisplay32Bits[31] <= HexDisplay32Bits.DB_MAX_OUTPUT_PORT_TYPE


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX6
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|MasterVerilog|SevenSegmentDisplayDecoder:uHEX7
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut_L[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


