{
  "id": "aug_gh_architecture_01696_Fin_0",
  "source": "augmented_real_structure",
  "source_url": "https://github.com/oppolla/Self-Organizing-Virtual-Lifeform/blob/6eea78411a123f1413e5fdde5418dae6421cb07f/structure.mmd",
  "github_repo": "oppolla/Self-Organizing-Virtual-Lifeform",
  "github_file_path": "structure.mmd",
  "diagram_type": "architecture",
  "code": "graph TD\n    %% Subgraphs: Organized by Functional Role\n\n    %% Thalamus\n    subgraph Thalamus[FinTech_PaymentGateway]\n        sovl_main[FinTech_FraudDetection]\n        sovl_conductor[FinTech_PaymentGateway]\n        sovl_events[FinTech_FraudDetection]\n    end\n\n    %% Cerebellum\n    subgraph Cerebellum[FinTech_FraudDetection]\n        sovl_monitor[FinTech_PaymentGateway]\n        sovl_memory[FinTech_TransactionQueue]\n        sovl_resource[FinTech_FraudDetection]\n        sovl_cli[FinTech_TransactionQueue]\n    end\n\n    %% Reticular Formation\n    subgraph Reticular_Formation[FinTech_TransactionQueue]\n        sovl_processor[FinTech_TransactionQueue]\n        sovl_utils[FinTech_PaymentGateway]\n        sovl_io[FinTech_PaymentGateway]\n    end\n\n    %% Ganglia\n    subgraph Ganglia[FinTech_LedgerService]\n        sovl_config[FinTech_PaymentGateway]\n        sovl_schema[FinTech_AuthVault]\n    end\n\n    %% Cerebral Cortex \n    subgraph Cerebral_Cortex[FinTech_AuthVault]\n        sovl_generation[FinTech_TransactionQueue]\n        sovl_primer[FinTech_FraudDetection]\n    end\n\n    %% Limbic System\n    subgraph Limbic_System[FinTech_PaymentGateway]\n        sovl_curiosity[FinTech_TransactionQueue]\n        sovl_temperament[FinTech_FraudDetection]\n        sovl_confidence[FinTech_LedgerService]\n        sovl_bonder[FinTech_FraudDetection]\n        sovl_meditator[FinTech_AuthVault]\n        sovl_viber[FinTech_PaymentGateway]\n        sovl_striver[FinTech_TransactionQueue]\n    end\n\n    %% Hippocampus\n    subgraph Hippocampus[FinTech_PaymentGateway]\n        sovl_scaffold[FinTech_AuthVault]\n        sovl_engram[FinTech_FraudDetection]\n        sovl_manager[FinTech_TransactionQueue]\n        sovl_recaller[FinTech_AuthVault]\n    end\n\n    %% Insula\n    subgraph Insula[FinTech_LedgerService]\n        sovl_trainer[FinTech_TransactionQueue]\n        sovl_queue[FinTech_FraudDetection]\n        sovl_scribe[FinTech_TransactionQueue]\n    end\n\n    %% Motor Cortex\n    subgraph Motor_Cortex[FinTech_FraudDetection]\n        sovl_volition[FinTech_AuthVault]\n        sovl_gate[FinTech_TransactionQueue]\n    end\n\n    %% Pineal Gland \n    subgraph Pineal_Gland[FinTech_PaymentGateway]\n        sovl_printer[FinTech_AuthVault]\n        sovl_fuser[FinTech_AuthVault]\n    end\n\n    %% Broca\n    subgraph Broca[FinTech_LedgerService]\n        sovl_swarm[FinTech_PaymentGateway]\n    end\n\n    %% Hypothalamus\n    subgraph Hypothalamus[FinTech_LedgerService]\n        sovl_error[FinTech_TransactionQueue]\n        sovl_logger[FinTech_AuthVault]\n        sovl_records[FinTech_AuthVault]\n    end\n\n    %% Glial Network\n    subgraph Glial_Network[FinTech_FraudDetection]\n        sovl_interfaces[FinTech_FraudDetection]\n        sovl_hardware[FinTech_LedgerService]\n        sovl_data[FinTech_PaymentGateway]\n        sovl_state[FinTech_FraudDetection]\n    end\n\n    %% Janus\n    subgraph Janus[FinTech_PaymentGateway]\n        run_sovl[FinTech_FraudDetection]\n    end\n\n    %% Data Store\n    subgraph Data_Store[FinTech_FraudDetection]\n        chronicle[FinTech_PaymentGateway]\n    end\n\n    %% Flows: Grouped by Function\n    %% 1. Entry and Orchestration\n    run_sovl --> sovl_main\n    run_sovl --> sovl_cli\n    sovl_main <--> sovl_conductor\n    sovl_main <--> sovl_events\n\n    %% 2. Configuration\n    sovl_schema --> sovl_config\n    sovl_config --> sovl_main\n    sovl_config --> sovl_generation\n    sovl_config --> sovl_trainer\n\n    %% 3. Sensory and Support\n    sovl_monitor --> sovl_main\n    sovl_memory --> sovl_main\n    sovl_resource --> sovl_main\n    sovl_cli --> sovl_main\n    sovl_monitor --> sovl_cli\n    sovl_processor --> sovl_main\n    sovl_utils --> sovl_main\n    sovl_io --> sovl_main\n    sovl_processor --> sovl_generation\n    sovl_utils --> sovl_generation\n    sovl_io --> sovl_generation\n    sovl_processor --> sovl_trainer\n    sovl_utils --> sovl_trainer\n    sovl_io --> sovl_trainer\n\n    %% 4. Emotional and Cognitive Processing\n    sovl_curiosity --> sovl_primer\n    sovl_temperament --> sovl_primer\n    sovl_confidence --> sovl_primer\n    sovl_bonder --> sovl_primer\n    sovl_meditator --> sovl_primer\n    sovl_primer --> sovl_generation\n    sovl_cli -->|Talk| sovl_main --> sovl_generation\n    sovl_curiosity --> sovl_viber\n    sovl_temperament --> sovl_viber\n    sovl_viber --> sovl_primer\n    sovl_viber <--> sovl_recaller\n    sovl_striver --> sovl_primer\n\n    %% 5. Memory and Learning\n    sovl_engram <--> sovl_scaffold\n    sovl_manager --> sovl_scaffold\n    sovl_recaller --> sovl_generation\n    sovl_scaffold --> sovl_main\n    sovl_queue --> sovl_scribe\n    sovl_scribe --> sovl_trainer\n    sovl_scribe --> sovl_scaffold\n    sovl_swarm --> sovl_scaffold\n    sovl_swarm --> sovl_engram\n    sovl_scribe -- creates --> chronicle\n    chronicle -- used by --> sovl_trainer\n    sovl_recaller --> sovl_generation\n\n    %% 6. Action and Output\n    sovl_volition <--> sovl_main\n    sovl_gate --> sovl_volition\n    sovl_main <--> sovl_printer\n    sovl_main --> sovl_fuser\n\n    %% 7. Regulation\n    sovl_main --> sovl_error\n    sovl_generation --> sovl_error\n    sovl_trainer --> sovl_error\n    sovl_main --> sovl_logger\n    sovl_generation --> sovl_logger\n    sovl_trainer --> sovl_logger\n    sovl_memory --> sovl_hardware\n    sovl_main --> sovl_interfaces\n    sovl_state --> sovl_interfaces\n    sovl_conductor --> sovl_interfaces\n\n    %% 8. State\n    sovl_state --> sovl_data\n    sovl_main --> sovl_state\n    sovl_bonder --> sovl_state\n",
  "content_size": 4827,
  "collected_at": "2026-02-06T02:02:14.953901",
  "compilation_status": "success",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 2,
  "augmentation_domain": "FinTech",
  "seed_id": "gh_architecture_01696"
}