$date
	Sun Jul 31 15:57:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_exp $end
$var wire 1 ! res $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
x!
$end
#1
0!
1"
#2
x!
#3
