//generated 2021-05-25 14:16:35.887833

package isa
import spinal.core._
import spinal.lib._

object ReadSlotPacking {
    // Slot 1
    val VSRPort1 = 0
    val GPRPort1 = 0
    val FPRPort1 = 0
    val VRPort1 = 0
    val COMBINEDPort1 = 0

    // Slot 2
    val VSRPort2 = 1
    val GPRPort2 = 1
    val FPRPort2 = 1
    val VRPort2 = 1
    val CRPort1 = 1
    val COMBINEDPort2 = 1

    // Slot 3
    val VSRPort3 = 2
    val GPRPort3 = 2
    val FPRPort3 = 2
    val VRPort3 = 2
    val CRPort2 = 2

    // Slot 4
    val GPRPort4 = 3
    val FPRPort4 = 3
    val SPRPort1 = 3
    val FPSCRPort1 = 3

    // Slot 5
    val SPRPort2 = 4
    val XERPort1 = 4
    val BHRBPort1 = 4
    val COMBINEDPort3 = 4
    val FPSCRPort2 = 4

}

object WriteSlotPacking {
    // Slot 1
    val VSRPort1 = 0
    val GPRPort1 = 0
    val FPRPort1 = 0
    val VRPort1 = 0
    val COMBINEDPort1 = 0

    // Slot 2
    val VSRPort2 = 1
    val GPRPort2 = 1
    val FPRPort2 = 1
    val VRPort2 = 1

    // Slot 3
    val CRPort1 = 2

    // Slot 4
    val SPRPort1 = 3
    val FPSCRPort1 = 3
    val CRPort2 = 3

    // Slot 5
    val SPRPort2 = 4
    val XERPort1 = 4
    val BHRBPort1 = 4
    val COMBINEDPort2 = 4
    val FPSCRPort2 = 4

}
