git clone --depth 1 --no-tags https://github.com/gsomlo/yoloRISC.git f:/verilog_sva_gh_scraper/data/full_repos/169615268
git clone --depth 1 --no-tags https://github.com/visky2096/AHB-to-I2C.git f:/verilog_sva_gh_scraper/data/full_repos/171913655
git clone --depth 1 --no-tags https://github.com/Chockichoc/FPGAGameBoy.git f:/verilog_sva_gh_scraper/data/full_repos/168167383
git clone --depth 1 --no-tags https://github.com/ranzbak/fpga-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/172802240
git clone --depth 1 --no-tags https://github.com/hitohira/yokyo.git f:/verilog_sva_gh_scraper/data/full_repos/168801004
git clone --depth 1 --no-tags https://github.com/Kitrinx/Atari7800_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/171969950
git clone --depth 1 --no-tags https://github.com/mcjtag/bitonic_sorter.git f:/verilog_sva_gh_scraper/data/full_repos/171279647
git clone --depth 1 --no-tags https://github.com/DeamonYang/FPGA_SDR.git f:/verilog_sva_gh_scraper/data/full_repos/171232693
git clone --depth 1 --no-tags https://github.com/ishe/plus4.git f:/verilog_sva_gh_scraper/data/full_repos/169266176
git clone --depth 1 --no-tags https://github.com/dpiegdon/verilog-buildingblocks.git f:/verilog_sva_gh_scraper/data/full_repos/171756809
git clone --depth 1 --no-tags https://github.com/NukaCola-Quantum/MBIST-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/167518838
git clone --depth 1 --no-tags https://github.com/liolok/HDU_CO_Guide.git f:/verilog_sva_gh_scraper/data/full_repos/168846058
git clone --depth 1 --no-tags https://github.com/Mionger/mp3-player.git f:/verilog_sva_gh_scraper/data/full_repos/167113772
git clone --depth 1 --no-tags https://github.com/lulinchen/jpeg2000_open.git f:/verilog_sva_gh_scraper/data/full_repos/168151398
git clone --depth 1 --no-tags https://github.com/alchitry/Au-Base-Project.git f:/verilog_sva_gh_scraper/data/full_repos/170382028
git clone --depth 1 --no-tags https://github.com/gym487/FMCW_Radar.git f:/verilog_sva_gh_scraper/data/full_repos/169981825
git clone --depth 1 --no-tags https://github.com/daveshah1/hilotof.git f:/verilog_sva_gh_scraper/data/full_repos/169771062
git clone --depth 1 --no-tags https://github.com/davewoo999/Virtual-Console.git f:/verilog_sva_gh_scraper/data/full_repos/167580717
git clone --depth 1 --no-tags https://github.com/uXeBoy/GBA.git f:/verilog_sva_gh_scraper/data/full_repos/169966644
git clone --depth 1 --no-tags https://github.com/SokolovRV/ModbusRTU.git f:/verilog_sva_gh_scraper/data/full_repos/170082041
git clone --depth 1 --no-tags https://github.com/Lyncien/MIPS-V.git f:/verilog_sva_gh_scraper/data/full_repos/169220768
git clone --depth 1 --no-tags https://github.com/DeamonYang/FPGA_100M_ETH.git f:/verilog_sva_gh_scraper/data/full_repos/172012380
git clone --depth 1 --no-tags https://github.com/langyo/AZ-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/169597129
git clone --depth 1 --no-tags https://github.com/bespoke-silicon-group/bsg_pipeclean_suite.git f:/verilog_sva_gh_scraper/data/full_repos/167424617
git clone --depth 1 --no-tags https://github.com/DeamonYang/FPGA_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/171248900
git clone --depth 1 --no-tags https://github.com/C-H-Chien/FPGA_SIFT-LES.git f:/verilog_sva_gh_scraper/data/full_repos/171585728
git clone --depth 1 --no-tags https://github.com/roo16kie/MAC_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/171141065
git clone --depth 1 --no-tags https://github.com/leedowthwaite/HelloIce.git f:/verilog_sva_gh_scraper/data/full_repos/169870504
git clone --depth 1 --no-tags https://github.com/aekanshd/booths-multiplier-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/170078559
git clone --depth 1 --no-tags https://github.com/raleighlittles/Applied_Digital_Logic_Exercises_Using_FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/172442274
git clone --depth 1 --no-tags https://github.com/bandvig/or1k_marocchino.git f:/verilog_sva_gh_scraper/data/full_repos/172766276
git clone --depth 1 --no-tags https://github.com/FarisHijazi/LZ4-Decompressor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/168985078
git clone --depth 1 --no-tags https://github.com/miya4649/mini16_manycore.git f:/verilog_sva_gh_scraper/data/full_repos/167350368
git clone --depth 1 --no-tags https://github.com/Elrori/cmos2gram2vga.git f:/verilog_sva_gh_scraper/data/full_repos/167809809
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Verilog_uart_dac902.git f:/verilog_sva_gh_scraper/data/full_repos/171472006
git clone --depth 1 --no-tags https://github.com/Wren6991/HyperRam.git f:/verilog_sva_gh_scraper/data/full_repos/169876678
git clone --depth 1 --no-tags https://github.com/zhongyuchen/mips-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/169258653
git clone --depth 1 --no-tags https://github.com/hjain28/TAGE_BranchPredictor.git f:/verilog_sva_gh_scraper/data/full_repos/168421918
git clone --depth 1 --no-tags https://github.com/physical-computation/Sail-RV32I-common.git f:/verilog_sva_gh_scraper/data/full_repos/172705897
git clone --depth 1 --no-tags https://github.com/PiMaker/MCPC-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/169294490
git clone --depth 1 --no-tags https://github.com/akshaykrishna1998/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/169166692
git clone --depth 1 --no-tags https://github.com/anujsaxena28/RTL-Level-Power-Reduction-.git f:/verilog_sva_gh_scraper/data/full_repos/170186425
git clone --depth 1 --no-tags https://github.com/wandwramp/WRAMPsys.git f:/verilog_sva_gh_scraper/data/full_repos/172396252
git clone --depth 1 --no-tags https://github.com/sxpert/hp-saturn.git f:/verilog_sva_gh_scraper/data/full_repos/169051296
git clone --depth 1 --no-tags https://github.com/avahidi/arm-foss.git f:/verilog_sva_gh_scraper/data/full_repos/172538466
git clone --depth 1 --no-tags https://github.com/stephenkung/broad_band_equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/171181362
git clone --depth 1 --no-tags https://github.com/darwinbeing/qspiflash.git f:/verilog_sva_gh_scraper/data/full_repos/169714222
git clone --depth 1 --no-tags https://github.com/MerelyLogical/arithmetic-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/170046889
git clone --depth 1 --no-tags https://github.com/alchitry/Cu-Base-Project.git f:/verilog_sva_gh_scraper/data/full_repos/170388893
git clone --depth 1 --no-tags https://github.com/bastibl/ice40.git f:/verilog_sva_gh_scraper/data/full_repos/172740936
git clone --depth 1 --no-tags https://github.com/wvangansbeke/Smart-Card-RSA.git f:/verilog_sva_gh_scraper/data/full_repos/167829513
git clone --depth 1 --no-tags https://github.com/scarv/xcrypto-ref.git f:/verilog_sva_gh_scraper/data/full_repos/169382915
git clone --depth 1 --no-tags https://github.com/Grabulosaure/C2650_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/167636576
git clone --depth 1 --no-tags https://github.com/zhehaoli1999/LC3-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/169954114
git clone --depth 1 --no-tags https://github.com/codieboomboom/ce2003-Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/171213211
git clone --depth 1 --no-tags https://github.com/glaba/hardware-rasterizer.git f:/verilog_sva_gh_scraper/data/full_repos/168278132
git clone --depth 1 --no-tags https://github.com/barrettotte/Subarashii-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/170013753
git clone --depth 1 --no-tags https://github.com/junganghu/rgmii_ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/171785341
git clone --depth 1 --no-tags https://github.com/YosysHQ/nextpnr-tests.git f:/verilog_sva_gh_scraper/data/full_repos/169639758
git clone --depth 1 --no-tags https://github.com/ver217/MIPS-CPU-TOY.git f:/verilog_sva_gh_scraper/data/full_repos/171234039
git clone --depth 1 --no-tags https://github.com/ShubhankarKapoor/Snake-Game-DE2-115-Altera-Board.git f:/verilog_sva_gh_scraper/data/full_repos/167298454
git clone --depth 1 --no-tags https://github.com/zxc479773533/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/171720620
git clone --depth 1 --no-tags https://github.com/Ananya2/-Approximate-Computing-Techniques-for-Deep-Neural-Networks-.git f:/verilog_sva_gh_scraper/data/full_repos/168042247
git clone --depth 1 --no-tags https://github.com/alaasal/MIT6.004BetaArchitectureInVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/169745151
git clone --depth 1 --no-tags https://github.com/world-of-open-source/MyHDL-Collections.git f:/verilog_sva_gh_scraper/data/full_repos/169526487
git clone --depth 1 --no-tags https://github.com/roo16kie/CIC2015_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/167313940
git clone --depth 1 --no-tags https://github.com/danlomeli/axi-stream-arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/171405980
git clone --depth 1 --no-tags https://github.com/gorbak25/FPGA-raytracing.git f:/verilog_sva_gh_scraper/data/full_repos/170505908
git clone --depth 1 --no-tags https://github.com/secworks/r5.git f:/verilog_sva_gh_scraper/data/full_repos/172189165
git clone --depth 1 --no-tags https://github.com/reostat/usb_displ.git f:/verilog_sva_gh_scraper/data/full_repos/169834421
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-1942_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/170725795
git clone --depth 1 --no-tags https://github.com/AlexYzhov/GTKWaveGen.git f:/verilog_sva_gh_scraper/data/full_repos/169380436
git clone --depth 1 --no-tags https://github.com/OscarSR27/Controlador-de-servomotor-en-una-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/169684014
git clone --depth 1 --no-tags https://github.com/zephray/s3e_mig_lpddr.git f:/verilog_sva_gh_scraper/data/full_repos/169682138
git clone --depth 1 --no-tags https://github.com/Mionger/OLED.git f:/verilog_sva_gh_scraper/data/full_repos/170333393
git clone --depth 1 --no-tags https://github.com/abbati-simone/Midi-Altera.git f:/verilog_sva_gh_scraper/data/full_repos/168941872
git clone --depth 1 --no-tags https://github.com/AmulyaPandey/AES-Crypto-core.git f:/verilog_sva_gh_scraper/data/full_repos/170739250
git clone --depth 1 --no-tags https://github.com/lambdaconcept/minerva-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/168012596
git clone --depth 1 --no-tags https://github.com/jasonlin316/GoodTestbench.git f:/verilog_sva_gh_scraper/data/full_repos/171696973
git clone --depth 1 --no-tags https://github.com/upscale-project/ridecore-si-checking.git f:/verilog_sva_gh_scraper/data/full_repos/171768476
git clone --depth 1 --no-tags https://github.com/raleighlittles/Basys3CountdownClock.git f:/verilog_sva_gh_scraper/data/full_repos/171221731
git clone --depth 1 --no-tags https://github.com/RodSernaPerez/RecursiveLeastSquares-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/168750777
git clone --depth 1 --no-tags https://github.com/SeyedAlirezaFatemi/TheSafe.git f:/verilog_sva_gh_scraper/data/full_repos/169537897
git clone --depth 1 --no-tags https://github.com/TwTravel/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/168860439
git clone --depth 1 --no-tags https://github.com/WonderfulUnknown/MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/172514940
git clone --depth 1 --no-tags https://github.com/abhijithneilabraham/FPGA-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/168764762
git clone --depth 1 --no-tags https://github.com/SolitaryThinker/needleman-wunsch.git f:/verilog_sva_gh_scraper/data/full_repos/171428383
git clone --depth 1 --no-tags https://github.com/leepoly/l2cache_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/167670222
git clone --depth 1 --no-tags https://github.com/MACVTi/riscvsoc.git f:/verilog_sva_gh_scraper/data/full_repos/167856740
git clone --depth 1 --no-tags https://github.com/maharshi66/Computer-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/167467922
git clone --depth 1 --no-tags https://github.com/MossbauerLab/RomChipReader.git f:/verilog_sva_gh_scraper/data/full_repos/169373084
git clone --depth 1 --no-tags https://github.com/nickschiffer/CMPE-140.git f:/verilog_sva_gh_scraper/data/full_repos/168234415
git clone --depth 1 --no-tags https://github.com/umolac/mos_gpu.git f:/verilog_sva_gh_scraper/data/full_repos/168690253
git clone --depth 1 --no-tags https://github.com/SkyeSweeney/VerilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/171760617
git clone --depth 1 --no-tags https://github.com/zbelateche/ee272_cgra.git f:/verilog_sva_gh_scraper/data/full_repos/167746421
git clone --depth 1 --no-tags https://github.com/patrick-corley/max10_packet_gen.git f:/verilog_sva_gh_scraper/data/full_repos/168529579
git clone --depth 1 --no-tags https://github.com/adityasangawar2007/5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-.git f:/verilog_sva_gh_scraper/data/full_repos/167778416
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-eschirtz.git f:/verilog_sva_gh_scraper/data/full_repos/171172248
git clone --depth 1 --no-tags https://github.com/SamanwaySadhu/VLSI_Lab_EC39004_IITKGP.git f:/verilog_sva_gh_scraper/data/full_repos/170177027
git clone --depth 1 --no-tags https://github.com/Detegr/ulx3s-projects.git f:/verilog_sva_gh_scraper/data/full_repos/171930001
