m255
K4
z2
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Sim/Isop_Sim
T_opt
!s110 1702297382
VUH?DGkPnhAd@nd6?hNla83
04 10 4 work tb_Mul_CIC fast 0
=2-6c24082544b2-6576ff26-30d-4190
o-quiet -auto_acc_if_foreign -work CIC_Isop +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.6d;65
va_graycounter
Z2 !s110 1702297377
!i10b 1
!s100 FI?[k<oCFi9HWYigXHGcf0
IQL_[OKfl95h6bbWE9c`cR2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1382637282
Z5 8F:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v
Z6 FF:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v
L0 49136
Z7 OL;L;10.6d;65
r1
!s85 0
31
Z8 !s108 1702297377.000000
Z9 !s107 F:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v|
Z10 !s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|F:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v|
!i113 0
Z11 o-work CIC_Isop -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
valt3pram
R2
!i10b 1
!s100 UoB51QU2NzKlzLzJ=bSEL0
IZbbQO_IfFU<1Y8N<335SZ2
R3
R0
R4
R5
R6
L0 47345
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_aeq_s4
R2
!i10b 1
!s100 De3U5iKLd2^m>6AP07Bnz1
IS01`Si4h:Y3IOmQTh2kcY3
R3
R0
R4
R5
R6
L0 50087
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_cal
R2
!i10b 1
!s100 HKVFfVRahGV>P9g8ALcDQ2
ICzNzmg6WPoRFV;S=o@@ee2
R3
R0
R4
R5
R6
L0 49556
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_cal_av
R2
!i10b 1
!s100 `49e6]>kWCG=V5NEld^2>3
IhFo<^`N:1h;BC5oOBJBTa3
R3
R0
R4
R5
R6
L0 49980
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_cal_c3gxb
R2
!i10b 1
!s100 gIZgll5KAdQ]QekV=Q^@Z1
I`^L6@R1?Za7=I[AXbQ0bG1
R3
R0
R4
R5
R6
L0 49783
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_cal_mm
R2
!i10b 1
!s100 0IDN8ZmocfW6<eWHU681J0
I;fgc8D86ZDZc@gGMHHog10
R3
R0
R4
R5
R6
L0 49658
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_cal_sv
R2
!i10b 1
!s100 L:j`7SA@o>An>6Uom24o80
I;[ki6[K;Wg3HzCY<n>g?]2
R3
R0
R4
R5
R6
L0 49883
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_dfe
R2
!i10b 1
!s100 OG9AL4imc8NAI2_0e7NhH2
I<QbiBY1?DlJLc?8S=V;RH0
R3
R0
R4
R5
R6
L0 50464
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valt_eyemon
R2
!i10b 1
!s100 mZJ5_3f<<Mek08mm9@cM_0
IAPOhM?ERnI8NieDFlieZa0
R3
R0
R4
R5
R6
L0 50184
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtaccumulate
R2
!i10b 1
!s100 U?_9`Xn3WD5_NI?X20iQD0
IiB6MS>P`7aonSino4D6gG3
R3
R0
R4
R5
R6
L0 31636
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtclklock
R2
!i10b 1
!s100 n:0R:Z@oZQLiaYJ5lW7PR1
I88moo`j;no?VSkDJ0;RiT3
R3
R0
R4
R5
R6
L0 42308
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtddio_bidir
R2
!i10b 1
!s100 K8=bnL@8IU0cmK1DRWDAA0
I2oH9:fABV]N@FlIl^?1Oo2
R3
R0
R4
R5
R6
L0 43748
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtddio_in
R2
!i10b 1
!s100 HZKX`M0:J`jaci<O?iAJZ0
I[mUHZ1G;>7QHcQ:gOhBNS3
R3
R0
R4
R5
R6
L0 43234
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtddio_out
R2
!i10b 1
!s100 >7F5=QIOT^g>KYk3jfIYd3
I>eL2P1a]__Ni9?9[^k1cI2
R3
R0
R4
R5
R6
L0 43497
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtdpram
R2
!i10b 1
!s100 RFUWO1:6UIR1Zd=I^FA?]0
II7miSR0dTH^<Ygda^[aIa0
R3
R0
R4
R5
R6
L0 43887
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vALTERA_DEVICE_FAMILIES
R2
!i10b 1
!s100 FhER4>?CTY2IImAQ`W5mU3
IXOX>BmnIDU6QSZJ1o0R6M0
R3
R0
R4
R5
R6
L0 1344
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
vALTERA_MF_HINT_EVALUATION
R2
!i10b 1
!s100 a=Fe>V8[JB19QF`<JB2a80
IlC5=O<G4zoPS89nPm`X7<1
R3
R0
R4
R5
R6
L0 1222
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
vALTERA_MF_MEMORY_INITIALIZATION
R2
!i10b 1
!s100 1;fUiNdohROUTkB`ZS<H92
I:XJ[a@D8AH3MK73J[Qio63
R3
R0
R4
R5
R6
L0 71
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
valtera_std_synchronizer
R2
!i10b 1
!s100 7[?HRJo41a]bV3me;fe:V3
I_DP=3GYgIk>?6;dYH=K``1
R3
R0
R4
R5
R6
L0 49362
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtera_std_synchronizer_bundle
R2
!i10b 1
!s100 USLWRb^mBmc@IZ^JSdozY1
ICa;QSUfWn14=HK6AaTV>_0
R3
R0
R4
R5
R6
L0 49521
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtfp_mult
R2
!i10b 1
!s100 KaM6nc]cEi?0YDMehQ?6@3
I=R`9Fa3:3JGeH:D^z@c4E0
R3
R0
R4
R5
R6
L0 41421
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtlvds_rx
R2
!i10b 1
!s100 6_C4Jg7In?klcRB[IHC2F1
ISiJ3D;X?WPg4omZmgEgP42
R3
R0
R4
R5
R6
L0 23702
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtlvds_tx
R2
!i10b 1
!s100 ;1`3_f``Ne?n3JBo5zU;A0
I^dQbRG;<c8KId5XKcgUTH3
R3
R0
R4
R5
R6
L0 27282
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtmult_accum
R2
!i10b 1
!s100 SCeEEa1d]?:=lfjQUW6n:3
IRf8h<Zkc]PkOUD8M>L=JP0
R3
R0
R4
R5
R6
L0 31878
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtmult_add
R2
!i10b 1
!s100 1ZjS@7hDCKmnGKTS^>UR[3
IoVczGUVHQBPhM;ATgCie92
R3
R0
R4
R5
R6
L0 34083
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtparallel_flash_loader
R2
!i10b 1
!s100 80T6cZS[M4RiV9ZWCR;::0
IXS<I;[8R<>dbgX<7G9]]B2
R3
R0
R4
R5
R6
L0 52343
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtpll
R2
!i10b 1
!s100 SO?n[RkfnA]8Q5:=bzFLh1
INOAXS<DVRFJh@F2acM8jR3
R3
R0
R4
R5
R6
L0 21688
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtserial_flash_loader
R2
!i10b 1
!s100 VYEIbkH31:gie6T>0@V9<1
I5aHVb1N7>:CJ^F0UPIF4z0
R3
R0
R4
R5
R6
L0 52463
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtshift_taps
R2
!i10b 1
!s100 NAMlf6oN9M3Z3_Be_ZF?O0
IFQVSMQz7<U`6aMDO18D8Q2
R3
R0
R4
R5
R6
L0 49003
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtsource_probe
R2
!i10b 1
!s100 0H^flEVSMh@bBU^0XYX_e1
I73hZ>]O_UIY]QE^i_IF4f0
R3
R0
R4
R5
R6
L0 52573
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtsqrt
R2
!i10b 1
!s100 mlG82cW8=Hd1fgBLTNPgV1
IM8T6lQ96YZS]jR_Q9Wfbo3
R3
R0
R4
R5
R6
L0 42106
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtsquare
R2
!i10b 1
!s100 9Eei[ULl^mkbXom>N^bYW1
I60Ed99C4TC`fU_KX[c_Jk2
R3
R0
R4
R5
R6
L0 49227
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtstratixii_oct
R2
!i10b 1
!s100 KGUlNBc=Gi;Viok]Q?LlS2
I=]@cdZGI8CVb1O:ZJEk[B0
R3
R0
R4
R5
R6
L0 52327
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
valtsyncram
R2
!i10b 1
!s100 dGzR1z]M`CFh6=UM4hFOF2
IjzOFCfCe0KPWb:fg>f1mo3
R3
R0
R4
R5
R6
L0 44418
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
varm_m_cntr
R2
!i10b 1
!s100 UefMf4^kW017KKcRl5mSj2
Ia5]n3OW@LPAjUUGXQJMbh0
R3
R0
R4
R5
R6
L0 6417
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
varm_n_cntr
R2
!i10b 1
!s100 2BOE3zVZ6LT4M>O2K]EBL0
IB9bO[0UYN8V<:R@O3_]ZI3
R3
R0
R4
R5
R6
L0 6497
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
varm_scale_cntr
R2
!i10b 1
!s100 IU4XOW;kV@NGTcJKA1<0D2
IWlZCRF6_[_61ff?ebf95[3
R3
R0
R4
R5
R6
L0 6579
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vcda_m_cntr
R2
!i10b 1
!s100 1Y:6BSj4V;T5gH3BD;Ncd0
Ih3FRQkEZflnMG4R0cN45m3
R3
R0
R4
R5
R6
L0 14356
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vcda_n_cntr
R2
!i10b 1
!s100 NiIFaLZmGX?087gNiD6@l0
I[5O^hcH<40Wf?OheljDin3
R3
R0
R4
R5
R6
L0 14437
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vcda_scale_cntr
R2
!i10b 1
!s100 _>CjT]@W=A>jaVMcX]Z_J1
I;1m0e3DG9M@BZK^JBPhRA0
R3
R0
R4
R5
R6
L0 14508
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vClk_Div
Z12 !s110 1702297376
!i10b 1
!s100 C=zfgBQAlhD_SKD[KJFU11
IE7Z_LDUTZ6ZWZ7`bJ7XZO3
R3
R0
w1702215264
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Quartus_Prj/Clk_Div.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Quartus_Prj/Clk_Div.v
L0 39
R7
r1
!s85 0
31
Z13 !s108 1702297376.000000
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Quartus_Prj/Clk_Div.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Quartus_Prj/Clk_Div.v|
!i113 0
R11
R1
n@clk_@div
vComb
R12
!i10b 1
!s100 ;jU9g5WgCG7Qj@f<NGfnD0
Ig[KmEQEPlPYGniC]`o][O1
R3
R0
w1702297363
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Comb.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Comb.v
Z14 L0 14
R7
r1
!s85 0
31
R13
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Comb.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Comb.v|
!i113 0
R11
R1
n@comb
vcycloneiiigl_post_divider
R2
!i10b 1
!s100 X2P2VHzbWK64;`H:klo2I1
IfGC?aG9`0m1Sg`gbfW]813
R3
R0
R4
R5
R6
L0 18226
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo
R2
!i10b 1
!s100 dbIOE;QgZ7R^lYSn`5_6_1
IOL^NW<;M0F=LP<cKf^[JM0
R3
R0
R4
R5
R6
L0 31500
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo_async
R2
!i10b 1
!s100 jX;1VVIkhWiH`4C^gg6me3
IRa8a;JjjH8RgAhno`YE3^3
R3
R0
R4
R5
R6
L0 29775
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo_dffpipe
R2
!i10b 1
!s100 ]6e<BMdmCif^6`3Qa1Tdl0
I<=GQEhIL0GJ?[:b`WVhIH3
R3
R0
R4
R5
R6
L0 29545
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo_fefifo
R2
!i10b 1
!s100 5TzkJd2emHhjiJ@5?TkNP0
I;X7VR8]TUoa=Fd;5EX]k>0
R3
R0
R4
R5
R6
L0 29623
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo_low_latency
R2
!i10b 1
!s100 l@SPj^6hCeA>NS8NWQQ572
IHl4E3A_ScSfD@VIcHlARA3
R3
R0
R4
R5
R6
L0 30570
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo_mixed_widths
R2
!i10b 1
!s100 VPgQkTE860DUFbmGBnbc62
I8`jA_HLn;ihmELGN`MQ0h2
R3
R0
R4
R5
R6
L0 31188
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdcfifo_sync
R2
!i10b 1
!s100 RG:oS1F40NFFOXgL59mz12
I5C=]1n@A5<SZ2CMZ@cP=h1
R3
R0
R4
R5
R6
L0 30261
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vDecimate
R12
!i10b 1
!s100 n49lbATI`R:JYRn[6D7Ql1
IIALN;9TEHY;8k2GM;`g6c0
R3
R0
w1702290961
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Decimate.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Decimate.v
L0 15
R7
r1
!s85 0
31
R13
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Decimate.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Decimate.v|
!i113 0
R11
R1
n@decimate
vdffp
R2
!i10b 1
!s100 `N:3@21P33N<eWgO_]_0d0
IB[7FhX[`K9meaa[B:oKVz3
R3
R0
R4
R5
R6
L0 2195
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vdummy_hub
R2
!i10b 1
!s100 _NoKgzE5?0PKX53>ZXDn`3
I:X3fAKSLJ9mzTH`^b0PN43
R3
R0
R4
R5
R6
L0 51835
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vflexible_lvds_rx
R2
!i10b 1
!s100 02:Gcb6^@@dZV1TIo<nfW0
IR8Rd^57hg`>dofk7[:czO2
R3
R0
R4
R5
R6
L0 25749
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vflexible_lvds_tx
R2
!i10b 1
!s100 <>;Yld:UUG3iYOl5o=<W<1
Ic7B@XEN2Lm[J1IVa;d;ZM3
R3
R0
R4
R5
R6
L0 28985
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vIntegrated
R12
!i10b 1
!s100 X8n9WNaGWD0FHoJKP1n_50
Ik7Ylz9lK>E=eOG<AhfG3;1
R3
R0
w1702291149
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Integrated.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Integrated.v
R14
R7
r1
!s85 0
31
R13
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Integrated.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Integrated.v|
!i113 0
R11
R1
n@integrated
vIsop
R12
!i10b 1
!s100 lFV3VW`?LzNnaN5EceH621
IUQ]FOB;Q42NjXNQ;DBada0
R3
R0
w1702292524
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Isop.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Isop.v
L0 16
R7
r1
!s85 0
31
R13
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Isop.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Isop.v|
!i113 0
R11
R1
n@isop
vjtag_tap_controller
R2
!i10b 1
!s100 ?]ofIQc5>JzH2bO?VH=J;3
IJ1S1dKYCc_^`5nF7F71L<2
R3
R0
R4
R5
R6
L0 51378
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vlcell
R2
!i10b 1
!s100 bennFdYA;E0lM[zHEL7e`1
IJ;Bc>@f0UR`47chNzSGa82
R3
R0
R4
R5
R6
L0 34
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vlpm_abs
R12
!i10b 1
!s100 <eMUJ2Bc:0iJb^8e`knSV1
IXlD<Jl::7PXGV_7G^IfhB3
R3
R0
Z15 w1382637203
Z16 8F:/Altera/13.1/quartus/eda/sim_lib/220model.v
Z17 FF:/Altera/13.1/quartus/eda/sim_lib/220model.v
L0 3463
R7
r1
!s85 0
31
R13
Z18 !s107 F:/Altera/13.1/quartus/eda/sim_lib/220model.v|
Z19 !s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|F:/Altera/13.1/quartus/eda/sim_lib/220model.v|
!i113 0
R11
R1
vlpm_add_sub
R12
!i10b 1
!s100 eVzVf1n<=KWP0`Z;R:4NJ0
IlXSSbTTD5iMeL@^O5Tiim1
R3
R0
R15
R16
R17
L0 2604
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_and
R12
!i10b 1
!s100 lXM8YjE69L23k[oFIYm4l0
I<h_;N4Hl6C2GnUd6NO43N2
R3
R0
R15
R16
R17
L0 1680
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_bipad
R2
!i10b 1
!s100 d7c7;5C`<V5moD<]7UPO42
IQ<^HfLlBOMHFVLnJm9EA<0
R3
R0
R15
R16
R17
L0 6674
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_bustri
R12
!i10b 1
!s100 9NWWPK9RNgWL`a_4f9Z0E3
IXe=23<b15oUC2YO_Pm1>e0
R3
R0
R15
R16
R17
L0 1970
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_clshift
R12
!i10b 1
!s100 K1ijz]Rl7D9Q6fZ;`NeGT2
I:FnlR5lRNFaIi8l:Lg_;`1
R3
R0
R15
R16
R17
L0 2319
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_compare
R12
!i10b 1
!s100 J2[DFG750;nbjKz:?d]zR0
IYmDWkOOOMQ8Vc9<KOfPf`0
R3
R0
R15
R16
R17
L0 2810
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_constant
R12
!i10b 1
!s100 EF]J1S6?FKA:g@jdYona_3
Id^;^NQ]DSKFYI^Ood22Qn3
R3
R0
R15
R16
R17
L0 1576
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_counter
R12
!i10b 1
!s100 eSkTM3AiEP0_^>g77XAXn1
I<eX_Thl?zcQziNe4hNz@k2
R3
R0
R15
R16
R17
L0 3527
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_decode
R12
!i10b 1
!s100 =lV7oGJS;k3OJdIi6LZI_0
I2b^4dD1SaVnZ0VB@<Je=m1
R3
R0
R15
R16
R17
L0 2191
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vLPM_DEVICE_FAMILIES
R12
!i10b 1
!s100 []M^9Fo8DSOPaNYHkT3QT0
IB6Lk1<ccER57TNbZRPeJn3
R3
R0
R15
R16
R17
L0 1367
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
n@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
vlpm_divide
R12
!i10b 1
!s100 RmnTinFiFUGDJV6g^BAMT1
I6SMc;<2@<IAR_P^ZW>QRA2
R3
R0
R15
R16
R17
L0 3256
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_ff
R2
!i10b 1
!s100 Hm<PMO28lBXYC[`l0l4K13
I3e6?U:_Di?@2bLPbTh@351
R3
R0
R15
R16
R17
L0 3935
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_fifo
R2
!i10b 1
!s100 zlR`ilPP_6<azoT`F3=FV0
IBcU=DHSjcdBL^g;K94CaT2
R3
R0
R15
R16
R17
L0 5382
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_fifo_dc
R2
!i10b 1
!s100 <8QF96S@z75V3EzZn_Y:<3
IB>D:1B08];lfJg@G?AO2^2
R3
R0
R15
R16
R17
L0 6439
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_fifo_dc_async
R2
!i10b 1
!s100 9e8_daW;h[FHI[zn@1S;l3
Ijl]0_H>>2P4]<TYEVmS3H2
R3
R0
R15
R16
R17
L0 6002
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_fifo_dc_dffpipe
R2
!i10b 1
!s100 3cDHAhhCfCUdbaBCADdQT0
I`I1Hi]dONoji[O5bN9;fc1
R3
R0
R15
R16
R17
L0 5713
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_fifo_dc_fefifo
R2
!i10b 1
!s100 z`AfG3CA8>1ZfA[[5flWH2
IbZE6oED=O48`WggdIS>cL2
R3
R0
R15
R16
R17
L0 5800
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vLPM_HINT_EVALUATION
R12
!i10b 1
!s100 `WKMS]SM@JbIe0gCi<3f82
I@CGj<lh]HOhTde>VS7iYh3
R3
R0
R15
R16
R17
L0 1257
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
n@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
vlpm_inpad
R2
!i10b 1
!s100 0>Hk5GBQ643ZVi:cBU:1Q0
IZ@IR?Qb=Ym7BhVP4C`Nbb1
R3
R0
R15
R16
R17
L0 6562
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_inv
R12
!i10b 1
!s100 WG?R_5=XlmAMlWhoF>04M1
I2<ACln:D??UCR4f:dnHbB2
R3
R0
R15
R16
R17
L0 1627
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_latch
R12
!i10b 1
!s100 kd>fjaE69;g6M>TOd74ek3
IMN2[9ePfV=[<>li02a0ZV0
R3
R0
R15
R16
R17
L0 3811
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vLPM_MEMORY_INITIALIZATION
R12
!i10b 1
!s100 DR_SV_J4fzH0gTOLESO6;1
I<7cbKmfDF`e<Geo;hT`;93
R3
R0
R15
R16
R17
L0 77
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
n@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
vlpm_mult
R12
!i10b 1
!s100 CRBa:a@HT9EI<17@iBHTz2
IKD@gB5G>6N1@N?BG=;=mO3
R3
R0
R15
R16
R17
L0 2984
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_mux
R12
!i10b 1
!s100 :kkPFlMl<M3V_dNzCLIT83
ISf9j1:fX^gfN4CzPz;XUV2
R3
R0
R15
R16
R17
L0 2056
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_or
R12
!i10b 1
!s100 KRg>B6I40QBebh0C2:7^73
Iz^[;YFT?9bW3HWY`AliRG1
R3
R0
R15
R16
R17
L0 1760
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_outpad
R2
!i10b 1
!s100 S_z=ic3?<Kl41^;8=6M=X1
I=bUa^9@;zhjhaWEBNS:5W3
R3
R0
R15
R16
R17
L0 6618
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_ram_dp
R2
!i10b 1
!s100 C4CRM[JiWl69HFTnNEBOG2
I1cRQZP5oFYz?fRFCAD`HG3
R3
R0
R15
R16
R17
L0 4614
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_ram_dq
R2
!i10b 1
!s100 ^hQkP29h9DCLlPzCjeK`U1
IlLo4zcnF8UP[667@hKA<03
R3
R0
R15
R16
R17
L0 4358
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_ram_io
R2
!i10b 1
!s100 bf7Gi1M[9IUf9kCUe1>E90
I<DJAPKDNYU<QQ9@i@AZjW0
R3
R0
R15
R16
R17
L0 4905
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_rom
R2
!i10b 1
!s100 MnU9fOdF]B4bAG2ce4jSn2
IE5kadVV1PlLK=cbo_U2>J3
R3
R0
R15
R16
R17
L0 5167
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_shiftreg
R2
!i10b 1
!s100 VOA^2zbbHW`I2b@dK=I7f1
I:_zIiOTLfh?]Uk:KO`^jP1
R3
R0
R15
R16
R17
L0 4154
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vlpm_xor
R12
!i10b 1
!s100 4I:b4N7IMjoUClW@LCHJA3
IR^lj7C6V;<27]a^LM8lX11
R3
R0
R15
R16
R17
L0 1841
R7
r1
!s85 0
31
R13
R18
R19
!i113 0
R11
R1
vMF_cycloneiii_pll
R2
!i10b 1
!s100 E03OanA8X5YW7I;nWUZo02
IA1<o@SFb6FUj6CSBQ^09o3
R3
R0
R4
R5
R6
L0 14635
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_cycloneiii_pll
vMF_cycloneiiigl_m_cntr
R2
!i10b 1
!s100 ib1W:VAL;>IG0;Ohl^=aH0
Ia<V075?C2UB7k33NSH=1D0
R3
R0
R4
R5
R6
L0 17964
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_cycloneiiigl_m_cntr
vMF_cycloneiiigl_n_cntr
R2
!i10b 1
!s100 5`hZV90j2;U>mAjLY76;60
I;Jz>bRIzfHkZi`KWhi6WF2
R3
R0
R4
R5
R6
L0 18045
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_cycloneiiigl_n_cntr
vMF_cycloneiiigl_pll
R2
!i10b 1
!s100 aiXbUX9B9_UHP1OXk`RCn3
I;o0?`BMTW8Cj[8m_G>91b2
R3
R0
R4
R5
R6
L0 18315
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_cycloneiiigl_pll
vMF_cycloneiiigl_scale_cntr
R2
!i10b 1
!s100 iY9kPDe;GnH^9Jl6HdB?i2
IkMGE=:`V7b6[6:XYZGFRC3
R3
R0
R4
R5
R6
L0 18116
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_cycloneiiigl_scale_cntr
vMF_pll_reg
R2
!i10b 1
!s100 ^4iLbBGC<PMVITDcHe]@T1
IILJL;oO]Rj;AacS^2EUiO1
R3
R0
R4
R5
R6
L0 2552
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_pll_reg
vMF_stratix_pll
R2
!i10b 1
!s100 jIS[[?fJzEh;VGLPeoi=40
IiJ:N0CPheZoe;=R4eYFL=0
R3
R0
R4
R5
R6
L0 2611
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_stratix_pll
vMF_stratixii_pll
R2
!i10b 1
!s100 =0gX3F_dei2=AS]UR>1Mz3
I2A1VGV3g>KFan@>TLzZV[1
R3
R0
R4
R5
R6
L0 6702
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_stratixii_pll
vMF_stratixiii_pll
R2
!i10b 1
!s100 zhgH3E25TG01k5J>j0=VE2
I<]BKVE`=_k1BGh0LR59G22
R3
R0
R4
R5
R6
L0 10533
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
n@m@f_stratixiii_pll
vMul_CIC
R12
!i10b 1
!s100 MZmaFl_j:Zd=VEA0T12lB1
Il1AYnJcTVI:Yh[7H>:9?R2
R3
R0
w1702296672
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Mul_CIC.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Mul_CIC.v
R14
R7
r1
!s85 0
31
R13
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Mul_CIC.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Rtl/Mul_CIC.v|
!i113 0
R11
R1
n@mul_@c@i@c
vparallel_add
R2
!i10b 1
!s100 R:JI^@8R@ojNYJ7TkQn[A2
IeQ_>RJmHBlT24Q?Md`;4O1
R3
R0
R4
R5
R6
L0 48028
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vpll_iobuf
R2
!i10b 1
!s100 dk0jNB7_dBSdh`GW9TaD02
I4ef@d>j9TJJJR;iUoJQR^2
R3
R0
R4
R5
R6
L0 2228
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vscfifo
R2
!i10b 1
!s100 9nAQ?3;9zNSDfNGa:GzXI1
IK5J_1aP4m]k<K2]z:omJ72
R3
R0
R4
R5
R6
L0 48197
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vsignal_gen
R2
!i10b 1
!s100 6Ub;>1_5c8aa;Za=JL09e2
Ik2Z8iliCjZoGgf<5bS36H1
R3
R0
R4
R5
R6
L0 50811
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vsld_signaltap
R2
!i10b 1
!s100 `^3=Si6]2^Wa9i=NG;7A92
IF;UH=b?jUBVD<_]mJ1?RT0
R3
R0
R4
R5
R6
L0 52219
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vsld_virtual_jtag
R2
!i10b 1
!s100 [1XZlI1HHIkc:b4UAS2Bc1
I?k6TO[B_b6YFaOfXW2liF3
R3
R0
R4
R5
R6
L0 52092
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vsld_virtual_jtag_basic
R2
!i10b 1
!s100 YTPka:zjzVSUB[A:Lm9c51
Ih:kR?Q02HOGNh]z]V?kW[2
R3
R0
R4
R5
R6
L0 52495
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratix_lvds_rx
R2
!i10b 1
!s100 obz3JRAQ4omo1];QCkIEB2
I2<H@UIIZ^2I?zmZj:0P6n0
R3
R0
R4
R5
R6
L0 24912
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratix_tx_outclk
R2
!i10b 1
!s100 _UbP_NNjcj1e]_o;QFYB13
If8zGzW[f_c?bXI68GWkoJ2
R3
R0
R4
R5
R6
L0 28776
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixgx_dpa_lvds_rx
R2
!i10b 1
!s100 P[:73>kEF[ozl>YHlW=^L2
I<6Jl;?:oQPB;LmBeGj1nh2
R3
R0
R4
R5
R6
L0 25020
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixii_lvds_rx
R2
!i10b 1
!s100 6>addN;Ez_lka]:JHg7?K2
I^ZS[S9I6T1YU;VkQGD`3X1
R3
R0
R4
R5
R6
L0 25423
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixii_tx_outclk
R2
!i10b 1
!s100 Y8hf6VNAU>J_?4L=a^=<M3
I5LBZWJJkdnlGAeE`G`hA;0
R3
R0
R4
R5
R6
L0 28884
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixiii_lvds_rx
R2
!i10b 1
!s100 1OHER8A6UGf^0PJj^2zgc3
IQnGmRnASgda1KP`>mZD7k0
R3
R0
R4
R5
R6
L0 26222
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixiii_lvds_rx_channel
R2
!i10b 1
!s100 ho8;NC0RTagzKBj<<FO;m0
IWal:<JiX0D;FA_4iX_3bb2
R3
R0
R4
R5
R6
L0 26404
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixiii_lvds_rx_dpa
R2
!i10b 1
!s100 gRfz=KS_o>1GS:DRM0UF]1
I3DfDWXjS5X091Rdh:PXi81
R3
R0
R4
R5
R6
L0 27013
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstratixv_local_clk_divider
R2
!i10b 1
!s100 L0`K5<5Xfg84YiQMQ0WKk2
IJJG^U4CffU5cKh2iUN=0`0
R3
R0
R4
R5
R6
L0 28682
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstx_m_cntr
R2
!i10b 1
!s100 ]mNcUEi9b=oUDaFoRJMm02
IU@5`CJkAoDU20db]b7T`h0
R3
R0
R4
R5
R6
L0 2254
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstx_n_cntr
R2
!i10b 1
!s100 @Ah4lKEZ1Rd1UC4=5B;h`2
IfXch2jOl^B<[e_[Sb`H>:0
R3
R0
R4
R5
R6
L0 2332
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vstx_scale_cntr
R2
!i10b 1
!s100 ;e]RgmVkGETcOb:XlC3O:1
Ij>Ec[>a:9j1UmeGXLZO822
R3
R0
R4
R5
R6
L0 2417
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vtb_Mul_CIC
R12
!i10b 1
!s100 TLEI5ML7RN15:Eg@bb4cd0
IMYT97f0JLWa3zzzO4B:JL2
R3
R0
w1702297044
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Sim/tb_Mul_CIC.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Sim/tb_Mul_CIC.v
L0 19
R7
r1
!s85 0
31
R13
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Sim/tb_Mul_CIC.v|
!s90 -reportprogress|300|-work|CIC_Isop|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_N6M128_Isop/Sim/tb_Mul_CIC.v|
!i113 0
R11
R1
ntb_@mul_@c@i@c
vttn_m_cntr
R2
!i10b 1
!s100 2OmWMI8G<WFToI_I9jC3M2
Ihni8EMZQAABBN_fFf;c>E1
R3
R0
R4
R5
R6
L0 10254
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vttn_n_cntr
R2
!i10b 1
!s100 SB5IH?MR<[ZQR?0=^J1AN2
I7F35=EVIi^K?;25jn>4EH0
R3
R0
R4
R5
R6
L0 10335
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
vttn_scale_cntr
R2
!i10b 1
!s100 nSWM0Nk=zn@b51SRfW@z31
I:XT:ZnIK@9Lh8JN0ccILU3
R3
R0
R4
R5
R6
L0 10406
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R1
