

================================================================
== Vivado HLS Report for 'k2c_sub2idx'
================================================================
* Date:           Tue Apr 23 20:37:39 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         4|          2|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	8  / (!tmp)
	5  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ndim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %ndim)"   --->   Operation 9 'read' 'ndim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %ndim_read to i4" [../../../../Downloads/WebModel.c:269]   --->   Operation 10 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:269]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%idx = phi i64 [ %idx_1, %5 ], [ 0, %0 ]"   --->   Operation 12 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %5 ], [ 0, %0 ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [../../../../Downloads/WebModel.c:269]   --->   Operation 14 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i4 %i_cast, %tmp_2" [../../../../Downloads/WebModel.c:269]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.34ns)   --->   "%i_1 = add i3 %i, 1" [../../../../Downloads/WebModel.c:269]   --->   Operation 16 'add' 'i_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [../../../../Downloads/WebModel.c:269]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast1 = zext i3 %i to i64" [../../../../Downloads/WebModel.c:269]   --->   Operation 18 'zext' 'i_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sub_addr = getelementptr [5 x i64]* %sub, i64 0, i64 %i_cast1" [../../../../Downloads/WebModel.c:270]   --->   Operation 19 'getelementptr' 'sub_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.75ns)   --->   "%temp = load i64* %sub_addr, align 8" [../../../../Downloads/WebModel.c:270]   --->   Operation 20 'load' 'temp' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i64 %idx" [../../../../Downloads/WebModel.c:277]   --->   Operation 21 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 22 [1/2] (1.75ns)   --->   "%temp = load i64* %sub_addr, align 8" [../../../../Downloads/WebModel.c:270]   --->   Operation 22 'load' 'temp' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 23 [1/1] (1.35ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:271]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%temp1 = phi i64 [ %temp, %2 ], [ %temp_1, %4 ]"   --->   Operation 24 'phi' 'temp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%j_0_in = phi i64 [ %ndim_read, %2 ], [ %j, %4 ]"   --->   Operation 25 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (2.99ns)   --->   "%j = add i64 %j_0_in, -1" [../../../../Downloads/WebModel.c:271]   --->   Operation 26 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (2.34ns)   --->   "%tmp = icmp ugt i64 %j, %i_cast1" [../../../../Downloads/WebModel.c:271]   --->   Operation 27 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %5" [../../../../Downloads/WebModel.c:271]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shape_addr = getelementptr [5 x i64]* %shape, i64 0, i64 %j" [../../../../Downloads/WebModel.c:273]   --->   Operation 29 'getelementptr' 'shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (1.75ns)   --->   "%shape_load = load i64* %shape_addr, align 8" [../../../../Downloads/WebModel.c:273]   --->   Operation 30 'load' 'shape_load' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 31 [1/2] (1.75ns)   --->   "%shape_load = load i64* %shape_addr, align 8" [../../../../Downloads/WebModel.c:273]   --->   Operation 31 'load' 'shape_load' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 8.60>
ST_6 : Operation 32 [2/2] (8.60ns)   --->   "%temp_1 = mul i64 %shape_load, %temp1" [../../../../Downloads/WebModel.c:273]   --->   Operation 32 'mul' 'temp_1' <Predicate = (tmp)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.60>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [../../../../Downloads/WebModel.c:271]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:272]   --->   Operation 34 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (8.60ns)   --->   "%temp_1 = mul i64 %shape_load, %temp1" [../../../../Downloads/WebModel.c:273]   --->   Operation 35 'mul' 'temp_1' <Predicate = (tmp)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_1)" [../../../../Downloads/WebModel.c:274]   --->   Operation 36 'specregionend' 'empty' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "br label %3" [../../../../Downloads/WebModel.c:271]   --->   Operation 37 'br' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.99>
ST_8 : Operation 38 [1/1] (2.99ns)   --->   "%idx_1 = add i64 %temp1, %idx" [../../../../Downloads/WebModel.c:275]   --->   Operation 38 'add' 'idx_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:269]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ndim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ndim_read   (read           ) [ 001111111]
tmp_2       (trunc          ) [ 001111111]
StgValue_11 (br             ) [ 011111111]
idx         (phi            ) [ 001111111]
i           (phi            ) [ 001000000]
i_cast      (zext           ) [ 000000000]
exitcond    (icmp           ) [ 001111111]
i_1         (add            ) [ 011111111]
StgValue_17 (br             ) [ 000000000]
i_cast1     (zext           ) [ 000111110]
sub_addr    (getelementptr  ) [ 000100000]
StgValue_21 (ret            ) [ 000000000]
temp        (load           ) [ 001111111]
StgValue_23 (br             ) [ 001111111]
temp1       (phi            ) [ 000011111]
j_0_in      (phi            ) [ 000010000]
j           (add            ) [ 001111111]
tmp         (icmp           ) [ 001111111]
StgValue_28 (br             ) [ 000000000]
shape_addr  (getelementptr  ) [ 000001000]
shape_load  (load           ) [ 000011110]
tmp_1       (specregionbegin) [ 000000000]
StgValue_34 (specpipeline   ) [ 000000000]
temp_1      (mul            ) [ 001111111]
empty       (specregionend  ) [ 000000000]
StgValue_37 (br             ) [ 001111111]
idx_1       (add            ) [ 011111111]
StgValue_39 (br             ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shape">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ndim">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ndim"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="ndim_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ndim_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="sub_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="3" slack="0"/>
<pin id="42" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sub_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="3" slack="0"/>
<pin id="47" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="shape_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="64" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="64" slack="0"/>
<pin id="55" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shape_addr/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shape_load/4 "/>
</bind>
</comp>

<comp id="64" class="1005" name="idx_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="1"/>
<pin id="66" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="idx_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="1" slack="1"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="i_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="1"/>
<pin id="78" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="temp1_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="1"/>
<pin id="89" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp1 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp1_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="64" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp1/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="j_0_in_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="99" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_0_in_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="3"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="1"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_cast1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="2"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="0" index="1" bw="64" slack="2"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp_1/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="idx_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="1"/>
<pin id="149" dir="0" index="1" bw="64" slack="3"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/8 "/>
</bind>
</comp>

<comp id="153" class="1005" name="ndim_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="3"/>
<pin id="155" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ndim_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_2_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_cast1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2"/>
<pin id="173" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="sub_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="temp_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="195" class="1005" name="shape_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shape_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="shape_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shape_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="temp_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="idx_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="75"><net_src comp="68" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="96"><net_src comp="90" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="109"><net_src comp="32" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="80" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="80" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="80" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="134"><net_src comp="100" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="2"/><net_sink comp="51" pin=2"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="87" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="87" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="64" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="32" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="161"><net_src comp="106" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="169"><net_src comp="119" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="174"><net_src comp="125" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="179"><net_src comp="38" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="184"><net_src comp="45" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="189"><net_src comp="130" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="194"><net_src comp="137" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="51" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="203"><net_src comp="58" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="208"><net_src comp="142" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="213"><net_src comp="147" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: k2c_sub2idx : sub | {2 3 }
	Port: k2c_sub2idx : shape | {4 5 }
	Port: k2c_sub2idx : ndim | {1 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond : 2
		i_1 : 1
		StgValue_17 : 3
		i_cast1 : 1
		sub_addr : 2
		temp : 3
		StgValue_21 : 1
	State 3
	State 4
		j : 1
		tmp : 2
		StgValue_28 : 3
		shape_addr : 2
		shape_load : 3
	State 5
	State 6
	State 7
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_142      |    16   |   361   |   195   |
|----------|----------------------|---------|---------|---------|
|          |      i_1_fu_119      |    0    |    0    |    12   |
|    add   |       j_fu_130       |    0    |    0    |    71   |
|          |     idx_1_fu_147     |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_114   |    0    |    0    |    9    |
|          |      tmp_fu_137      |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   read   | ndim_read_read_fu_32 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_2_fu_106     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |     i_cast_fu_110    |    0    |    0    |    0    |
|          |    i_cast1_fu_125    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    16   |   361   |   387   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_166   |    3   |
|  i_cast1_reg_171 |   64   |
|     i_reg_76     |    3   |
|   idx_1_reg_210  |   64   |
|    idx_reg_64    |   64   |
|   j_0_in_reg_97  |   64   |
|     j_reg_186    |   64   |
| ndim_read_reg_153|   64   |
|shape_addr_reg_195|    3   |
|shape_load_reg_200|   64   |
| sub_addr_reg_176 |    3   |
|   temp1_reg_87   |   64   |
|  temp_1_reg_205  |   64   |
|   temp_reg_181   |   64   |
|   tmp_2_reg_158  |    4   |
|    tmp_reg_191   |    1   |
+------------------+--------+
|       Total      |   657  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_58 |  p0  |   2  |   3  |    6   ||    9    |
|    idx_reg_64    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||   4.05  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   361  |   387  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   657  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    4   |  1018  |   414  |
+-----------+--------+--------+--------+--------+
