Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 02:26:29 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                       Path #1                                                                                       |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                                                               6.250 |                                                                                                                   6.250 |
| Path Delay                |               1.612 |                                                                                                                                                                              21.039 |                                                                                                                  12.067 |
| Logic Delay               | 0.096(6%)           | 3.655(18%)                                                                                                                                                                          | 2.382(20%)                                                                                                              |
| Net Delay                 | 1.516(94%)          | 17.384(82%)                                                                                                                                                                         | 9.685(80%)                                                                                                              |
| Clock Skew                |              -0.113 |                                                                                                                                                                               0.273 |                                                                                                                  -0.460 |
| Slack                     |               4.517 |                                                                                                                                                                             -14.524 |                                                                                                                  -6.285 |
| Timing Exception          |                     |                                                                                                                                                                                     |                                                                                                                         |
| Bounding Box Size         | 0% x 0%             | 10% x 5%                                                                                                                                                                            | 18% x 5%                                                                                                                |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                 248 |                                                                                                                     123 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                                                                  34 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                                                                  34 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT3 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                                                                            | clk_user                                                                                                                |
| End Point Clock           | clk_user            | clk_user                                                                                                                                                                            | clk_user                                                                                                                |
| DSP Block                 | None                | None                                                                                                                                                                                | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                                                                | None                                                                                                                    |
| IO Crossings              |                   3 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                                                                  51 |                                                                                                                      15 |
| Dont Touch                |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                                                                   0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[149]/C   | muon_cand_9.pt[1]/C                                                                                                                                                                 | sector_ret_11029/C                                                                                                      |
| End Point Pin             | muon_cand_9.pt[1]/D | sector_ret_11029/D                                                                                                                                                                  | roi_ret_5104/D                                                                                                          |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                       Path #2                                                                                       |                                                                          WorstPath from Dst                                                                          |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                              20.737 |                                                                                                                                                               16.400 |
| Logic Delay               | 0.093(8%)            | 3.550(18%)                                                                                                                                                                          | 3.775(24%)                                                                                                                                                           |
| Net Delay                 | 1.075(92%)           | 17.187(82%)                                                                                                                                                                         | 12.625(76%)                                                                                                                                                          |
| Clock Skew                |               -0.140 |                                                                                                                                                                               0.032 |                                                                                                                                                               -0.188 |
| Slack                     |                4.934 |                                                                                                                                                                             -14.464 |                                                                                                                                                              -10.346 |
| Timing Exception          |                      |                                                                                                                                                                                     |                                                                                                                                                                      |
| Bounding Box Size         | 8% x 0%              | 5% x 6%                                                                                                                                                                             | 18% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                 237 |                                                                                                                                                                  185 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Fixed Route               |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                         |
| Logic Levels              |                    0 |                                                                                                                                                                                  34 |                                                                                                                                                                   31 |
| Routes                    |                    1 |                                                                                                                                                                                  34 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                             |
| DSP Block                 | None                 | None                                                                                                                                                                                | None                                                                                                                                                                 |
| BRAM                      | None                 | None                                                                                                                                                                                | None                                                                                                                                                                 |
| IO Crossings              |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| PBlocks                   |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| High Fanout               |                    1 |                                                                                                                                                                                  42 |                                                                                                                                                                   15 |
| Dont Touch                |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Mark Debug                |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                                | pt_ret_5413/C                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt[1]/D | pt_ret_5413/D                                                                                                                                                                       | sector_ret_19077/D                                                                                                                                                   |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                          Path #3                                                                                         |                                                                     WorstPath from Dst                                                                     |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                      6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                                   20.822 |                                                                                                                                                     13.918 |
| Logic Delay               | 0.093(8%)            | 3.550(18%)                                                                                                                                                                               | 3.295(24%)                                                                                                                                                 |
| Net Delay                 | 1.075(92%)           | 17.272(82%)                                                                                                                                                                              | 10.623(76%)                                                                                                                                                |
| Clock Skew                |               -0.140 |                                                                                                                                                                                    0.124 |                                                                                                                                                     -0.290 |
| Slack                     |                4.934 |                                                                                                                                                                                  -14.456 |                                                                                                                                                     -7.966 |
| Timing Exception          |                      |                                                                                                                                                                                          |                                                                                                                                                            |
| Bounding Box Size         | 8% x 0%              | 5% x 6%                                                                                                                                                                                  | 15% x 6%                                                                                                                                                   |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                   | (1, 1)                                                                                                                                                     |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                      240 |                                                                                                                                                        160 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Fixed Route               |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                               |
| Logic Levels              |                    0 |                                                                                                                                                                                       35 |                                                                                                                                                         29 |
| Routes                    |                    1 |                                                                                                                                                                                       35 |                                                                                                                                                         29 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                   |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                   |
| DSP Block                 | None                 | None                                                                                                                                                                                     | None                                                                                                                                                       |
| BRAM                      | None                 | None                                                                                                                                                                                     | None                                                                                                                                                       |
| IO Crossings              |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| PBlocks                   |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| High Fanout               |                    1 |                                                                                                                                                                                       42 |                                                                                                                                                         16 |
| Dont Touch                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Mark Debug                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                                     | sector_ret_14677/C                                                                                                                                         |
| End Point Pin             | muon_cand_11.pt[1]/D | sector_ret_14677/D                                                                                                                                                                       | sector_ret_19077/D                                                                                                                                         |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                          Path #4                                                                                         |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                                   20.575 |                                                                                                                                                                              16.440 |
| Logic Delay               | 0.093(8%)            | 3.466(17%)                                                                                                                                                                               | 4.246(26%)                                                                                                                                                                          |
| Net Delay                 | 1.075(92%)           | 17.109(83%)                                                                                                                                                                              | 12.194(74%)                                                                                                                                                                         |
| Clock Skew                |               -0.140 |                                                                                                                                                                                   -0.114 |                                                                                                                                                                              -0.013 |
| Slack                     |                4.934 |                                                                                                                                                                                  -14.448 |                                                                                                                                                                             -10.211 |
| Timing Exception          |                      |                                                                                                                                                                                          |                                                                                                                                                                                     |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                                  | 16% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                   | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                      240 |                                                                                                                                                                                 192 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                       42 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                                     | sector_ret_16379/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_11.pt[1]/D | sector_ret_16379/D                                                                                                                                                                       | sr_2_15.sector_ret_65/D                                                                                                                                                             |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #5                                                                                  |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                    20.591 |                                                                                                                                                                                        17.131 |
| Logic Delay               | 0.093(8%)            | 3.380(17%)                                                                                                                                                                | 3.988(24%)                                                                                                                                                                                    |
| Net Delay                 | 1.075(92%)           | 17.211(83%)                                                                                                                                                               | 13.143(76%)                                                                                                                                                                                   |
| Clock Skew                |               -0.140 |                                                                                                                                                                    -0.090 |                                                                                                                                                                                        -0.041 |
| Slack                     |                4.934 |                                                                                                                                                                   -14.439 |                                                                                                                                                                                       -10.930 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                               |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                   | 14% x 5%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                                                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       246 |                                                                                                                                                                                           192 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                            36 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                      |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                          |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                          |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| High Fanout               |                    1 |                                                                                                                                                                        42 |                                                                                                                                                                                            16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                      | roi_ret_4864/C                                                                                                                                                                                |
| End Point Pin             | muon_cand_11.pt[1]/D | roi_ret_4864/D                                                                                                                                                            | roi_ret_5104/D                                                                                                                                                                                |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #6                                                                                  |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                    20.654 |                                                                                                                                                                         17.040 |
| Logic Delay               | 0.093(8%)            | 3.413(17%)                                                                                                                                                                | 4.131(25%)                                                                                                                                                                     |
| Net Delay                 | 1.075(92%)           | 17.241(83%)                                                                                                                                                               | 12.909(75%)                                                                                                                                                                    |
| Clock Skew                |               -0.140 |                                                                                                                                                                     0.037 |                                                                                                                                                                         -0.193 |
| Slack                     |                4.934 |                                                                                                                                                                   -14.376 |                                                                                                                                                                        -10.991 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                   | 18% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       246 |                                                                                                                                                                            188 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                       |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                       |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                        42 |                                                                                                                                                                             15 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                      | roi_ret_4552/C                                                                                                                                                                 |
| End Point Pin             | muon_cand_11.pt[1]/D | roi_ret_4552/D                                                                                                                                                            | sector_ret_19077/D                                                                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                       Path #7                                                                                       |                                                                          WorstPath from Dst                                                                          |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                              20.487 |                                                                                                                                                               16.375 |
| Logic Delay               | 0.093(8%)            | 3.691(19%)                                                                                                                                                                          | 4.027(25%)                                                                                                                                                           |
| Net Delay                 | 1.075(92%)           | 16.796(81%)                                                                                                                                                                         | 12.348(75%)                                                                                                                                                          |
| Clock Skew                |               -0.140 |                                                                                                                                                                              -0.112 |                                                                                                                                                               -0.016 |
| Slack                     |                4.934 |                                                                                                                                                                             -14.358 |                                                                                                                                                              -10.149 |
| Timing Exception          |                      |                                                                                                                                                                                     |                                                                                                                                                                      |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                             | 19% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                              | (1, 1)                                                                                                                                                               |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                 240 |                                                                                                                                                                  171 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Fixed Route               |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                         |
| Logic Levels              |                    0 |                                                                                                                                                                                  34 |                                                                                                                                                                   31 |
| Routes                    |                    1 |                                                                                                                                                                                  34 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                             |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                             |
| DSP Block                 | None                 | None                                                                                                                                                                                | None                                                                                                                                                                 |
| BRAM                      | None                 | None                                                                                                                                                                                | None                                                                                                                                                                 |
| IO Crossings              |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| PBlocks                   |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| High Fanout               |                    1 |                                                                                                                                                                                  42 |                                                                                                                                                                   15 |
| Dont Touch                |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Mark Debug                |                    0 |                                                                                                                                                                                   0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                                | pt_ret_5369/C                                                                                                                                                        |
| End Point Pin             | muon_cand_11.pt[1]/D | pt_ret_5369/D                                                                                                                                                                       | pt_ret_5743/D                                                                                                                                                        |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                          Path #8                                                                                         |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                                   20.482 |                                                                                                                                                                              16.742 |
| Logic Delay               | 0.093(8%)            | 3.416(17%)                                                                                                                                                                               | 3.942(24%)                                                                                                                                                                          |
| Net Delay                 | 1.075(92%)           | 17.066(83%)                                                                                                                                                                              | 12.800(76%)                                                                                                                                                                         |
| Clock Skew                |               -0.140 |                                                                                                                                                                                   -0.116 |                                                                                                                                                                              -0.002 |
| Slack                     |                4.934 |                                                                                                                                                                                  -14.357 |                                                                                                                                                                             -10.502 |
| Timing Exception          |                      |                                                                                                                                                                                          |                                                                                                                                                                                     |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                                  | 18% x 6%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                   | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                      242 |                                                                                                                                                                                 209 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                       35 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                                 | clk_user                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                                       42 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                                     | sector_ret_17416/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_11.pt[1]/D | sector_ret_17416/D                                                                                                                                                                       | sector_ret_19077/D                                                                                                                                                                  |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #9                                                                                  |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                    20.490 |                                                                                                                                                                              17.201 |
| Logic Delay               | 0.093(8%)            | 3.294(17%)                                                                                                                                                                | 4.058(24%)                                                                                                                                                                          |
| Net Delay                 | 1.075(92%)           | 17.196(83%)                                                                                                                                                               | 13.143(76%)                                                                                                                                                                         |
| Clock Skew                |               -0.140 |                                                                                                                                                                    -0.090 |                                                                                                                                                                              -0.047 |
| Slack                     |                4.934 |                                                                                                                                                                   -14.338 |                                                                                                                                                                             -11.006 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                                     |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                   | 15% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       246 |                                                                                                                                                                                 195 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                        42 |                                                                                                                                                                                  16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                      | pt_ret_4728/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_11.pt[1]/D | pt_ret_4728/D                                                                                                                                                             | sr_2_15.sector_ret_65/D                                                                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                  Path #10                                                                                 |                                                                        WorstPath from Dst                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                     6.250 |                                                                                                                                                           6.250 |
| Path Delay                |                1.168 |                                                                                                                                                                    20.417 |                                                                                                                                                          16.546 |
| Logic Delay               | 0.093(8%)            | 3.486(18%)                                                                                                                                                                | 3.422(21%)                                                                                                                                                      |
| Net Delay                 | 1.075(92%)           | 16.931(82%)                                                                                                                                                               | 13.124(79%)                                                                                                                                                     |
| Clock Skew                |               -0.140 |                                                                                                                                                                    -0.111 |                                                                                                                                                          -0.005 |
| Slack                     |                4.934 |                                                                                                                                                                   -14.287 |                                                                                                                                                         -10.309 |
| Timing Exception          |                      |                                                                                                                                                                           |                                                                                                                                                                 |
| Bounding Box Size         | 8% x 0%              | 6% x 6%                                                                                                                                                                   | 18% x 5%                                                                                                                                                        |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                    | (1, 1)                                                                                                                                                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                                       241 |                                                                                                                                                             182 |
| Fixed Loc                 |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| Fixed Route               |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                    |
| Logic Levels              |                    0 |                                                                                                                                                                        32 |                                                                                                                                                              30 |
| Routes                    |                    1 |                                                                                                                                                                        32 |                                                                                                                                                              30 |
| Logical Path              | FDRE FDRE            | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                        |
| End Point Clock           | clk_user             | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                        |
| DSP Block                 | None                 | None                                                                                                                                                                      | None                                                                                                                                                            |
| BRAM                      | None                 | None                                                                                                                                                                      | None                                                                                                                                                            |
| IO Crossings              |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| PBlocks                   |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| High Fanout               |                    1 |                                                                                                                                                                        42 |                                                                                                                                                              16 |
| Dont Touch                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| Mark Debug                |                    0 |                                                                                                                                                                         0 |                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_15[181]/C    | muon_cand_11.pt[1]/C                                                                                                                                                      | sector_ret_16748/C                                                                                                                                              |
| End Point Pin             | muon_cand_11.pt[1]/D | sector_ret_16748/D                                                                                                                                                        | sector_ret_19077/D                                                                                                                                              |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 26 | 27 | 28 |  29 |  30 |  31 |  32 |  33 |  34 | 35 | 36 | 37 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+-----+----+----+----+
| clk_user        | 6.250ns     |  7 | 45 | 69 | 127 | 135 | 133 | 164 | 139 | 118 | 46 | 10 |  7 |
+-----------------+-------------+----+----+----+-----+-----+-----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


