{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692264871116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692264871120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 17:34:31 2023 " "Processing started: Thu Aug 17 17:34:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692264871120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264871120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264871120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692264871363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692264871363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/data_cail.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/data_cail.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cail " "Found entity 1: data_cail" {  } { { "../rtl/data_cail.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606_tb " "Found entity 1: ad7606_tb" {  } { { "../testbench/ad7606_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad7606_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ad_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ad_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_fifo " "Found entity 1: ad_fifo" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/short_to_float.v 10 10 " "Found 10 design units, including 10 entities, in source file ip/short_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_to_float_altbarrel_shift_uvf " "Found entity 1: short_to_float_altbarrel_shift_uvf" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "2 short_to_float_altpriority_encoder_3v7 " "Found entity 2: short_to_float_altpriority_encoder_3v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "3 short_to_float_altpriority_encoder_3e8 " "Found entity 3: short_to_float_altpriority_encoder_3e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "4 short_to_float_altpriority_encoder_6v7 " "Found entity 4: short_to_float_altpriority_encoder_6v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "5 short_to_float_altpriority_encoder_6e8 " "Found entity 5: short_to_float_altpriority_encoder_6e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "6 short_to_float_altpriority_encoder_bv7 " "Found entity 6: short_to_float_altpriority_encoder_bv7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "7 short_to_float_altpriority_encoder_be8 " "Found entity 7: short_to_float_altpriority_encoder_be8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "8 short_to_float_altpriority_encoder_rb6 " "Found entity 8: short_to_float_altpriority_encoder_rb6" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "9 short_to_float_altfp_convert_p1n " "Found entity 9: short_to_float_altfp_convert_p1n" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""} { "Info" "ISGN_ENTITY_NAME" "10 short_to_float " "Found entity 10: short_to_float" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_trn " "Found entity 1: mult_altfp_mult_trn" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877207 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_data_proc_tb " "Found entity 1: ad_data_proc_tb" {  } { { "../testbench/ad_data_proc_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top " "Found entity 1: ad_control_top" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top_tb " "Found entity 1: ad_control_top_tb" {  } { { "../testbench/ad_control_top_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad_control_top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad_control_top " "Elaborating entity \"ad_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692264877269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:ad7606 " "Elaborating entity \"ad7606\" for hierarchy \"ad7606:ad7606\"" {  } { { "../rtl/ad_control_top.v" "ad7606" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_dly2 ad7606.v(28) " "Verilog HDL or VHDL warning at ad7606.v(28): object \"busy_dly2\" assigned a value but never read" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692264877277 "|ad7606"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_fifo ad7606:ad7606\|ad_fifo:ad_fifo " "Elaborating entity \"ad_fifo\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\"" {  } { { "../rtl/ad7606.v" "ad_fifo" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "dcfifo_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877514 ""}  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264877514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3dj1 " "Found entity 1: dcfifo_3dj1" {  } { { "db/dcfifo_3dj1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3dj1 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated " "Elaborating entity \"dcfifo_3dj1\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sgb " "Found entity 1: a_gray2bin_sgb" {  } { { "db/a_gray2bin_sgb.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_sgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sgb ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_gray2bin_sgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sgb\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_gray2bin_sgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3dj1.tdf" "rdptr_g_gray2bin" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Elaborating entity \"a_graycounter_r57\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_3dj1.tdf" "rdptr_g1p" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_3dj1.tdf" "wrptr_g1p" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o41 " "Found entity 1: altsyncram_9o41" {  } { { "db/altsyncram_9o41.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_9o41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9o41 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|altsyncram_9o41:fifo_ram " "Elaborating entity \"altsyncram_9o41\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|altsyncram_9o41:fifo_ram\"" {  } { { "db/dcfifo_3dj1.tdf" "fifo_ram" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|dffpipe_ed9:rs_brp " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|dffpipe_ed9:rs_brp\"" {  } { { "db/dcfifo_3dj1.tdf" "rs_brp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_3dj1.tdf" "rs_dgwp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe13 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe13" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_3dj1.tdf" "ws_dgrp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe16 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe16" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|cmpr_d66:rdempty_eq_comp " "Elaborating entity \"cmpr_d66\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|cmpr_d66:rdempty_eq_comp\"" {  } { { "db/dcfifo_3dj1.tdf" "rdempty_eq_comp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cail data_cail:data_cail " "Elaborating entity \"data_cail\" for hierarchy \"data_cail:data_cail\"" {  } { { "../rtl/ad_control_top.v" "data_cail" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 data_cail.v(22) " "Verilog HDL assignment warning at data_cail.v(22): truncated value with size 17 to match size of target (16)" {  } { { "../rtl/data_cail.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692264877769 "|data_cail"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float data_cail:data_cail\|short_to_float:short_to_float " "Elaborating entity \"short_to_float\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\"" {  } { { "../rtl/data_cail.v" "short_to_float" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altfp_convert_p1n data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component " "Elaborating entity \"short_to_float_altfp_convert_p1n\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\"" {  } { { "ip/short_to_float.v" "short_to_float_altfp_convert_p1n_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altbarrel_shift_uvf data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5 " "Elaborating entity \"short_to_float_altbarrel_shift_uvf\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\"" {  } { { "ip/short_to_float.v" "altbarrel_shift5" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_rb6 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"short_to_float_altpriority_encoder_rb6\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "ip/short_to_float.v" "altpriority_encoder2" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_bv7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"short_to_float_altpriority_encoder_bv7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "ip/short_to_float.v" "altpriority_encoder6" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6v7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"short_to_float_altpriority_encoder_6v7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "ip/short_to_float.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3v7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"short_to_float_altpriority_encoder_3v7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "ip/short_to_float.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3e8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"short_to_float_altpriority_encoder_3e8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "ip/short_to_float.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6e8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"short_to_float_altpriority_encoder_6e8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "ip/short_to_float.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_be8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"short_to_float_altpriority_encoder_be8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "ip/short_to_float.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "add_sub1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877911 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264877911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_71f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_71f " "Found entity 1: add_sub_71f" {  } { { "db/add_sub_71f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_71f data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated " "Elaborating entity \"add_sub_71f\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "add_sub3" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264877956 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264877956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0f " "Found entity 1: add_sub_q0f" {  } { { "db/add_sub_q0f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264877993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264877993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0f data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated " "Elaborating entity \"add_sub_q0f\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264877994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "cmpr4" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878012 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult data_cail:data_cail\|mult:mult " "Elaborating entity \"mult\" for hierarchy \"data_cail:data_cail\|mult:mult\"" {  } { { "../rtl/data_cail.v" "mult" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_altfp_mult_trn data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component " "Elaborating entity \"mult_altfp_mult_trn\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\"" {  } { { "ip/mult.v" "mult_altfp_mult_trn_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "exp_add_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878069 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oge " "Found entity 1: add_sub_oge" {  } { { "db/add_sub_oge.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oge data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated " "Elaborating entity \"add_sub_oge\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "exp_adj_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878112 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2sa " "Found entity 1: add_sub_2sa" {  } { { "db/add_sub_2sa.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2sa data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated " "Elaborating entity \"add_sub_2sa\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "exp_bias_subtr" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878155 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "man_round_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878197 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "man_product2_mult" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878257 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878297 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1692264878499 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1692264878499 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692264878654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692264878654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692264878654 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692264878654 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692264878654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692264878654 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692264878654 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692264878654 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692264878654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878741 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4m " "Found entity 1: shift_taps_v4m" {  } { { "db/shift_taps_v4m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264878919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692264878919 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692264878919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_c6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l31 " "Found entity 1: altsyncram_3l31" {  } { { "db/altsyncram_3l31.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_3l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264878994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264878994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264879031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264879031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264879068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264879068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692264879105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264879105 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1692264879253 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 39 -1 0 } } { "db/a_graycounter_r57.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf" 32 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf" 42 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf" 32 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692264879269 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692264879269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692264879437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692264879756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692264880021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692264880021 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy " "No output dependent on input pin \"busy\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692264880085 "|ad_control_top|busy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692264880085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "641 " "Implemented 641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692264880086 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692264880086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "539 " "Implemented 539 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692264880086 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692264880086 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1692264880086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692264880086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692264880102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 17:34:40 2023 " "Processing ended: Thu Aug 17 17:34:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692264880102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692264880102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692264880102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692264880102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1692264881160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692264881164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 17:34:40 2023 " "Processing started: Thu Aug 17 17:34:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692264881164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1692264881164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1692264881164 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1692264881229 ""}
{ "Info" "0" "" "Project  = ad7606" {  } {  } 0 0 "Project  = ad7606" 0 0 "Fitter" 0 0 1692264881229 ""}
{ "Info" "0" "" "Revision = ad7606" {  } {  } 0 0 "Revision = ad7606" 0 0 "Fitter" 0 0 1692264881229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1692264881279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692264881280 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad7606 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ad7606\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692264881294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692264881329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692264881329 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692264881411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692264881714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692264881714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692264881714 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1692264881714 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692264881716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692264881716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692264881716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692264881716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692264881716 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1692264881716 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1692264881717 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1692264881730 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1692264881911 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3dj1 " "Entity dcfifo_3dj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692264882067 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692264882067 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692264882067 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1692264882067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad7606.sdc " "Synopsys Design Constraints File file not found: 'ad7606.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1692264882071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1692264882071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1692264882077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1692264882077 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1692264882078 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692264882134 ""}  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692264882134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad7606:ad7606\|clk_25m  " "Automatically promoted node ad7606:ad7606\|clk_25m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692264882134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad7606:ad7606\|clk_adc~0 " "Destination node ad7606:ad7606\|clk_adc~0" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692264882134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad7606:ad7606\|clk_25m~0 " "Destination node ad7606:ad7606\|clk_25m~0" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692264882134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692264882134 ""}  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692264882134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692264882134 ""}  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 0 { 0 ""} 0 1921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692264882134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692264882312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692264882313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692264882313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692264882315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692264882317 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692264882318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692264882343 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1692264882344 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692264882344 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "52 unused 2.5V 17 35 0 " "Number of I/O pins in group: 52 (unused VREF, 2.5V VCCIO, 17 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1692264882346 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1692264882346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1692264882346 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1692264882347 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1692264882347 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1692264882347 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692264882750 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1692264882753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1692264883128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692264883223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1692264883237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1692264885907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692264885908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1692264886131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "H:/FPGA/cyclone source/09_ad7606/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1692264886568 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1692264886568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1692264886913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1692264886913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692264886916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1692264887014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692264887024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692264887153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692264887153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692264887307 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692264887608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/09_ad7606/prj/output_files/ad7606.fit.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/09_ad7606/prj/output_files/ad7606.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1692264887841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6517 " "Peak virtual memory: 6517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692264888128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 17:34:48 2023 " "Processing ended: Thu Aug 17 17:34:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692264888128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692264888128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692264888128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692264888128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1692264889063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692264889067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 17:34:48 2023 " "Processing started: Thu Aug 17 17:34:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692264889067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1692264889067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1692264889067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1692264889255 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1692264889485 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1692264889496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692264889593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 17:34:49 2023 " "Processing ended: Thu Aug 17 17:34:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692264889593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692264889593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692264889593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1692264889593 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1692264890190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1692264890638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692264890642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 17:34:50 2023 " "Processing started: Thu Aug 17 17:34:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692264890642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1692264890642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ad7606 -c ad7606 " "Command: quartus_sta ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1692264890642 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1692264890711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1692264890833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1692264890833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264890868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264890868 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3dj1 " "Entity dcfifo_3dj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692264890997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1692264890997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1692264890997 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1692264890997 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad7606.sdc " "Synopsys Design Constraints File file not found: 'ad7606.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1692264891000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ad7606:ad7606\|clk_25m ad7606:ad7606\|clk_25m " "create_clock -period 1.000 -name ad7606:ad7606\|clk_25m ad7606:ad7606\|clk_25m" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692264891001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692264891001 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891004 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1692264891005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1692264891011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692264891047 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692264891047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.933 " "Worst-case setup slack is -5.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.933           -1394.061 clk  " "   -5.933           -1394.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932             -84.389 ad7606:ad7606\|clk_25m  " "   -2.932             -84.389 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ad7606:ad7606\|clk_25m  " "    0.453               0.000 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692264891052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692264891053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -575.324 clk  " "   -3.201            -575.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -89.901 ad7606:ad7606\|clk_25m  " "   -3.201             -89.901 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891055 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692264891083 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891083 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692264891086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1692264891103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1692264891286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692264891348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692264891348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.226 " "Worst-case setup slack is -5.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.226           -1255.293 clk  " "   -5.226           -1255.293 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -74.958 ad7606:ad7606\|clk_25m  " "   -2.623             -74.958 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ad7606:ad7606\|clk_25m  " "    0.403               0.000 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692264891355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692264891357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -575.324 clk  " "   -3.201            -575.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -89.901 ad7606:ad7606\|clk_25m  " "   -3.201             -89.901 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891359 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692264891392 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891392 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692264891395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692264891492 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692264891492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.941 " "Worst-case setup slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941            -389.307 clk  " "   -1.941            -389.307 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704             -13.112 ad7606:ad7606\|clk_25m  " "   -0.704             -13.112 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ad7606:ad7606\|clk_25m  " "    0.185               0.000 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692264891502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692264891504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -384.292 clk  " "   -3.000            -384.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 ad7606:ad7606\|clk_25m  " "   -1.000             -57.000 ad7606:ad7606\|clk_25m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692264891506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692264891506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692264891540 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692264891540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692264891816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692264891816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692264891866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 17:34:51 2023 " "Processing ended: Thu Aug 17 17:34:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692264891866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692264891866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692264891866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1692264891866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1692264892813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692264892817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 17:34:52 2023 " "Processing started: Thu Aug 17 17:34:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692264892817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1692264892817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1692264892817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1692264893110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_8_1200mv_85c_slow.vo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_8_1200mv_85c_slow.vo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893273 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_8_1200mv_0c_slow.vo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_8_1200mv_0c_slow.vo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893348 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_min_1200mv_0c_fast.vo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_min_1200mv_0c_fast.vo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606.vo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606.vo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_8_1200mv_85c_v_slow.sdo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_8_1200mv_85c_v_slow.sdo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_8_1200mv_0c_v_slow.sdo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_8_1200mv_0c_v_slow.sdo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_min_1200mv_0c_v_fast.sdo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_min_1200mv_0c_v_fast.sdo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ad7606_v.sdo H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/ simulation " "Generated file ad7606_v.sdo in folder \"H:/FPGA/cyclone source/09_ad7606/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692264893735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692264893763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 17:34:53 2023 " "Processing ended: Thu Aug 17 17:34:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692264893763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692264893763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692264893763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1692264893763 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1692264894358 ""}
