#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 27 00:26:20 2022
# Process ID: 13184
# Current directory: D:/data/logic_design_lab/labs/lab1/lab1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6304 D:\data\logic_design_lab\labs\lab1\lab1_2\lab1_2.xpr
# Log file: D:/data/logic_design_lab/labs/lab1/lab1_2/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab1/lab1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/data/logic_design_lab/labs/temp/lab1_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 904.742 ; gain = 209.625
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 27 00:27:02 2022...
ching behavioral simulation in 'D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab1_2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab1_2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/lab1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'full_adder' [D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/full_adder.v:23]
INFO: [VRFC 10-311] analyzing module lab1_2
INFO: [VRFC 10-2458] undeclared symbol C_OUT_2, assumed default net type wire [D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/lab1_2.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sim_1/new/lab1_2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim'
"xelab -wto a0f0f3c82a7f493bb044d55c43ed641c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_2_test_behav xil_defaultlib.lab1_2_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a0f0f3c82a7f493bb044d55c43ed641c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1_2_test_behav xil_defaultlib.lab1_2_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.lab1_2
Compiling module xil_defaultlib.lab1_2_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1_2_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab1_2_test_behav -key {Behavioral:sim_1:Functional:lab1_2_test} -tclbatch {lab1_2_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source lab1_2_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_2_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 946.320 ; gain = 26.133
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 27 00:27:23 2022...
