Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder_isim_beh.exe -prj C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder_beh.prj work.tb_fpadder work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/1bit_adder.v" into library work
Analyzing Verilog file "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fp16multiplier.v" into library work
Analyzing Verilog file "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fp16adder.v" into library work
WARNING:HDLCompiler:327 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fp16adder.v" Line 112: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" into library work
WARNING:HDLCompiler:687 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 166: Illegal redeclaration of module <RCA>.
WARNING:HDLCompiler:687 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 199: Illegal redeclaration of module <G_Cell>.
WARNING:HDLCompiler:687 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 208: Illegal redeclaration of module <full_adder>.
WARNING:HDLCompiler:687 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 219: Illegal redeclaration of module <encoder_add>.
Analyzing Verilog file "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 47: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 48: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 50: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 51: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 53: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 54: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 56: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 57: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 59: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 60: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 62: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 63: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 65: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 66: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 68: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 69: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 71: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 72: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 74: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder.v" Line 75: Constant value is truncated to fit in <16> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 63: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 63: Size mismatch in connection of port <A>. Formal port size is 6-bit while actual signal size is 37-bit.
WARNING:HDLCompiler:327 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 89: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 90: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 89: Size mismatch in connection of port <A>. Formal port size is 12-bit while actual signal size is 43-bit.
WARNING:HDLCompiler:189 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 90: Size mismatch in connection of port <A>. Formal port size is 12-bit while actual signal size is 43-bit.
WARNING:HDLCompiler:189 - "C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/fpadder.v" Line 127: Size mismatch in connection of port <A>. Formal port size is 12-bit while actual signal size is 5-bit.
Completed static elaboration
Compiling module encoder_add
Compiling module G_Cell
Compiling module RCA(bw=6)
Compiling module RCA(bw=5)
Compiling module compshift
Compiling module RCA(bw=12)
Compiling module mantissa
Compiling module RCA_copy1
Compiling module normalization
Compiling module fpadder
Compiling module tb_fpadder
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 지정된 경로를 찾을 수 없습니다, "isim\tb_fpadder_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable C:/Users/wonbi/Documents/GitHub/dld_assigns/float_MAC/tb_fpadder_isim_beh.exe
Fuse Memory Usage: 30780 KB
Fuse CPU Usage: 437 ms
