<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-sh.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-sh.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH SPI bus driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * Based on pxa2xx_spi.c:</span>
<span class="cm"> * Copyright (C) 2005 Stephen Street / StreetFire Sound Labs</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/workqueue.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>

<span class="cp">#define SPI_SH_TBR		0x00</span>
<span class="cp">#define SPI_SH_RBR		0x00</span>
<span class="cp">#define SPI_SH_CR1		0x08</span>
<span class="cp">#define SPI_SH_CR2		0x10</span>
<span class="cp">#define SPI_SH_CR3		0x18</span>
<span class="cp">#define SPI_SH_CR4		0x20</span>
<span class="cp">#define SPI_SH_CR5		0x28</span>

<span class="cm">/* CR1 */</span>
<span class="cp">#define SPI_SH_TBE		0x80</span>
<span class="cp">#define SPI_SH_TBF		0x40</span>
<span class="cp">#define SPI_SH_RBE		0x20</span>
<span class="cp">#define SPI_SH_RBF		0x10</span>
<span class="cp">#define SPI_SH_PFONRD		0x08</span>
<span class="cp">#define SPI_SH_SSDB		0x04</span>
<span class="cp">#define SPI_SH_SSD		0x02</span>
<span class="cp">#define SPI_SH_SSA		0x01</span>

<span class="cm">/* CR2 */</span>
<span class="cp">#define SPI_SH_RSTF		0x80</span>
<span class="cp">#define SPI_SH_LOOPBK		0x40</span>
<span class="cp">#define SPI_SH_CPOL		0x20</span>
<span class="cp">#define SPI_SH_CPHA		0x10</span>
<span class="cp">#define SPI_SH_L1M0		0x08</span>

<span class="cm">/* CR3 */</span>
<span class="cp">#define SPI_SH_MAX_BYTE		0xFF</span>

<span class="cm">/* CR4 */</span>
<span class="cp">#define SPI_SH_TBEI		0x80</span>
<span class="cp">#define SPI_SH_TBFI		0x40</span>
<span class="cp">#define SPI_SH_RBEI		0x20</span>
<span class="cp">#define SPI_SH_RBFI		0x10</span>
<span class="cp">#define SPI_SH_WPABRT		0x04</span>
<span class="cp">#define SPI_SH_SSS		0x01</span>

<span class="cm">/* CR8 */</span>
<span class="cp">#define SPI_SH_P1L0		0x80</span>
<span class="cp">#define SPI_SH_PP1L0		0x40</span>
<span class="cp">#define SPI_SH_MUXI		0x20</span>
<span class="cp">#define SPI_SH_MUXIRQ		0x10</span>

<span class="cp">#define SPI_SH_FIFO_SIZE	32</span>
<span class="cp">#define SPI_SH_SEND_TIMEOUT	(3 * HZ)</span>
<span class="cp">#define SPI_SH_RECEIVE_TIMEOUT	(HZ &gt;&gt; 3)</span>

<span class="cp">#undef DEBUG</span>

<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">workqueue_struct</span> <span class="o">*</span><span class="n">workqueue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">ws</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cr1</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span> <span class="n">wait</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">width</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sh_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">iowrite8</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">spi_sh_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sh_set_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sh_clear_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">val</span><span class="p">;</span>
	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clear_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_RSTF</span><span class="p">,</span> <span class="n">SPI_SH_CR2</span><span class="p">);</span>
	<span class="n">spi_sh_clear_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_RSTF</span><span class="p">,</span> <span class="n">SPI_SH_CR2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sh_wait_receive_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">100000</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SPI_SH_RBE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span><span class="o">--</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sh_wait_write_buffer_empty</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">100000</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span><span class="o">--</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sh_send</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">mesg</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">remain</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cur_len</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span>
		<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">remain</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cur_len</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">SPI_SH_FIFO_SIZE</span><span class="p">,</span> <span class="n">remain</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cur_len</span> <span class="o">&amp;&amp;</span>
				<span class="o">!</span><span class="p">(</span><span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">)</span> <span class="o">&amp;</span>
							<span class="n">SPI_SH_WPABRT</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
				<span class="o">!</span><span class="p">(</span><span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBF</span><span class="p">);</span>
				<span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">SPI_SH_TBR</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SPI_SH_WPABRT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Abort SPI operation */</span>
			<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_WPABRT</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">);</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">cur_len</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">remain</span> <span class="o">-=</span> <span class="n">cur_len</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="n">cur_len</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">remain</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SPI_SH_TBE</span><span class="p">;</span>
			<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_TBE</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_timeout</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">,</span>
						 <span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBE</span><span class="p">,</span>
						 <span class="n">SPI_SH_SEND_TIMEOUT</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBE</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_is_last</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mesg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SPI_SH_SSD</span> <span class="o">|</span> <span class="n">SPI_SH_SSDB</span><span class="p">);</span>
		<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>
		<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>

		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SPI_SH_TBE</span><span class="p">;</span>
		<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_TBE</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_timeout</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">,</span>
					 <span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBE</span><span class="p">,</span>
					 <span class="n">SPI_SH_SEND_TIMEOUT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sh_receive</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">mesg</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">remain</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cur_len</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">SPI_SH_MAX_BYTE</span><span class="p">)</span>
		<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_MAX_BYTE</span><span class="p">,</span> <span class="n">SPI_SH_CR3</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">SPI_SH_CR3</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SPI_SH_SSD</span> <span class="o">|</span> <span class="n">SPI_SH_SSDB</span><span class="p">);</span>
	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>
	<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>

	<span class="n">spi_sh_wait_write_buffer_empty</span><span class="p">(</span><span class="n">ss</span><span class="p">);</span>

	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">remain</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">remain</span> <span class="o">&gt;=</span> <span class="n">SPI_SH_FIFO_SIZE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SPI_SH_RBF</span><span class="p">;</span>
			<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_RBF</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_timeout</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">,</span>
						 <span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_RBF</span><span class="p">,</span>
						 <span class="n">SPI_SH_RECEIVE_TIMEOUT</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span>
			    <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SPI_SH_RBE</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s: timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">cur_len</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">SPI_SH_FIFO_SIZE</span><span class="p">,</span> <span class="n">remain</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cur_len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spi_sh_wait_receive_buffer</span><span class="p">(</span><span class="n">ss</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_RBR</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">remain</span> <span class="o">-=</span> <span class="n">cur_len</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="n">cur_len</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* deassert CS when SPI is receiving. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">SPI_SH_MAX_BYTE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clear_fifo</span><span class="p">(</span><span class="n">ss</span><span class="p">);</span>
		<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">SPI_SH_CR3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SPI_SH_CR3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sh_work</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_sh_data</span><span class="p">,</span> <span class="n">ws</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">mesg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: enter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mesg</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>
		<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mesg</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mesg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;tx_buf = %p, rx_buf = %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">);</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;len = %d, delay_usecs = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sh_send</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">mesg</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sh_receive</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">mesg</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
					<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">mesg</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clear_fifo</span><span class="p">(</span><span class="n">ss</span><span class="p">);</span>
	<span class="n">spi_sh_set_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSD</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="n">spi_sh_clear_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span> <span class="o">|</span> <span class="n">SPI_SH_SSDB</span> <span class="o">|</span> <span class="n">SPI_SH_SSD</span><span class="p">,</span>
			 <span class="n">SPI_SH_CR1</span><span class="p">);</span>

	<span class="n">clear_fifo</span><span class="p">(</span><span class="n">ss</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>

 <span class="nl">error:</span>
	<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">mesg</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">);</span>

	<span class="n">spi_sh_clear_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span> <span class="o">|</span> <span class="n">SPI_SH_SSDB</span> <span class="o">|</span> <span class="n">SPI_SH_SSD</span><span class="p">,</span>
			 <span class="n">SPI_SH_CR1</span><span class="p">);</span>
	<span class="n">clear_fifo</span><span class="p">(</span><span class="n">ss</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sh_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">)</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: enter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>	<span class="cm">/* SPI sycle stop */</span>
	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>	<span class="cm">/* CR1 init */</span>
	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">SPI_SH_CR3</span><span class="p">);</span>	<span class="cm">/* CR3 init */</span>

	<span class="n">clear_fifo</span><span class="p">(</span><span class="n">ss</span><span class="p">);</span>

	<span class="cm">/* 1/8 clock */</span>
	<span class="n">spi_sh_write</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x07</span><span class="p">,</span> <span class="n">SPI_SH_CR2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sh_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">mesg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: enter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">mode = %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mesg</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">;</span>

	<span class="n">spi_sh_clear_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>

	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mesg</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="n">queue_work</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">ws</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sh_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: enter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">spi_sh_clear_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_SSA</span> <span class="o">|</span> <span class="n">SPI_SH_SSDB</span> <span class="o">|</span> <span class="n">SPI_SH_SSD</span><span class="p">,</span>
			 <span class="n">SPI_SH_CR1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">spi_sh_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">_ss</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="p">)</span><span class="n">_ss</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cr1</span><span class="p">;</span>

	<span class="n">cr1</span> <span class="o">=</span> <span class="n">spi_sh_read</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">SPI_SH_CR1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBE</span><span class="p">)</span>
		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">|=</span> <span class="n">SPI_SH_TBE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_TBF</span><span class="p">)</span>
		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">|=</span> <span class="n">SPI_SH_TBF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_RBE</span><span class="p">)</span>
		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">|=</span> <span class="n">SPI_SH_RBE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cr1</span> <span class="o">&amp;</span> <span class="n">SPI_SH_RBF</span><span class="p">)</span>
		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span> <span class="o">|=</span> <span class="n">SPI_SH_RBF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spi_sh_clear_bit</span><span class="p">(</span><span class="n">ss</span><span class="p">,</span> <span class="n">ss</span><span class="o">-&gt;</span><span class="n">cr1</span><span class="p">,</span> <span class="n">SPI_SH_CR4</span><span class="p">);</span>
		<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">spi_sh_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spi_unregister_master</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">destroy_workqueue</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ss</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spi_sh_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_sh_data</span> <span class="o">*</span><span class="n">ss</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* get base addr */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;platform_get_irq error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_sh_data</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">master</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;spi_alloc_master error.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ss</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ss</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_MEM_TYPE_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IORESOURCE_MEM_8BIT</span>:
		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IORESOURCE_MEM_32BIT</span>:
		<span class="n">ss</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No support width</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ss</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">ss</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="n">master</span><span class="p">;</span>
	<span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap error.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">INIT_WORK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">ws</span><span class="p">,</span> <span class="n">spi_sh_work</span><span class="p">);</span>
	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">);</span>
	<span class="n">ss</span><span class="o">-&gt;</span><span class="n">workqueue</span> <span class="o">=</span> <span class="n">create_singlethread_workqueue</span><span class="p">(</span>
					<span class="n">dev_name</span><span class="p">(</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">workqueue</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;create workqueue error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">spi_sh_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;spi_sh&quot;</span><span class="p">,</span> <span class="n">ss</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;request_irq error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">spi_sh_setup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">transfer</span> <span class="o">=</span> <span class="n">spi_sh_transfer</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">cleanup</span> <span class="o">=</span> <span class="n">spi_sh_cleanup</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_register_master</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;spi_register_master error.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">error4:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">ss</span><span class="p">);</span>
 <span class="nl">error3:</span>
	<span class="n">destroy_workqueue</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">);</span>
 <span class="nl">error2:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ss</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
 <span class="nl">error1:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spi_sh_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">spi_sh_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">spi_sh_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh_spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">spi_sh_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SH SPI bus driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Yoshihiro Shimoda&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:sh_spi&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
