<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*******************************************************************************</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> *</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * Freescale Semiconductor Inc.</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * (c) Copyright 2006-2012 Freescale Semiconductor, Inc.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> * ALL RIGHTS RESERVED.</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> *</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> ********************************************************************************</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> *</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> * $File Name:       DSPI.c$</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * @file             DSPI.c</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> *</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * $Date:            Mar-01-2012$</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> * @date             Mar-01-2012</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> *</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * $Version:         1.0$</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * @version          1.0</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> *</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> * Description      DSPI driver source file</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct"> * @brief            DSPI driver source file</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct"> *</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct"> * --------------------------------------------------------------------</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct"> * $Name:  $</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct"> *******************************************************************************/</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct">/****************************************************************************/</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct"> *</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct"> *  @mainpage DSPI driver for MPC5643L</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct"> *</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct"> *  @section Intro Introduction</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct"> *</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct"> *	This package contains DSPI driver for MPC5643L allowing to</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct"> *	initialize/configure DSPI module and process SPI communication.</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct"> *</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct"> *  The key features of this package are the following:</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct"> *  - Initialize DSPI module with the desired parameters</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct"> *  - Configure DSPI parameters</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct"> *  - Process SPI communication (reading/writing)</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct"> *  For more information about the functions and configuration items see these documents:</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct"> *</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct"> *******************************************************************************</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct"> *</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct"> * @attention</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct"> *</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct"> *******************************************************************************/</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">/*==================================================================================================</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct"> *   Project              : PowerSBC</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct"> *   Platform             : MPC5643L</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="ct"> *   Dependencies         : MPC5643L - Basic SW drivers.</span></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct"> *   All Rights Reserved.</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct">   ==================================================================================================*/</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="ct">/*==================================================================================================</span></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct">   Revision History:</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="ct">   Modification     Function</span></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="ct">   Author (core ID)              Date D/M/Y       Name		  Description of Changes</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="ct">   B35993		 				  01/03/2012 	   ALL		  Driver created</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="ct"></span></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="ct">   ---------------------------   ----------    ------------  ------------------------------------------</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="ct">   ==================================================================================================*/</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="ct">//#include "EXTGLOBALS.h"</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="pp">#include "gpio_564xl_library.h"</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="pp">#include "target.h"</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="pp">#include "DMA.h"</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="pp">#include "dspi_564xl_library.h"</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="ct">// macros for SSIZE, DSIZE</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="pp">#define</span> <a id="68c9" class="tk">SIZE_1_byte</a>                    0</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="pp">#define</span> <a id="69c9" class="tk">SIZE_2_byte</a>                    1</td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="pp">#define</span> <a id="70c9" class="tk">SIZE_4_byte</a>                    2</td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="pp">#define</span> <a id="71c9" class="tk">SIZE_8_byte</a>                    3</td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="pp">#define</span> <a id="72c9" class="tk">SIZE_16_byte</a>                   4</td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="pp">#define</span> <a id="73c9" class="tk">SIZE_32_byte</a>                   5</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="ct">/***************************************************************************/</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td><span class="ct">/*!</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct"> *   @brief Computes register contents and initializes DSPIx.</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="ct"> *	@par Include</span></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="ct"> *					DSPI.h</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="ct"> * 	@par Description</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="ct"> *					Function initializes DSPIx in specified mode (Master or Slave),</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="ct"> *					computes register configuration to achieve the desired baud rate</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="ct"> *					(if possible) and sets interruption mask. By default data are changed</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="ct"> *					on a leading edge of DSPI clock and captured on a falling edge (CPHA=1).</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct"> *					Inactive state of DSPI clock is set to low by default (CPOL=0). Both</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct"> *					parameters are changeable after the init phase using other functions</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct"> *					(see setPhaseSPIx and setPolaritySPIx functions for additional information).</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct"> * 	@param[in] DspiNumber - Number of DSPI module (0 or 1 or 2).</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct"> *	@param[in] mode - DSPIx mode configuration (Master or Slave).</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct"> *					Predefined values:</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct"> *					- MASTER	DSPIx will handle communication as a Master.</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="ct"> *					- SLAVE	DSPIx will listen to the incoming commands as a Slave.</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="ct"> *	@param[in] sysClk</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="ct"> *					System clock frequency [Hz].</span></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="ct"> *	@param[in] baudRate</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="ct"> *					Desired baud rate [b/s]. Maximal and minimal Baud rate depends on</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="ct"> *						the actual system clock frequency and on the limits of the PBR and</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="ct"> *						BR registers. Maximal and minimal values for fsys = 16 MHz are shown</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><span class="ct"> *						in the table below, for other frequencies see the external excel file.</span></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="ct"> *						Predefined values:</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="ct"> *						- min baudRate = 70 b/s for fsys = 16 MHz</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="ct"> *						- max baudRate = 4 000 000 b/s for fsys = 16MHz</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td><span class="ct"> *	@param[in] intMask</span></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="ct"> *					32bit mask allowing us to choose which interruption we want to activate.</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><span class="ct"> *						If no interruption is necessary, please add simply 0 instead of the whole</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct"> *						mask. Predefined iterruption masks can be combined arbitrarily using</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="ct"> *						logical OR (|) operator.</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="ct"> *						Predefined value:</span></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="ct"> *						- TCFRE - Transmission Complete Request Enable flag mask</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="ct"> *						- EOQFRE - Finished Request Enable flag mask</span></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="ct"> *						- TFUFRE - Transmit FIFO Underflow Request Enable flag mask</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><span class="ct"> *						- TFFFRE - Transmit FIFO Fill Request Enable flag mask</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="ct"> *						- RFOFRE - Receive FIFO Overflow Request Enable flag mask</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="ct"> *						- RFDFRE - Receive FIFO Drain Request Enable flag mask</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="ct"> *	@remarks 	System clock frequency should be added in multiples of the basic units</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct"> *				(e.g. in kHz, MHz), but everytime with respect to the units of a baud rate.</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="ct"> *	@par Code sample1</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct"> *			DSPI_Init(0, MASTER, 16000000, 4000000, TCFRE);</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct"> *			- Command initializes DSPI no. 0 in Master mode with desired baud rate</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct"> *			4 Mbit/s (more exactly 3.81Mbit/s, because 1 Mb/s = 1 048 576 b/s) and</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="ct"> *			activated interruption when transmission is completed. System clock</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="ct"> *			frequency is 16 MHz.</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="ct"> *	@par Code sample2</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct"> *			DSPI_Init(2, SLAVE, 16, 4, TCFRE | EOQFRE);</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct"> *			- Command initializes DSPI no. 2 in Slave mode with desired baud rate</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct"> *			4 Mb/s and activated interruption when transmission is completed and</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct"> *			when request is finished.</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct"> ********************************************************************************/</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="pp">#define</span> <a id="129c9" class="tk">EDMA_SAMPLES_AMOUNT</a>            (50)</td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">/*</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">   vuint32_t  TransmitBuffer[EDMA_SAMPLES_AMOUNT]=</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="ct">   {</span></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0),</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">   DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_CONT | DSPI_PUSHR_TXDATA(0)</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct">   };</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct"> */</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><a id="144c1" class="tk">vuint32_t</a> <a id="144c11" class="tk">TransmitBuffer</a>[<a id="144c26" class="tk">EDMA_SAMPLES_AMOUNT</a>] = <span class="br">{</span> 0 <span class="br">}</span>;</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><a id="146c1" class="tk">vuint32_t</a> <a id="146c11" class="tk">ReceiveBuffer</a>[<a id="146c25" class="tk">EDMA_SAMPLES_AMOUNT</a>] = <span class="br">{</span> 1 <span class="br">}</span>;</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><a id="148c1" class="tk">vuint16_t</a> <a id="148c11" class="tk">Transmit_data_len</a> = <span class="kw">sizeof</span>(<a id="148c38" class="tk">TransmitBuffer</a>);<span class="ct">/*initialize data len*/</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><a id="149c1" class="tk">vuint16_t</a> <a id="149c11" class="tk">Receive_data_len</a> = <span class="kw">sizeof</span>(<a id="149c37" class="tk">ReceiveBuffer</a>);<span class="ct">/*initialize data len*/</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td><a id="150c1" class="tk">uint16_t</a> <a id="150c10" class="tk">number_of_citer</a> = 0;</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><a id="151c1" class="tk">uint16_t</a> <a id="151c10" class="tk">number_of_biter</a> = 0;</td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><a id="152c1" class="tk">uint16_t</a> <a id="152c10" class="tk">citer_count</a> = 0;</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><a id="153c1" class="tk">uint16_t</a> <a id="153c10" class="tk">DMA_active</a> = 0;</td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="kw">void</span> <a id="154c6" class="tk">DMA_channel_arbitration</a>(<span class="kw">void</span>)</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td><span class="br">{</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td>  <span class="ct">/* Init eDMA engine */</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>  <span class="ct">//EDMA.CR.R = 0x00000400; /* Use fixed priority arbitration for DMA groups and channels */</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>  <span class="ct">//EDMA.CPR[0].R = 0x1;    /* Channel 0 priorites: channel priority = 0 */</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>  <span class="ct">//EDMA.CPR[1].R = 0x0;    /* Channel 1 priorites: channel priority = 1 */</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>  <a id="160c3" class="tk">EDMA</a>.<a id="160c8" class="tk">DMACR</a>.<a id="160c14" class="tk">B</a>.<a id="160c16" class="tk">ERCA</a> = 1;               <span class="ct">/*Round robin arbitration*/</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>  <span class="ct">//EDMA.DCHPRI[0].B.CHPRI = 0x0F;</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>  <span class="ct">//EDMA.DCHPRI[7].B.CHPRI = 0x04;</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>  <a id="164c3" class="tk">EDMA</a>.<a id="164c8" class="tk">DMAERQL</a>.<a id="164c16" class="tk">B</a>.<a id="164c18" class="tk">ERQ</a> <a id="164c22" class="tk">&amp;=</a> <a id="164c25" class="tk">~</a>0x00000001;   <span class="ct">// disable channel 0 EDMA request (waiting for software to initiate transmit)</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="br">}</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="ct">/******************* Prototype function for DMA_receive_init*****************************/</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td><span class="kw">void</span> <a id="168c6" class="tk">DMA_receive_Init</a>(<span class="kw">void</span>)</td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td><span class="br">{</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="pp">#define</span> <a id="171c9" class="tk">DSPI_1_CHNL</a>                    7                         <span class="ct">// DMA channel 0 to be assigned</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="pp">#define</span> <a id="172c9" class="tk">DSPI_1_SOURCE</a>                  2                         <span class="ct">// DMA source number (SW must assign to DMA channel)</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>  <span class="ct">// Clear DMA_MUX for DMA channel</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td>  <a id="175c3" class="tk">DMAMUX</a>.<a id="175c10" class="tk">CHCONFIG</a>[<a id="175c19" class="tk">DSPI_1_CHNL</a>].<a id="175c32" class="tk">R</a> = 0x0;</td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td>  <a id="176c3" class="tk">EDMA</a>.<a id="176c8" class="tk">CHANNEL</a>[<a id="176c16" class="tk">DSPI_1_CHNL</a>].<a id="176c29" class="tk">TCDWORD0_</a>.<a id="176c39" class="tk">B</a>.<a id="176c41" class="tk">SADDR</a> = (<a id="176c50" class="tk">vuint32_t</a>) <a id="176c61" class="tk">&amp;</a><a id="176c62" class="tk">DSPI_0</a>.<a id="176c69" class="tk">POPR</a>.<a id="176c74" class="tk">R</a>;<span class="ct">// Source address</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>  <span class="ct">//EDMA.CHANNEL[DSPI_1_CHNL].TCDWORD0_.B.SADDR = (vuint32_t) &amp;TransmitBuffer[0]; // Test Source address</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td>  <a id="179c3" class="tk">EDMA</a>.<a id="179c8" class="tk">CHANNEL</a>[<a id="179c16" class="tk">DSPI_1_CHNL</a>].<a id="179c29" class="tk">TCDWORD4_</a>.<a id="179c39" class="tk">B</a>.<a id="179c41" class="tk">SSIZE</a> = <a id="179c49" class="tk">SIZE_4_byte</a>;<span class="ct">// Source data transfer size</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>  <a id="180c3" class="tk">EDMA</a>.<a id="180c8" class="tk">CHANNEL</a>[<a id="180c16" class="tk">DSPI_1_CHNL</a>].<a id="180c29" class="tk">TCDWORD4_</a>.<a id="180c39" class="tk">B</a>.<a id="180c41" class="tk">SOFF</a> = 4;<span class="ct">// Source address signed offset</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>  <a id="181c3" class="tk">EDMA</a>.<a id="181c8" class="tk">CHANNEL</a>[<a id="181c16" class="tk">DSPI_1_CHNL</a>].<a id="181c29" class="tk">TCDWORD12_</a>.<a id="181c40" class="tk">B</a>.<a id="181c42" class="tk">SLAST</a> = <a id="181c50" class="tk">-</a><a id="181c51" class="tk">Transmit_data_len</a>;<span class="ct">// Last source address adjustment</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>  <a id="182c3" class="tk">EDMA</a>.<a id="182c8" class="tk">CHANNEL</a>[<a id="182c16" class="tk">DSPI_1_CHNL</a>].<a id="182c29" class="tk">TCDWORD4_</a>.<a id="182c39" class="tk">B</a>.<a id="182c41" class="tk">SMOD</a> = 0;<span class="ct">// Source address module</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>  <a id="183c3" class="tk">EDMA</a>.<a id="183c8" class="tk">CHANNEL</a>[<a id="183c16" class="tk">DSPI_1_CHNL</a>].<a id="183c29" class="tk">TCDWORD16_</a>.<a id="183c40" class="tk">B</a>.<a id="183c42" class="tk">DADDR</a> = ((<a id="183c52" class="tk">vuint32_t</a>) <a id="183c63" class="tk">&amp;</a><a id="183c64" class="tk">ReceiveBuffer</a>[0]);<span class="ct">// Destination pushr DATA address</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>  <a id="184c3" class="tk">EDMA</a>.<a id="184c8" class="tk">CHANNEL</a>[<a id="184c16" class="tk">DSPI_1_CHNL</a>].<a id="184c29" class="tk">TCDWORD4_</a>.<a id="184c39" class="tk">B</a>.<a id="184c41" class="tk">DSIZE</a> = <a id="184c49" class="tk">SIZE_4_byte</a>;<span class="ct">// Destination data transfer size</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>  <a id="185c3" class="tk">EDMA</a>.<a id="185c8" class="tk">CHANNEL</a>[<a id="185c16" class="tk">DSPI_1_CHNL</a>].<a id="185c29" class="tk">TCDWORD20_</a>.<a id="185c40" class="tk">B</a>.<a id="185c42" class="tk">DOFF</a> = 0;<span class="ct">// Destination address signed offset</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>  <a id="186c3" class="tk">EDMA</a>.<a id="186c8" class="tk">CHANNEL</a>[<a id="186c16" class="tk">DSPI_1_CHNL</a>].<a id="186c29" class="tk">TCDWORD24_</a>.<a id="186c40" class="tk">B</a>.<a id="186c42" class="tk">DLAST_SGA</a> = 0;<span class="ct">// Last Distination address adjustment</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>  <a id="187c3" class="tk">EDMA</a>.<a id="187c8" class="tk">CHANNEL</a>[<a id="187c16" class="tk">DSPI_1_CHNL</a>].<a id="187c29" class="tk">TCDWORD4_</a>.<a id="187c39" class="tk">B</a>.<a id="187c41" class="tk">DMOD</a> = 0;<span class="ct">// Destination address module</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>  <a id="188c3" class="tk">EDMA</a>.<a id="188c8" class="tk">CHANNEL</a>[<a id="188c16" class="tk">DSPI_1_CHNL</a>].<a id="188c29" class="tk">TCDWORD8_</a>.<a id="188c39" class="tk">B</a>.<a id="188c41" class="tk">SMLOE</a> = 0;<span class="ct">// Source minor loop offset enable</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>  <a id="189c3" class="tk">EDMA</a>.<a id="189c8" class="tk">CHANNEL</a>[<a id="189c16" class="tk">DSPI_1_CHNL</a>].<a id="189c29" class="tk">TCDWORD8_</a>.<a id="189c39" class="tk">B</a>.<a id="189c41" class="tk">DMLOE</a> = 0;<span class="ct">// Destination minor loop offset enable</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>  <a id="190c3" class="tk">EDMA</a>.<a id="190c8" class="tk">CHANNEL</a>[<a id="190c16" class="tk">DSPI_1_CHNL</a>].<a id="190c29" class="tk">TCDWORD8_</a>.<a id="190c39" class="tk">B</a>.<a id="190c41" class="tk">MLOFF</a> = 0;</td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>  <a id="191c3" class="tk">EDMA</a>.<a id="191c8" class="tk">CHANNEL</a>[<a id="191c16" class="tk">DSPI_1_CHNL</a>].<a id="191c29" class="tk">TCDWORD8_</a>.<a id="191c39" class="tk">B</a>.<a id="191c41" class="tk">NBYTES</a> = 4;<span class="ct">//minor byte count     // Number of bytes to be transfered in each request</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>  <a id="192c3" class="tk">EDMA</a>.<a id="192c8" class="tk">CHANNEL</a>[<a id="192c16" class="tk">DSPI_1_CHNL</a>].<a id="192c29" class="tk">TCDWORD28_</a>.<a id="192c40" class="tk">B</a>.<a id="192c42" class="tk">BITER</a> = ((<a id="192c52" class="tk">vuint16_t</a>) <a id="192c63" class="tk">Receive_data_len</a><a id="192c79" class="tk">/</a>4);<span class="ct">// Begining major iteration count</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>  <a id="193c3" class="tk">EDMA</a>.<a id="193c8" class="tk">CHANNEL</a>[<a id="193c16" class="tk">DSPI_1_CHNL</a>].<a id="193c29" class="tk">TCDWORD20_</a>.<a id="193c40" class="tk">B</a>.<a id="193c42" class="tk">CITER</a> = ((<a id="193c52" class="tk">vuint16_t</a>) <a id="193c63" class="tk">Receive_data_len</a><a id="193c79" class="tk">/</a>4);<span class="ct">// Current major iteration count</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>  <a id="194c3" class="tk">EDMA</a>.<a id="194c8" class="tk">CHANNEL</a>[<a id="194c16" class="tk">DSPI_1_CHNL</a>].<a id="194c29" class="tk">TCDWORD20_</a>.<a id="194c40" class="tk">B</a>.<a id="194c42" class="tk">CITER_LINKCH</a> = 0;<span class="ct">// Link channel number</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>  <a id="195c3" class="tk">EDMA</a>.<a id="195c8" class="tk">CHANNEL</a>[<a id="195c16" class="tk">DSPI_1_CHNL</a>].<a id="195c29" class="tk">TCDWORD28_</a>.<a id="195c40" class="tk">B</a>.<a id="195c42" class="tk">D_REQ</a> = 0;<span class="ct">// disable channel when major loop is done</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>  <a id="196c3" class="tk">EDMA</a>.<a id="196c8" class="tk">CHANNEL</a>[<a id="196c16" class="tk">DSPI_1_CHNL</a>].<a id="196c29" class="tk">TCDWORD28_</a>.<a id="196c40" class="tk">B</a>.<a id="196c42" class="tk">INT_HALF</a> = 0;<span class="ct">// no interrupt when half major count complete</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>  <a id="197c3" class="tk">EDMA</a>.<a id="197c8" class="tk">CHANNEL</a>[<a id="197c16" class="tk">DSPI_1_CHNL</a>].<a id="197c29" class="tk">TCDWORD28_</a>.<a id="197c40" class="tk">B</a>.<a id="197c42" class="tk">INT_MAJ</a> = 1;<span class="ct">// set interrupt when major count complete</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>  <a id="198c3" class="tk">EDMA</a>.<a id="198c8" class="tk">CHANNEL</a>[<a id="198c16" class="tk">DSPI_1_CHNL</a>].<a id="198c29" class="tk">TCDWORD20_</a>.<a id="198c40" class="tk">B</a>.<a id="198c42" class="tk">CITER_E_LINK</a> = 0;</td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <a id="199c3" class="tk">EDMA</a>.<a id="199c8" class="tk">CHANNEL</a>[<a id="199c16" class="tk">DSPI_1_CHNL</a>].<a id="199c29" class="tk">TCDWORD28_</a>.<a id="199c40" class="tk">B</a>.<a id="199c42" class="tk">BITER_E_LINK</a> = 0;</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>  <a id="200c3" class="tk">EDMA</a>.<a id="200c8" class="tk">CHANNEL</a>[<a id="200c16" class="tk">DSPI_1_CHNL</a>].<a id="200c29" class="tk">TCDWORD28_</a>.<a id="200c40" class="tk">B</a>.<a id="200c42" class="tk">MAJOR_E_LINK</a> = 0;</td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  <a id="201c3" class="tk">EDMA</a>.<a id="201c8" class="tk">CHANNEL</a>[<a id="201c16" class="tk">DSPI_1_CHNL</a>].<a id="201c29" class="tk">TCDWORD28_</a>.<a id="201c40" class="tk">B</a>.<a id="201c42" class="tk">E_SG</a> = 0;</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>  <a id="202c3" class="tk">EDMA</a>.<a id="202c8" class="tk">CHANNEL</a>[<a id="202c16" class="tk">DSPI_1_CHNL</a>].<a id="202c29" class="tk">TCDWORD28_</a>.<a id="202c40" class="tk">B</a>.<a id="202c42" class="tk">BWC</a> = 0;</td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>  <a id="203c3" class="tk">EDMA</a>.<a id="203c8" class="tk">CHANNEL</a>[<a id="203c16" class="tk">DSPI_1_CHNL</a>].<a id="203c29" class="tk">TCDWORD28_</a>.<a id="203c40" class="tk">B</a>.<a id="203c42" class="tk">START</a> = 0;</td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <a id="204c3" class="tk">EDMA</a>.<a id="204c8" class="tk">CHANNEL</a>[<a id="204c16" class="tk">DSPI_1_CHNL</a>].<a id="204c29" class="tk">TCDWORD28_</a>.<a id="204c40" class="tk">B</a>.<a id="204c42" class="tk">DONE</a> = 0;</td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>  <a id="205c3" class="tk">EDMA</a>.<a id="205c8" class="tk">CHANNEL</a>[<a id="205c16" class="tk">DSPI_1_CHNL</a>].<a id="205c29" class="tk">TCDWORD28_</a>.<a id="205c40" class="tk">B</a>.<a id="205c42" class="tk">ACTIVE</a> = 0;</td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>  <a id="206c3" class="tk">DMAMUX</a>.<a id="206c10" class="tk">CHCONFIG</a>[<a id="206c19" class="tk">DSPI_1_CHNL</a>].<a id="206c32" class="tk">R</a> = 0x80 <a id="206c41" class="tk">+</a> <a id="206c43" class="tk">DSPI_1_SOURCE</a>;<span class="ct">// ENBL + TRIG + source#1</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td><span class="br">}</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td><span class="ct">/*******************************************************************************************/</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td><span class="kw">void</span> <a id="210c6" class="tk">DMA_send_Init</a>(<span class="kw">void</span>)               <span class="ct">/* this is for DSPI_0 Transmit */</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td><span class="br">{</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="pp">#define</span> <a id="213c9" class="tk">DSPI_0_CHNL</a>                    0                         <span class="ct">// DMA channel 7 to be assigned</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><span class="pp">#define</span> <a id="214c9" class="tk">DSPI_0_SOURCE</a>                  1                         <span class="ct">// DMA source number (SW must assign to DMA channel)</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>  <span class="ct">/* Clear DMA_MUX for DMA channel */</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>  <a id="217c3" class="tk">DMAMUX</a>.<a id="217c10" class="tk">CHCONFIG</a>[<a id="217c19" class="tk">DSPI_0_CHNL</a>].<a id="217c32" class="tk">R</a> = 0x0;</td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>  <a id="218c3" class="tk">EDMA</a>.<a id="218c8" class="tk">CHANNEL</a>[<a id="218c16" class="tk">DSPI_0_CHNL</a>].<a id="218c29" class="tk">TCDWORD0_</a>.<a id="218c39" class="tk">B</a>.<a id="218c41" class="tk">SADDR</a> = (<a id="218c50" class="tk">vuint32_t</a>) <a id="218c61" class="tk">&amp;</a><a id="218c62" class="tk">TransmitBuffer</a>[0];<span class="ct">// Source address</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>  <a id="219c3" class="tk">EDMA</a>.<a id="219c8" class="tk">CHANNEL</a>[<a id="219c16" class="tk">DSPI_0_CHNL</a>].<a id="219c29" class="tk">TCDWORD4_</a>.<a id="219c39" class="tk">B</a>.<a id="219c41" class="tk">SSIZE</a> = <a id="219c49" class="tk">SIZE_4_byte</a>;<span class="ct">// Source data transfer size</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>  <a id="220c3" class="tk">EDMA</a>.<a id="220c8" class="tk">CHANNEL</a>[<a id="220c16" class="tk">DSPI_0_CHNL</a>].<a id="220c29" class="tk">TCDWORD4_</a>.<a id="220c39" class="tk">B</a>.<a id="220c41" class="tk">SOFF</a> = 4;<span class="ct">// Source address signed offset</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>  <a id="221c3" class="tk">EDMA</a>.<a id="221c8" class="tk">CHANNEL</a>[<a id="221c16" class="tk">DSPI_0_CHNL</a>].<a id="221c29" class="tk">TCDWORD12_</a>.<a id="221c40" class="tk">B</a>.<a id="221c42" class="tk">SLAST</a> = <a id="221c50" class="tk">-</a><a id="221c51" class="tk">Transmit_data_len</a>;<span class="ct">// Last source address adjustment</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>  <a id="222c3" class="tk">EDMA</a>.<a id="222c8" class="tk">CHANNEL</a>[<a id="222c16" class="tk">DSPI_0_CHNL</a>].<a id="222c29" class="tk">TCDWORD4_</a>.<a id="222c39" class="tk">B</a>.<a id="222c41" class="tk">SMOD</a> = 0;<span class="ct">// Source address module</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>  <a id="223c3" class="tk">EDMA</a>.<a id="223c8" class="tk">CHANNEL</a>[<a id="223c16" class="tk">DSPI_0_CHNL</a>].<a id="223c29" class="tk">TCDWORD16_</a>.<a id="223c40" class="tk">B</a>.<a id="223c42" class="tk">DADDR</a> = ((<a id="223c52" class="tk">vuint32_t</a>) <a id="223c63" class="tk">&amp;</a><a id="223c64" class="tk">DSPI_0</a>.<a id="223c71" class="tk">PUSHR</a>.<a id="223c77" class="tk">R</a>);<span class="ct">// Destination pushr DATA address</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>  <span class="ct">//EDMA.CHANNEL[DSPI_0_CHNL].TCDWORD16_.B.DADDR = ((vuint32_t) &amp;Destination[0]); // Test Destination address</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>  <a id="226c3" class="tk">EDMA</a>.<a id="226c8" class="tk">CHANNEL</a>[<a id="226c16" class="tk">DSPI_0_CHNL</a>].<a id="226c29" class="tk">TCDWORD4_</a>.<a id="226c39" class="tk">B</a>.<a id="226c41" class="tk">DSIZE</a> = <a id="226c49" class="tk">SIZE_4_byte</a>;<span class="ct">// Destination data transfer size</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>  <a id="227c3" class="tk">EDMA</a>.<a id="227c8" class="tk">CHANNEL</a>[<a id="227c16" class="tk">DSPI_0_CHNL</a>].<a id="227c29" class="tk">TCDWORD20_</a>.<a id="227c40" class="tk">B</a>.<a id="227c42" class="tk">DOFF</a> = 0;<span class="ct">// Destination address signed offset</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>  <a id="228c3" class="tk">EDMA</a>.<a id="228c8" class="tk">CHANNEL</a>[<a id="228c16" class="tk">DSPI_0_CHNL</a>].<a id="228c29" class="tk">TCDWORD24_</a>.<a id="228c40" class="tk">B</a>.<a id="228c42" class="tk">DLAST_SGA</a> = 0;<span class="ct">// Last Distination address adjustment</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>  <a id="229c3" class="tk">EDMA</a>.<a id="229c8" class="tk">CHANNEL</a>[<a id="229c16" class="tk">DSPI_0_CHNL</a>].<a id="229c29" class="tk">TCDWORD4_</a>.<a id="229c39" class="tk">B</a>.<a id="229c41" class="tk">DMOD</a> = 0;<span class="ct">// Destination address module</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>  <a id="230c3" class="tk">EDMA</a>.<a id="230c8" class="tk">CHANNEL</a>[<a id="230c16" class="tk">DSPI_0_CHNL</a>].<a id="230c29" class="tk">TCDWORD8_</a>.<a id="230c39" class="tk">B</a>.<a id="230c41" class="tk">SMLOE</a> = 0;<span class="ct">// Source minor loop offset enable</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>  <a id="231c3" class="tk">EDMA</a>.<a id="231c8" class="tk">CHANNEL</a>[<a id="231c16" class="tk">DSPI_0_CHNL</a>].<a id="231c29" class="tk">TCDWORD8_</a>.<a id="231c39" class="tk">B</a>.<a id="231c41" class="tk">DMLOE</a> = 0;<span class="ct">// Destination minor loop offset enable</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>  <a id="232c3" class="tk">EDMA</a>.<a id="232c8" class="tk">CHANNEL</a>[<a id="232c16" class="tk">DSPI_0_CHNL</a>].<a id="232c29" class="tk">TCDWORD8_</a>.<a id="232c39" class="tk">B</a>.<a id="232c41" class="tk">MLOFF</a> = 0;</td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>  <a id="233c3" class="tk">EDMA</a>.<a id="233c8" class="tk">CHANNEL</a>[<a id="233c16" class="tk">DSPI_0_CHNL</a>].<a id="233c29" class="tk">TCDWORD8_</a>.<a id="233c39" class="tk">B</a>.<a id="233c41" class="tk">NBYTES</a> = 4;<span class="ct">//minor byte count     // Number of bytes to be transfered in each request</span></td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>  <span class="ct">//EDMA.CHANNEL[DSPI_0_CHNL].TCDWORD28_.B.BITER = ((vuint16_t) Transmit_data_len/4); // Begining major iteration count</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <span class="ct">//EDMA.CHANNEL[DSPI_0_CHNL].TCDWORD20_.B.CITER = ((vuint16_t) Transmit_data_len/4); // Current major iteration count</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>  <a id="237c3" class="tk">EDMA</a>.<a id="237c8" class="tk">CHANNEL</a>[<a id="237c16" class="tk">DSPI_0_CHNL</a>].<a id="237c29" class="tk">TCDWORD20_</a>.<a id="237c40" class="tk">B</a>.<a id="237c42" class="tk">CITER_LINKCH</a> = 0;<span class="ct">// Link channel number</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>  <a id="238c3" class="tk">EDMA</a>.<a id="238c8" class="tk">CHANNEL</a>[<a id="238c16" class="tk">DSPI_0_CHNL</a>].<a id="238c29" class="tk">TCDWORD28_</a>.<a id="238c40" class="tk">B</a>.<a id="238c42" class="tk">D_REQ</a> = 0;<span class="ct">//disable channel when major loop is done</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>  <a id="239c3" class="tk">EDMA</a>.<a id="239c8" class="tk">CHANNEL</a>[<a id="239c16" class="tk">DSPI_0_CHNL</a>].<a id="239c29" class="tk">TCDWORD28_</a>.<a id="239c40" class="tk">B</a>.<a id="239c42" class="tk">INT_HALF</a> = 0;<span class="ct">// no interrupt when major count half complete</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>  <a id="240c3" class="tk">EDMA</a>.<a id="240c8" class="tk">CHANNEL</a>[<a id="240c16" class="tk">DSPI_0_CHNL</a>].<a id="240c29" class="tk">TCDWORD28_</a>.<a id="240c40" class="tk">B</a>.<a id="240c42" class="tk">INT_MAJ</a> = 1;<span class="ct">// set interrupt when major count complete</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td>  <a id="241c3" class="tk">EDMA</a>.<a id="241c8" class="tk">CHANNEL</a>[<a id="241c16" class="tk">DSPI_0_CHNL</a>].<a id="241c29" class="tk">TCDWORD20_</a>.<a id="241c40" class="tk">B</a>.<a id="241c42" class="tk">CITER_E_LINK</a> = 0;</td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>  <a id="242c3" class="tk">EDMA</a>.<a id="242c8" class="tk">CHANNEL</a>[<a id="242c16" class="tk">DSPI_0_CHNL</a>].<a id="242c29" class="tk">TCDWORD28_</a>.<a id="242c40" class="tk">B</a>.<a id="242c42" class="tk">BITER_E_LINK</a> = 0;</td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>  <a id="243c3" class="tk">EDMA</a>.<a id="243c8" class="tk">CHANNEL</a>[<a id="243c16" class="tk">DSPI_0_CHNL</a>].<a id="243c29" class="tk">TCDWORD28_</a>.<a id="243c40" class="tk">B</a>.<a id="243c42" class="tk">MAJOR_E_LINK</a> = 0;</td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>  <a id="244c3" class="tk">EDMA</a>.<a id="244c8" class="tk">CHANNEL</a>[<a id="244c16" class="tk">DSPI_0_CHNL</a>].<a id="244c29" class="tk">TCDWORD28_</a>.<a id="244c40" class="tk">B</a>.<a id="244c42" class="tk">E_SG</a> = 0;</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>  <a id="245c3" class="tk">EDMA</a>.<a id="245c8" class="tk">CHANNEL</a>[<a id="245c16" class="tk">DSPI_0_CHNL</a>].<a id="245c29" class="tk">TCDWORD28_</a>.<a id="245c40" class="tk">B</a>.<a id="245c42" class="tk">BWC</a> = 0;</td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>  <a id="246c3" class="tk">EDMA</a>.<a id="246c8" class="tk">CHANNEL</a>[<a id="246c16" class="tk">DSPI_0_CHNL</a>].<a id="246c29" class="tk">TCDWORD28_</a>.<a id="246c40" class="tk">B</a>.<a id="246c42" class="tk">START</a> = 0;</td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>  <a id="247c3" class="tk">EDMA</a>.<a id="247c8" class="tk">CHANNEL</a>[<a id="247c16" class="tk">DSPI_0_CHNL</a>].<a id="247c29" class="tk">TCDWORD28_</a>.<a id="247c40" class="tk">B</a>.<a id="247c42" class="tk">DONE</a> = 0;</td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td>  <a id="248c3" class="tk">EDMA</a>.<a id="248c8" class="tk">CHANNEL</a>[<a id="248c16" class="tk">DSPI_0_CHNL</a>].<a id="248c29" class="tk">TCDWORD28_</a>.<a id="248c40" class="tk">B</a>.<a id="248c42" class="tk">ACTIVE</a> = 0;</td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>  <a id="249c3" class="tk">DMAMUX</a>.<a id="249c10" class="tk">CHCONFIG</a>[<a id="249c19" class="tk">DSPI_0_CHNL</a>].<a id="249c32" class="tk">R</a> = 0x80 <a id="249c41" class="tk">+</a> <a id="249c43" class="tk">DSPI_0_SOURCE</a>;<span class="ct">/* ENBL + TRIG + source#1 */</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td><span class="br">}</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="pp">#define</span> <a id="252c9" class="tk">DSPI_PUSHR_CONT_EN_BITMASK</a>     0x80000000</td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td><span class="pp">#define</span> <a id="253c9" class="tk">DSPI_PUSHR_EOQ_BITMASK</a>         0x08000000</td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td><span class="pp">#define</span> <a id="254c9" class="tk">DSPI_PUSHR_CONT_DIS_BITMASK</a>    0x7FFFFFFF</td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td><span class="pp">#define</span> <a id="255c9" class="tk">DSPI_PUSHR_CS6_BITMASK</a>         0x00400000</td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="pp">#define</span> <a id="256c9" class="tk">DSPI_PUSHR_CS1_BITMASK</a>         0x00010000</td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="kw">void</span> <a id="258c6" class="tk">SPI_DMA_Send_Message</a>(<a id="258c27" class="tk">uint8_t</a> <a id="258c35" class="tk">*</a><a id="258c36" class="tk">data</a> , <a id="258c43" class="tk">vuint16_t</a> <a id="258c53" class="tk">len</a>)</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td><span class="br">{</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>  <a id="260c3" class="tk">uint16_t</a> <a id="260c12" class="tk">i</a>;</td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>  <span class="kw">for</span> (<a id="261c8" class="tk">i</a> = 0;<a id="261c14" class="tk">i</a> <a id="261c16" class="tk">&lt;</a> <a id="261c18" class="tk">len</a>; <a id="261c23" class="tk">i</a><a id="261c24" class="tk">++</a>) <span class="br">{</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>    <span class="kw">if</span> (<a id="262c9" class="tk">i</a> <a id="262c11" class="tk">==</a> <a id="262c14" class="tk">len</a> <a id="262c18" class="tk">-</a> 1) <span class="br">{</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>      <span class="ct">//TransmitBuffer[i] = DSPI_PUSHR_PCS0 | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_TXDATA(data[i]);</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>      <a id="264c7" class="tk">TransmitBuffer</a>[<a id="264c22" class="tk">i</a>] = <a id="264c27" class="tk">DSPI_PUSHR_CS1_BITMASK</a> <a id="264c50" class="tk">|</a> <a id="264c52" class="tk">DSPI_PUSHR_CONT_EN_BITMASK</a> <a id="264c79" class="tk">|</a></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>        <a id="265c9" class="tk">DSPI_PUSHR_TXDATA</a>(<a id="265c27" class="tk">data</a>[<a id="265c32" class="tk">i</a>]);</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>      <span class="ct">//TransmitBuffer[i] = DSPI_PUSHR_PCS0 | DSPI_PUSHR_CONT | DSPI_PUSHR_CTAS(0) | DSPI_PUSHR_TXDATA(data[i]);</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>      <a id="268c7" class="tk">TransmitBuffer</a>[<a id="268c22" class="tk">i</a>] = <a id="268c27" class="tk">DSPI_PUSHR_CS1_BITMASK</a> <a id="268c50" class="tk">|</a> <a id="268c52" class="tk">DSPI_PUSHR_CONT_EN_BITMASK</a> <a id="268c79" class="tk">|</a></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>        <a id="269c9" class="tk">DSPI_PUSHR_CTAS</a>(0) <a id="269c28" class="tk">|</a> <a id="269c30" class="tk">DSPI_PUSHR_TXDATA</a>(<a id="269c48" class="tk">data</a>[<a id="269c53" class="tk">i</a>]);</td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>    <span class="br">}</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>  <span class="br">}</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>  <a id="273c3" class="tk">EDMA</a>.<a id="273c8" class="tk">CHANNEL</a>[<a id="273c16" class="tk">DSPI_0_CHNL</a>].<a id="273c29" class="tk">TCDWORD28_</a>.<a id="273c40" class="tk">B</a>.<a id="273c42" class="tk">BITER</a> = <a id="273c50" class="tk">len</a>;<span class="ct">// Begining major iteration count</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>  <a id="274c3" class="tk">EDMA</a>.<a id="274c8" class="tk">CHANNEL</a>[<a id="274c16" class="tk">DSPI_0_CHNL</a>].<a id="274c29" class="tk">TCDWORD20_</a>.<a id="274c40" class="tk">B</a>.<a id="274c42" class="tk">CITER</a> = <a id="274c50" class="tk">len</a>;<span class="ct">// Current major iteration count</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>  <a id="275c3" class="tk">EDMA</a>.<a id="275c8" class="tk">CHANNEL</a>[<a id="275c16" class="tk">DSPI_0_CHNL</a>].<a id="275c29" class="tk">TCDWORD12_</a>.<a id="275c40" class="tk">B</a>.<a id="275c42" class="tk">SLAST</a> = <a id="275c50" class="tk">-</a><a id="275c51" class="tk">len</a><a id="275c54" class="tk">*</a>4;<span class="ct">// Last source address adjustment</span></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td>  <span class="kw">for</span> (<a id="276c8" class="tk">i</a> = 0;<a id="276c14" class="tk">i</a> <a id="276c16" class="tk">&lt;</a> <a id="276c18" class="tk">len</a>; <a id="276c23" class="tk">i</a><a id="276c24" class="tk">++</a>) <span class="br">{</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>    <span class="kw">int</span> <a id="277c9" class="tk">j</a> = 8;</td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td>    <a id="278c5" class="tk">citer_count</a> = <a id="278c19" class="tk">EDMA</a>.<a id="278c24" class="tk">CHANNEL</a>[<a id="278c32" class="tk">DSPI_0_CHNL</a>].<a id="278c45" class="tk">TCDWORD20_</a>.<a id="278c56" class="tk">B</a>.<a id="278c58" class="tk">CITER</a>;</td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>    <a id="279c5" class="tk">EDMA</a>.<a id="279c10" class="tk">CHANNEL</a>[<a id="279c18" class="tk">DSPI_0_CHNL</a>].<a id="279c31" class="tk">TCDWORD28_</a>.<a id="279c42" class="tk">B</a>.<a id="279c44" class="tk">START</a> = 1;</td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>    <span class="ct">/* wait until minor loop complete */</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>    <span class="kw">if</span> (<a id="282c9" class="tk">EDMA</a>.<a id="282c14" class="tk">CHANNEL</a>[<a id="282c22" class="tk">DSPI_0_CHNL</a>].<a id="282c35" class="tk">TCDWORD20_</a>.<a id="282c46" class="tk">B</a>.<a id="282c48" class="tk">CITER</a> <a id="282c54" class="tk">==</a> 1)<span class="ct">// if it is the last minor loop</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td>    <span class="br">{</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>      <span class="kw">while</span> (<a id="284c14" class="tk">EDMA</a>.<a id="284c19" class="tk">CHANNEL</a>[<a id="284c27" class="tk">DSPI_0_CHNL</a>].<a id="284c40" class="tk">TCDWORD20_</a>.<a id="284c51" class="tk">B</a>.<a id="284c53" class="tk">CITER</a> <a id="284c59" class="tk">==</a> 1) <span class="br">{</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>      <span class="br">}</span></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>    <span class="br">}</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td>    <span class="kw">while</span> (<a id="288c12" class="tk">citer_count</a> <a id="288c24" class="tk">==</a> <a id="288c27" class="tk">EDMA</a>.<a id="288c32" class="tk">CHANNEL</a>[<a id="288c40" class="tk">DSPI_0_CHNL</a>].<a id="288c53" class="tk">TCDWORD20_</a>.<a id="288c64" class="tk">B</a>.<a id="288c66" class="tk">CITER</a> <a id="288c72" class="tk">&amp;&amp;</a></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>           <a id="289c12" class="tk">EDMA</a>.<a id="289c17" class="tk">CHANNEL</a>[<a id="289c25" class="tk">DSPI_0_CHNL</a>].<a id="289c38" class="tk">TCDWORD20_</a>.<a id="289c49" class="tk">B</a>.<a id="289c51" class="tk">CITER</a> <a id="289c57" class="tk">!=</a>1) <span class="br">{</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td>    <span class="br">}</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td>    ;</td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>  <span class="br">}</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td><span class="br">}</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td><span class="kw">void</span> <a id="296c6" class="tk">DMA0_isr</a>(<span class="kw">void</span>)</td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><span class="br">{</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td>  <span class="ct">/* toggle LED */</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td>  <a id="299c3" class="tk">SIU</a>.<a id="299c7" class="tk">GPDO</a>[52].<a id="299c16" class="tk">R</a> <a id="299c18" class="tk">^=</a> 1;</td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>  <a id="300c3" class="tk">EDMA</a>.<a id="300c8" class="tk">DMAINTL</a>.<a id="300c16" class="tk">B</a>.<a id="300c18" class="tk">INT</a> <a id="300c22" class="tk">|=</a> (<a id="300c26" class="tk">vuint32_t</a>)0x00000001;<span class="ct">// set to 1 to clear channel 0 interrupt request</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td><span class="br">}</span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td><span class="kw">void</span> <a id="303c6" class="tk">delayDMAms</a>(<span class="kw">int</span> <a id="303c21" class="tk">ms</a>)</td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td><span class="br">{</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>  <span class="kw">int</span> <a id="305c7" class="tk">delayval</a>;</td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td>  <a id="306c3" class="tk">delayval</a> = <a id="306c14" class="tk">ms</a> <a id="306c17" class="tk">*</a> 8400;                <span class="ct">// 8400 are about 1ms</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>  <span class="kw">while</span> (<a id="307c10" class="tk">delayval</a><a id="307c18" class="tk">--</a>) ;</td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="br">}</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
