$date
	Sun Oct 23 05:43:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#436946
b1000 &
b1000 %
1$
b1000 !
1"
#436947
0"
#436950
b100 &
b100 %
#436954
b10 &
b10 %
#436958
b1 &
1#
b1 %
#436962
b0 &
b0 %
0#
0$
#1437331
b1100 !
1"
#1437334
b1100 &
b1100 %
1$
#1437335
0"
#1437338
b110 &
b110 %
#1437342
b11 &
b11 %
#1437346
b1010 &
b1010 %
#1437350
b101 &
b101 %
#1437354
b10000 &
b10000 %
#1437358
b1000 &
b1000 %
#1437362
b100 &
b100 %
#1437366
b10 &
b10 %
#1437370
b1 &
b1 %
1#
#1437374
b0 &
0#
b0 %
0$
#2363389
b1101 !
1"
#2363390
b1101 &
b1101 %
1$
#2363391
0"
#2363394
b101000 &
b101000 %
#2363398
b10100 &
b10100 %
#2363402
b1010 &
b1010 %
#2363406
b101 &
b101 %
#2363410
b10000 &
b10000 %
#2363414
b1000 &
b1000 %
#2363418
b100 &
b100 %
#2363422
b10 &
b10 %
#2363426
b1 &
b1 %
1#
#2363430
b0 &
0#
b0 %
0$
#4500012
