// Seed: 3410614123
module module_0 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2
);
endmodule
module module_1 #(
    parameter id_0 = 32'd37
) (
    output tri1 _id_0,
    input wand id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input supply0 id_11,
    inout supply0 id_12,
    input wire id_13,
    input tri1 id_14
);
  wire id_16;
  logic [id_0  ==  -1 'b0 : 1] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_2
  );
  assign id_17 = id_6;
endmodule
