# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ipshared/b024/D_trigger.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ip/D_beat_D_trigger_0_0/sim/D_beat_D_trigger_0_0.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ip/D_beat_D_trigger_1_0/sim/D_beat_D_trigger_1_0.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ip/D_beat_D_trigger_2_0/sim/D_beat_D_trigger_2_0.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ip/D_beat_D_trigger_3_0/sim/D_beat_D_trigger_3_0.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ipshared/997f/myNor.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/ip/D_beat_myNor_0_0/sim/D_beat_myNor_0_0.v" \
"../../../../4Dcounter.ip_user_files/bd/D_beat/sim/D_beat.v" \
"../../../../4Dcounter.srcs/sim_1/new/sim_4Dcounter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
