0.7
2020.2
May 22 2024
19:03:11
C:/Users/anayf/ALU_Project/ALU_Project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_adder_circuit.v,1760139345,verilog,,,,tb_adder_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_mult_circuit.v,1762631452,verilog,,,,tb_mult_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_subtractor_circuit.v,1760139980,verilog,,,,tb_subtractor_circuit,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/adder_circuit.v,1760139754,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/subtractor_circuit.v,,adder_circuit;carry_lookahead_logic;partial_full_adder,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/multiplier_circuit.v,1762629738,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_mult_circuit.v,,CLA7;PFA;cla_logic;multiplier_circuit;partial_mult,,,,,,,,
C:/Users/anayf/ALU_Project/ALU_Project.srcs/sources_1/new/subtractor_circuit.v,1760567351,verilog,,C:/Users/anayf/ALU_Project/ALU_Project.srcs/sim_1/new/tb_subtractor_circuit.v,,subtractor_circuit;two_complement,,,,,,,,
