

================================================================
== Vitis HLS Report for 'write_out_stream_direct'
================================================================
* Date:           Wed Jul 31 17:00:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%out_dim_offset_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %out_dim_offset"   --->   Operation 10 'read' 'out_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dst"   --->   Operation 11 'read' 'dst_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_dim_cast_i = zext i10 %out_dim_offset_read"   --->   Operation 12 'zext' 'out_dim_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln70 = add i11 %out_dim_cast_i, i11 7" [Deit_cpp/src/../include/util.hpp:70]   --->   Operation 13 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln70, i32 3, i32 10" [Deit_cpp/src/../include/util.hpp:70]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i8 %lshr_ln" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 15 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %lshr_ln, i7 0" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 16 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i15 %and_ln" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 17 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%iters = add i16 %zext_ln229_1, i16 %zext_ln229" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 18 'add' 'iters' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %dst_read, i32 5, i32 63" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i16 %iters" [Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356]   --->   Operation 20 'zext' 'zext_ln229_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i59 %trunc_ln" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 21 'sext' 'sext_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln231" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 22 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %inout2_addr, i32 %zext_ln229_2" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 23 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_175 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln231 = call void @write_out_stream_direct_Pipeline__ln231_for_each_i, i256 %inout2, i59 %trunc_ln, i16 %iters, i512 %out_stream" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 25 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln231 = call void @write_out_stream_direct_Pipeline__ln231_for_each_i, i256 %inout2, i59 %trunc_ln, i16 %iters, i512 %out_stream" [Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356]   --->   Operation 26 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [5/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 27 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 28 [4/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 28 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 29 [3/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 29 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 30 [2/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 30 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out_dim_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/5] (7.30ns)   --->   "%empty_176 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %inout2_addr" [Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356]   --->   Operation 35 'writeresp' 'empty_176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln356 = ret" [Deit_cpp/src/linear.cpp:356]   --->   Operation 36 'ret' 'ret_ln356' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	fifo read operation ('out_dim_offset_read') on port 'out_dim_offset' [6]  (1.84 ns)
	'add' operation ('add_ln70', Deit_cpp/src/../include/util.hpp:70) [12]  (0.787 ns)
	'add' operation ('iters', Deit_cpp/src/linear.cpp:229->Deit_cpp/src/linear.cpp:356) [17]  (0.842 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:231->Deit_cpp/src/linear.cpp:356) [22]  (7.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_176', Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) [25]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_176', Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) [25]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_176', Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) [25]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_176', Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) [25]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_176', Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) on port 'inout2' (Deit_cpp/src/linear.cpp:257->Deit_cpp/src/linear.cpp:356) [25]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
