$date
	Wed Mar 16 04:07:16 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab5com1_tb $end
$var wire 1 ! wY $end
$var reg 8 " errors [7:0] $end
$var reg 1 # rightY $end
$var reg 8 $ vectornum [7:0] $end
$var reg 1 % wD0 $end
$var reg 1 & wD1 $end
$var reg 1 ' wS $end
$scope module uut $end
$var wire 1 % D0 $end
$var wire 1 ( D0nS $end
$var wire 1 & D1 $end
$var wire 1 ) D1S $end
$var wire 1 ' S $end
$var wire 1 ! Y $end
$var wire 1 * nS $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
0&
0%
b0 $
0#
b0 "
0!
$end
#1
1&
b1 $
#2
1!
1(
1%
0&
1#
b10 $
#3
1&
b11 $
#4
0!
0*
0(
1'
0%
0&
0#
b100 $
#5
1!
1)
1&
1#
b101 $
#6
0!
0)
1%
0&
0#
b110 $
#7
1!
1)
1&
1#
b111 $
#8
b1000 $
