Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Aug 30 11:10:03 2024
| Host         : PC1032450037 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flySimulator_timing_summary_routed.rpt -pb flySimulator_timing_summary_routed.pb -rpx flySimulator_timing_summary_routed.rpx -warn_on_violation
| Design       : flySimulator
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       9           
TIMING-16  Warning           Large setup violation                                             811         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  6           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (3072)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clockDivider0/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3072)
---------------------------------
 There are 3072 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.940   -18348.094                    812                 8986        0.012        0.000                      0                 8986        2.633        0.000                       0                  3085  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    FeedbackClkOut      {0.000 12.500}       25.000          40.000          
      CLKFBIN           {0.000 12.500}       25.000          40.000          
    PixelClkInX5        {0.000 2.500}        5.000           200.000         
      PixelClkIO        {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    FeedbackClkOut_1    {0.000 12.500}       25.000          40.000          
      CLKFBIN_1         {0.000 12.500}       25.000          40.000          
    PixelClkInX5_1      {0.000 2.500}        5.000           200.000         
      PixelClkIO_1      {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -23.940   -18348.094                    812                 8943        0.185        0.000                      0                 8943        7.500        0.000                       0                  3059  
    FeedbackClkOut                                                                                                                                                       21.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            23.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          3.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -23.934   -18343.145                    812                 8943        0.185        0.000                      0                 8943        7.500        0.000                       0                  3059  
    FeedbackClkOut_1                                                                                                                                                     21.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          23.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        3.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -23.940   -18348.094                    812                 8943        0.012        0.000                      0                 8943  
clk_out1_clk_wiz_0    PixelClkIO                 19.481        0.000                      0                   38        0.160        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 19.482        0.000                      0                   38        0.160        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -23.940   -18348.094                    812                 8943        0.012        0.000                      0                 8943  
clk_out1_clk_wiz_0    PixelClkIO_1               19.481        0.000                      0                   38        0.160        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               19.482        0.000                      0                   38        0.160        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.126        0.000                      0                    5        0.514        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.126        0.000                      0                    5        0.341        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.126        0.000                      0                    5        0.341        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.132        0.000                      0                    5        0.514        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          812  Failing Endpoints,  Worst Slack      -23.940ns,  Total Violation   -18348.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.940ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[724]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 22.743 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         1.694    38.561    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X127Y103       LUT5 (Prop_lut5_I3_O)        0.124    38.685 r  si_ad_change_buffer[784]_i_275/O
                         net (fo=4, routed)           0.952    39.638    si_ad_change_buffer[784]_i_275_n_0
    SLICE_X134Y104       LUT6 (Prop_lut6_I3_O)        0.124    39.762 r  si_ad_change_buffer[768]_i_28/O
                         net (fo=4, routed)           1.223    40.985    si_ad_change_buffer[768]_i_28_n_0
    SLICE_X132Y109       LUT6 (Prop_lut6_I1_O)        0.124    41.109 r  si_ad_change_buffer[736]_i_24/O
                         net (fo=4, routed)           0.955    42.064    si_ad_change_buffer[736]_i_24_n_0
    SLICE_X129Y111       LUT6 (Prop_lut6_I5_O)        0.124    42.188 r  si_ad_change_buffer[725]_i_14/O
                         net (fo=4, routed)           1.025    43.213    si_ad_change_buffer[725]_i_14_n_0
    SLICE_X132Y119       LUT6 (Prop_lut6_I3_O)        0.124    43.337 r  si_ad_change_buffer[724]_i_11/O
                         net (fo=1, routed)           0.804    44.141    ROTATE_RIGHT05_in[724]
    SLICE_X132Y122       LUT6 (Prop_lut6_I5_O)        0.124    44.265 r  si_ad_change_buffer[724]_i_7/O
                         net (fo=1, routed)           1.030    45.295    si_ad_change_buffer[724]_i_7_n_0
    SLICE_X132Y125       LUT6 (Prop_lut6_I0_O)        0.124    45.419 r  si_ad_change_buffer[724]_i_4/O
                         net (fo=1, routed)           0.541    45.960    si_ad_change_buffer[724]_i_4_n_0
    SLICE_X132Y125       LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[724]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[724]_i_1_n_0
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.553    22.743    clk_out1
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/C
                         clock pessimism             -0.507    22.235    
                         clock uncertainty           -0.173    22.062    
    SLICE_X132Y125       FDRE (Setup_fdre_C_D)        0.081    22.143    si_ad_change_buffer_reg[724]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.940    

Slack (VIOLATED) :        -23.856ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.649ns  (logic 19.870ns (40.844%)  route 28.779ns (59.156%))
  Logic Levels:           51  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 22.988 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.547    36.507    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.124    36.631 f  si_ad_change_buffer[789]_i_28/O
                         net (fo=128, routed)         1.285    37.916    si_ad_change_buffer[789]_i_28_n_0
    SLICE_X71Y117        LUT6 (Prop_lut6_I5_O)        0.124    38.040 r  si_ad_change_buffer[525]_i_20/O
                         net (fo=4, routed)           2.968    41.007    si_ad_change_buffer[525]_i_20_n_0
    SLICE_X133Y101       LUT6 (Prop_lut6_I5_O)        0.124    41.131 r  si_ad_change_buffer[525]_i_18/O
                         net (fo=4, routed)           1.433    42.564    si_ad_change_buffer[525]_i_18_n_0
    SLICE_X141Y104       LUT6 (Prop_lut6_I3_O)        0.124    42.688 r  si_ad_change_buffer[509]_i_16/O
                         net (fo=4, routed)           0.971    43.660    si_ad_change_buffer[509]_i_16_n_0
    SLICE_X150Y103       LUT6 (Prop_lut6_I5_O)        0.124    43.784 r  si_ad_change_buffer[509]_i_13/O
                         net (fo=2, routed)           1.013    44.797    si_ad_change_buffer[509]_i_13_n_0
    SLICE_X151Y91        LUT3 (Prop_lut3_I0_O)        0.124    44.921 r  si_ad_change_buffer[508]_i_9/O
                         net (fo=1, routed)           0.578    45.499    ROTATE_LEFT02_in[508]
    SLICE_X146Y92        LUT6 (Prop_lut6_I5_O)        0.124    45.623 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.503    46.126    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X152Y90        LUT5 (Prop_lut5_I4_O)        0.124    46.250 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    46.250    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.799    22.988    clk_out1
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.489    
                         clock uncertainty           -0.173    22.316    
    SLICE_X152Y90        FDRE (Setup_fdre_C_D)        0.077    22.393    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -46.250    
  -------------------------------------------------------------------
                         slack                                -23.856    

Slack (VIOLATED) :        -23.820ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.477ns  (logic 19.994ns (41.244%)  route 28.483ns (58.756%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 22.899 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.382    36.342    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I5_O)        0.124    36.466 f  si_ad_change_buffer[788]_i_23/O
                         net (fo=128, routed)         1.650    38.116    si_ad_change_buffer[788]_i_23_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.124    38.240 r  si_ad_change_buffer[364]_i_27/O
                         net (fo=4, routed)           1.650    39.890    si_ad_change_buffer[364]_i_27_n_0
    SLICE_X81Y93         LUT5 (Prop_lut5_I4_O)        0.124    40.014 r  si_ad_change_buffer[364]_i_25/O
                         net (fo=4, routed)           1.121    41.135    si_ad_change_buffer[364]_i_25_n_0
    SLICE_X82Y96         LUT6 (Prop_lut6_I5_O)        0.124    41.259 r  si_ad_change_buffer[364]_i_20/O
                         net (fo=4, routed)           1.453    42.712    si_ad_change_buffer[364]_i_20_n_0
    SLICE_X91Y89         LUT6 (Prop_lut6_I3_O)        0.124    42.836 r  si_ad_change_buffer[356]_i_15/O
                         net (fo=4, routed)           1.377    44.213    si_ad_change_buffer[356]_i_15_n_0
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124    44.337 r  si_ad_change_buffer[355]_i_11/O
                         net (fo=1, routed)           0.561    44.897    ROTATE_LEFT02_in[355]
    SLICE_X102Y74        LUT4 (Prop_lut4_I3_O)        0.124    45.021 r  si_ad_change_buffer[355]_i_9/O
                         net (fo=1, routed)           0.518    45.539    si_ad_change_buffer[355]_i_9_n_0
    SLICE_X102Y69        LUT6 (Prop_lut6_I5_O)        0.124    45.663 r  si_ad_change_buffer[355]_i_4/O
                         net (fo=1, routed)           0.291    45.954    si_ad_change_buffer[355]_i_4_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I4_O)        0.124    46.078 r  si_ad_change_buffer[355]_i_1/O
                         net (fo=1, routed)           0.000    46.078    si_ad_change_buffer[355]_i_1_n_0
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.710    22.899    clk_out1
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/C
                         clock pessimism             -0.499    22.400    
                         clock uncertainty           -0.173    22.227    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.031    22.258    si_ad_change_buffer_reg[355]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -46.078    
  -------------------------------------------------------------------
                         slack                                -23.820    

Slack (VIOLATED) :        -23.744ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[488]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.686    36.646    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X101Y103       LUT5 (Prop_lut5_I1_O)        0.124    36.770 r  si_ad_change_buffer[381]_i_477/O
                         net (fo=128, routed)         2.116    38.886    si_ad_change_buffer[381]_i_477_n_0
    SLICE_X129Y102       LUT4 (Prop_lut4_I1_O)        0.124    39.010 r  si_ad_change_buffer[722]_i_38/O
                         net (fo=4, routed)           0.975    39.985    si_ad_change_buffer[722]_i_38_n_0
    SLICE_X131Y99        LUT6 (Prop_lut6_I5_O)        0.124    40.109 r  si_ad_change_buffer[530]_i_26/O
                         net (fo=4, routed)           1.016    41.124    si_ad_change_buffer[530]_i_26_n_0
    SLICE_X134Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.248 r  si_ad_change_buffer[497]_i_26/O
                         net (fo=4, routed)           1.252    42.501    si_ad_change_buffer[497]_i_26_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I1_O)        0.124    42.625 r  si_ad_change_buffer[490]_i_14/O
                         net (fo=4, routed)           1.256    43.881    si_ad_change_buffer[490]_i_14_n_0
    SLICE_X146Y87        LUT6 (Prop_lut6_I5_O)        0.124    44.005 r  si_ad_change_buffer[488]_i_13/O
                         net (fo=1, routed)           0.571    44.576    ROTATE_RIGHT05_in[488]
    SLICE_X147Y85        LUT4 (Prop_lut4_I3_O)        0.124    44.700 r  si_ad_change_buffer[488]_i_9/O
                         net (fo=1, routed)           0.648    45.348    si_ad_change_buffer[488]_i_9_n_0
    SLICE_X147Y85        LUT6 (Prop_lut6_I0_O)        0.124    45.472 r  si_ad_change_buffer[488]_i_4/O
                         net (fo=1, routed)           0.488    45.960    si_ad_change_buffer[488]_i_4_n_0
    SLICE_X147Y83        LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[488]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[488]_i_1_n_0
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.793    22.982    clk_out1
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.173    22.310    
    SLICE_X147Y83        FDRE (Setup_fdre_C_D)        0.029    22.339    si_ad_change_buffer_reg[488]
  -------------------------------------------------------------------
                         required time                         22.339    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.744    

Slack (VIOLATED) :        -23.740ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.481ns  (logic 19.994ns (41.241%)  route 28.487ns (58.759%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 22.985 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.118    39.185    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y103       LUT4 (Prop_lut4_I3_O)        0.124    39.309 r  si_ad_change_buffer[603]_i_24/O
                         net (fo=2, routed)           1.157    40.466    si_ad_change_buffer[603]_i_24_n_0
    SLICE_X136Y99        LUT6 (Prop_lut6_I3_O)        0.124    40.590 r  si_ad_change_buffer[538]_i_26/O
                         net (fo=4, routed)           0.973    41.563    si_ad_change_buffer[538]_i_26_n_0
    SLICE_X138Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.687 r  si_ad_change_buffer[505]_i_28/O
                         net (fo=4, routed)           1.048    42.736    si_ad_change_buffer[505]_i_28_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I5_O)        0.124    42.860 r  si_ad_change_buffer[493]_i_14/O
                         net (fo=4, routed)           1.177    44.037    si_ad_change_buffer[493]_i_14_n_0
    SLICE_X146Y89        LUT6 (Prop_lut6_I3_O)        0.124    44.161 r  si_ad_change_buffer[494]_i_10/O
                         net (fo=1, routed)           0.724    44.885    ROTATE_RIGHT05_in[494]
    SLICE_X147Y86        LUT4 (Prop_lut4_I3_O)        0.124    45.009 r  si_ad_change_buffer[494]_i_7/O
                         net (fo=1, routed)           0.526    45.535    si_ad_change_buffer[494]_i_7_n_0
    SLICE_X146Y86        LUT6 (Prop_lut6_I0_O)        0.124    45.659 r  si_ad_change_buffer[494]_i_4/O
                         net (fo=1, routed)           0.299    45.958    si_ad_change_buffer[494]_i_4_n_0
    SLICE_X149Y86        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[494]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[494]_i_1_n_0
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.796    22.985    clk_out1
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/C
                         clock pessimism             -0.499    22.486    
                         clock uncertainty           -0.173    22.313    
    SLICE_X149Y86        FDRE (Setup_fdre_C_D)        0.029    22.342    si_ad_change_buffer_reg[494]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.740    

Slack (VIOLATED) :        -23.725ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[626]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.219ns  (logic 19.994ns (41.465%)  route 28.225ns (58.535%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.081    38.948    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y102       LUT5 (Prop_lut5_I3_O)        0.124    39.072 r  si_ad_change_buffer[770]_i_43/O
                         net (fo=4, routed)           0.607    39.679    si_ad_change_buffer[770]_i_43_n_0
    SLICE_X133Y104       LUT6 (Prop_lut6_I1_O)        0.124    39.803 r  si_ad_change_buffer[643]_i_22/O
                         net (fo=4, routed)           1.168    40.971    si_ad_change_buffer[643]_i_22_n_0
    SLICE_X132Y110       LUT6 (Prop_lut6_I3_O)        0.124    41.095 r  si_ad_change_buffer[625]_i_22/O
                         net (fo=4, routed)           0.784    41.879    si_ad_change_buffer[625]_i_22_n_0
    SLICE_X126Y110       LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  si_ad_change_buffer[625]_i_14/O
                         net (fo=4, routed)           1.007    43.010    si_ad_change_buffer[625]_i_14_n_0
    SLICE_X123Y116       LUT6 (Prop_lut6_I3_O)        0.124    43.134 r  si_ad_change_buffer[626]_i_12/O
                         net (fo=1, routed)           0.843    43.977    ROTATE_RIGHT05_in[626]
    SLICE_X123Y119       LUT4 (Prop_lut4_I3_O)        0.124    44.101 r  si_ad_change_buffer[626]_i_9/O
                         net (fo=1, routed)           1.179    45.280    si_ad_change_buffer[626]_i_9_n_0
    SLICE_X121Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.404 r  si_ad_change_buffer[626]_i_4/O
                         net (fo=1, routed)           0.291    45.696    si_ad_change_buffer[626]_i_4_n_0
    SLICE_X122Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.820 r  si_ad_change_buffer[626]_i_1/O
                         net (fo=1, routed)           0.000    45.820    si_ad_change_buffer[626]_i_1_n_0
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.173    22.063    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.031    22.094    si_ad_change_buffer_reg[626]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -45.820    
  -------------------------------------------------------------------
                         slack                                -23.725    

Slack (VIOLATED) :        -23.724ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[653]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.214ns  (logic 19.994ns (41.469%)  route 28.220ns (58.531%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 22.741 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.155    39.222    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y104       LUT4 (Prop_lut4_I3_O)        0.124    39.346 r  si_ad_change_buffer[731]_i_24/O
                         net (fo=4, routed)           0.778    40.124    si_ad_change_buffer[731]_i_24_n_0
    SLICE_X134Y106       LUT6 (Prop_lut6_I3_O)        0.124    40.248 r  si_ad_change_buffer[666]_i_48/O
                         net (fo=4, routed)           1.202    41.450    si_ad_change_buffer[666]_i_48_n_0
    SLICE_X119Y109       LUT6 (Prop_lut6_I0_O)        0.124    41.574 r  si_ad_change_buffer[666]_i_31/O
                         net (fo=4, routed)           0.960    42.534    si_ad_change_buffer[666]_i_31_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I5_O)        0.124    42.658 r  si_ad_change_buffer[655]_i_13/O
                         net (fo=4, routed)           0.876    43.534    si_ad_change_buffer[655]_i_13_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.124    43.658 r  si_ad_change_buffer[653]_i_10/O
                         net (fo=1, routed)           0.552    44.211    ROTATE_RIGHT05_in[653]
    SLICE_X107Y118       LUT4 (Prop_lut4_I3_O)        0.124    44.335 r  si_ad_change_buffer[653]_i_7/O
                         net (fo=1, routed)           1.084    45.418    si_ad_change_buffer[653]_i_7_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I0_O)        0.124    45.542 r  si_ad_change_buffer[653]_i_4/O
                         net (fo=1, routed)           0.149    45.691    si_ad_change_buffer[653]_i_4_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I4_O)        0.124    45.815 r  si_ad_change_buffer[653]_i_1/O
                         net (fo=1, routed)           0.000    45.815    si_ad_change_buffer[653]_i_1_n_0
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.551    22.741    clk_out1
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/C
                         clock pessimism             -0.507    22.233    
                         clock uncertainty           -0.173    22.060    
    SLICE_X107Y128       FDRE (Setup_fdre_C_D)        0.031    22.091    si_ad_change_buffer_reg[653]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -45.815    
  -------------------------------------------------------------------
                         slack                                -23.724    

Slack (VIOLATED) :        -23.663ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[679]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.157ns  (logic 19.994ns (41.518%)  route 28.163ns (58.482%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.248    39.115    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y104       LUT5 (Prop_lut5_I3_O)        0.124    39.239 r  si_ad_change_buffer[784]_i_341/O
                         net (fo=4, routed)           1.017    40.257    si_ad_change_buffer[784]_i_341_n_0
    SLICE_X132Y105       LUT6 (Prop_lut6_I1_O)        0.124    40.381 r  si_ad_change_buffer[706]_i_24/O
                         net (fo=4, routed)           0.996    41.376    si_ad_change_buffer[706]_i_24_n_0
    SLICE_X126Y108       LUT6 (Prop_lut6_I3_O)        0.124    41.500 r  si_ad_change_buffer[688]_i_25/O
                         net (fo=4, routed)           0.874    42.374    si_ad_change_buffer[688]_i_25_n_0
    SLICE_X120Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.498 r  si_ad_change_buffer[678]_i_14/O
                         net (fo=4, routed)           0.990    43.489    si_ad_change_buffer[678]_i_14_n_0
    SLICE_X121Y118       LUT6 (Prop_lut6_I0_O)        0.124    43.613 r  si_ad_change_buffer[679]_i_15/O
                         net (fo=1, routed)           0.981    44.594    ROTATE_RIGHT05_in[679]
    SLICE_X121Y126       LUT6 (Prop_lut6_I5_O)        0.124    44.718 r  si_ad_change_buffer[679]_i_11/O
                         net (fo=1, routed)           0.303    45.021    si_ad_change_buffer[679]_i_11_n_0
    SLICE_X120Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.145 r  si_ad_change_buffer[679]_i_4/O
                         net (fo=1, routed)           0.488    45.634    si_ad_change_buffer[679]_i_4_n_0
    SLICE_X121Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.758 r  si_ad_change_buffer[679]_i_1/O
                         net (fo=1, routed)           0.000    45.758    si_ad_change_buffer[679]_i_1_n_0
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.173    22.063    
    SLICE_X121Y127       FDRE (Setup_fdre_C_D)        0.031    22.094    si_ad_change_buffer_reg[679]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -45.758    
  -------------------------------------------------------------------
                         slack                                -23.663    

Slack (VIOLATED) :        -23.663ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[669]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.149ns  (logic 19.994ns (41.525%)  route 28.155ns (58.475%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 22.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         1.771    38.838    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X130Y103       LUT4 (Prop_lut4_I3_O)        0.124    38.962 r  si_ad_change_buffer[683]_i_24/O
                         net (fo=4, routed)           1.237    40.199    si_ad_change_buffer[683]_i_24_n_0
    SLICE_X135Y107       LUT6 (Prop_lut6_I0_O)        0.124    40.323 r  si_ad_change_buffer[683]_i_20/O
                         net (fo=4, routed)           1.052    41.375    si_ad_change_buffer[683]_i_20_n_0
    SLICE_X129Y110       LUT6 (Prop_lut6_I0_O)        0.124    41.499 r  si_ad_change_buffer[683]_i_16/O
                         net (fo=4, routed)           0.945    42.444    si_ad_change_buffer[683]_i_16_n_0
    SLICE_X117Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.568 r  si_ad_change_buffer[671]_i_12/O
                         net (fo=4, routed)           0.905    43.473    si_ad_change_buffer[671]_i_12_n_0
    SLICE_X115Y120       LUT6 (Prop_lut6_I1_O)        0.124    43.597 r  si_ad_change_buffer[669]_i_11/O
                         net (fo=1, routed)           0.712    44.309    ROTATE_RIGHT05_in[669]
    SLICE_X115Y122       LUT4 (Prop_lut4_I3_O)        0.124    44.433 r  si_ad_change_buffer[669]_i_7/O
                         net (fo=1, routed)           0.729    45.162    si_ad_change_buffer[669]_i_7_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I0_O)        0.124    45.286 r  si_ad_change_buffer[669]_i_4/O
                         net (fo=1, routed)           0.340    45.626    si_ad_change_buffer[669]_i_4_n_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I4_O)        0.124    45.750 r  si_ad_change_buffer[669]_i_1/O
                         net (fo=1, routed)           0.000    45.750    si_ad_change_buffer[669]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.547    22.737    clk_out1
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/C
                         clock pessimism             -0.507    22.229    
                         clock uncertainty           -0.173    22.056    
    SLICE_X111Y124       FDRE (Setup_fdre_C_D)        0.031    22.087    si_ad_change_buffer_reg[669]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -45.750    
  -------------------------------------------------------------------
                         slack                                -23.663    

Slack (VIOLATED) :        -23.657ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[536]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.482ns  (logic 19.994ns (41.240%)  route 28.488ns (58.760%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 23.065 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.089    39.156    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X128Y105       LUT4 (Prop_lut4_I3_O)        0.124    39.280 r  si_ad_change_buffer[636]_i_45/O
                         net (fo=2, routed)           0.914    40.194    si_ad_change_buffer[636]_i_45_n_0
    SLICE_X129Y102       LUT6 (Prop_lut6_I3_O)        0.124    40.318 r  si_ad_change_buffer[573]_i_20/O
                         net (fo=4, routed)           1.119    41.437    si_ad_change_buffer[573]_i_20_n_0
    SLICE_X138Y98        LUT6 (Prop_lut6_I1_O)        0.124    41.561 r  si_ad_change_buffer[541]_i_23/O
                         net (fo=4, routed)           1.156    42.717    si_ad_change_buffer[541]_i_23_n_0
    SLICE_X142Y96        LUT6 (Prop_lut6_I3_O)        0.124    42.841 r  si_ad_change_buffer[537]_i_12/O
                         net (fo=4, routed)           0.922    43.764    si_ad_change_buffer[537]_i_12_n_0
    SLICE_X149Y96        LUT6 (Prop_lut6_I3_O)        0.124    43.888 r  si_ad_change_buffer[536]_i_11/O
                         net (fo=1, routed)           0.883    44.771    ROTATE_RIGHT05_in[536]
    SLICE_X154Y96        LUT4 (Prop_lut4_I3_O)        0.124    44.895 r  si_ad_change_buffer[536]_i_7/O
                         net (fo=1, routed)           0.637    45.532    si_ad_change_buffer[536]_i_7_n_0
    SLICE_X156Y96        LUT6 (Prop_lut6_I0_O)        0.124    45.656 r  si_ad_change_buffer[536]_i_4/O
                         net (fo=1, routed)           0.303    45.958    si_ad_change_buffer[536]_i_4_n_0
    SLICE_X156Y95        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[536]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[536]_i_1_n_0
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.876    23.065    clk_out1
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/C
                         clock pessimism             -0.499    22.566    
                         clock uncertainty           -0.173    22.393    
    SLICE_X156Y95        FDRE (Setup_fdre_C_D)        0.032    22.425    si_ad_change_buffer_reg[536]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.618    -0.630    clk_out1
    SLICE_X147Y110       FDRE                                         r  si_ad_change_buffer_reg[589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  si_ad_change_buffer_reg[589]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[589]
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.890    -0.403    clk_out1
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/C
                         clock pessimism             -0.214    -0.617    
    SLICE_X146Y110       FDRE (Hold_fdre_C_D)         0.059    -0.558    mem_dina_reg[589]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[593]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[593]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.616    -0.632    clk_out1
    SLICE_X147Y113       FDRE                                         r  si_ad_change_buffer_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  si_ad_change_buffer_reg[593]/Q
                         net (fo=1, routed)           0.116    -0.375    si_ad_change_buffer_reg_n_0_[593]
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.887    -0.406    clk_out1
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/C
                         clock pessimism             -0.213    -0.619    
    SLICE_X146Y113       FDRE (Hold_fdre_C_D)         0.059    -0.560    mem_dina_reg[593]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_vector_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.573    -0.675    clk_out1
    SLICE_X66Y133        FDRE                                         r  si_ad_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  si_ad_value_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.395    si_ad_value[1]
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.842    -0.451    clk_out1
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/C
                         clock pessimism             -0.211    -0.662    
    SLICE_X67Y133        FDRE (Hold_fdre_C_D)         0.070    -0.592    si_ad_value_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.574    -0.674    clk_out1
    SLICE_X67Y134        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.389    si_ad_value_vector[2]
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.659    
    SLICE_X67Y135        FDRE (Hold_fdre_C_D)         0.070    -0.589    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.945%)  route 0.166ns (54.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.621    -0.626    clk_out1
    SLICE_X83Y71         FDRE                                         r  si_ad_change_buffer_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[263]/Q
                         net (fo=1, routed)           0.166    -0.319    si_ad_change_buffer_reg_n_0_[263]
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.894    -0.399    clk_out1
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/C
                         clock pessimism             -0.192    -0.591    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.070    -0.521    mem_dina_reg[263]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[636]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.744%)  route 0.167ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y128       FDRE                                         r  si_ad_change_buffer_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[636]/Q
                         net (fo=1, routed)           0.167    -0.358    si_ad_change_buffer_reg_n_0_[636]
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.851    -0.442    clk_out1
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X118Y127       FDRE (Hold_fdre_C_D)         0.070    -0.561    mem_dina_reg[636]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.315%)  route 0.163ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y75        FDRE                                         r  si_ad_change_buffer_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[398]/Q
                         net (fo=1, routed)           0.163    -0.297    si_ad_change_buffer_reg_n_0_[398]
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.918    -0.375    clk_out1
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/C
                         clock pessimism             -0.192    -0.567    
    SLICE_X114Y76        FDRE (Hold_fdre_C_D)         0.066    -0.501    mem_dina_reg[398]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.575    -0.673    clk_out1
    SLICE_X67Y137        FDRE                                         r  si_ad_value_vector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  si_ad_value_vector_reg[8]/Q
                         net (fo=1, routed)           0.144    -0.388    si_ad_value_vector[8]
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/C
                         clock pessimism             -0.210    -0.659    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.066    -0.593    si_ad_value_bit_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.640    -0.607    clk_out1
    SLICE_X94Y67         FDRE                                         r  si_ad_change_buffer_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[327]/Q
                         net (fo=1, routed)           0.110    -0.333    si_ad_change_buffer_reg_n_0_[327]
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.913    -0.380    clk_out1
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X94Y66         FDRE (Hold_fdre_C_D)         0.052    -0.540    mem_dina_reg[327]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.752%)  route 0.174ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.612    -0.636    clk_out1
    SLICE_X38Y134        FDRE                                         r  uart_byte_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  uart_byte_in_reg[6]/Q
                         net (fo=1, routed)           0.174    -0.321    uart0/reg_snd_reg[8]_0[6]
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.883    -0.410    uart0/clk_out1
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/C
                         clock pessimism             -0.189    -0.599    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.070    -0.529    uart0/reg_snd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          812  Failing Endpoints,  Worst Slack      -23.934ns,  Total Violation   -18343.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.934ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[724]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 22.743 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         1.694    38.561    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X127Y103       LUT5 (Prop_lut5_I3_O)        0.124    38.685 r  si_ad_change_buffer[784]_i_275/O
                         net (fo=4, routed)           0.952    39.638    si_ad_change_buffer[784]_i_275_n_0
    SLICE_X134Y104       LUT6 (Prop_lut6_I3_O)        0.124    39.762 r  si_ad_change_buffer[768]_i_28/O
                         net (fo=4, routed)           1.223    40.985    si_ad_change_buffer[768]_i_28_n_0
    SLICE_X132Y109       LUT6 (Prop_lut6_I1_O)        0.124    41.109 r  si_ad_change_buffer[736]_i_24/O
                         net (fo=4, routed)           0.955    42.064    si_ad_change_buffer[736]_i_24_n_0
    SLICE_X129Y111       LUT6 (Prop_lut6_I5_O)        0.124    42.188 r  si_ad_change_buffer[725]_i_14/O
                         net (fo=4, routed)           1.025    43.213    si_ad_change_buffer[725]_i_14_n_0
    SLICE_X132Y119       LUT6 (Prop_lut6_I3_O)        0.124    43.337 r  si_ad_change_buffer[724]_i_11/O
                         net (fo=1, routed)           0.804    44.141    ROTATE_RIGHT05_in[724]
    SLICE_X132Y122       LUT6 (Prop_lut6_I5_O)        0.124    44.265 r  si_ad_change_buffer[724]_i_7/O
                         net (fo=1, routed)           1.030    45.295    si_ad_change_buffer[724]_i_7_n_0
    SLICE_X132Y125       LUT6 (Prop_lut6_I0_O)        0.124    45.419 r  si_ad_change_buffer[724]_i_4/O
                         net (fo=1, routed)           0.541    45.960    si_ad_change_buffer[724]_i_4_n_0
    SLICE_X132Y125       LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[724]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[724]_i_1_n_0
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.553    22.743    clk_out1
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/C
                         clock pessimism             -0.507    22.235    
                         clock uncertainty           -0.167    22.068    
    SLICE_X132Y125       FDRE (Setup_fdre_C_D)        0.081    22.149    si_ad_change_buffer_reg[724]
  -------------------------------------------------------------------
                         required time                         22.149    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.934    

Slack (VIOLATED) :        -23.850ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.649ns  (logic 19.870ns (40.844%)  route 28.779ns (59.156%))
  Logic Levels:           51  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 22.988 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.547    36.507    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.124    36.631 f  si_ad_change_buffer[789]_i_28/O
                         net (fo=128, routed)         1.285    37.916    si_ad_change_buffer[789]_i_28_n_0
    SLICE_X71Y117        LUT6 (Prop_lut6_I5_O)        0.124    38.040 r  si_ad_change_buffer[525]_i_20/O
                         net (fo=4, routed)           2.968    41.007    si_ad_change_buffer[525]_i_20_n_0
    SLICE_X133Y101       LUT6 (Prop_lut6_I5_O)        0.124    41.131 r  si_ad_change_buffer[525]_i_18/O
                         net (fo=4, routed)           1.433    42.564    si_ad_change_buffer[525]_i_18_n_0
    SLICE_X141Y104       LUT6 (Prop_lut6_I3_O)        0.124    42.688 r  si_ad_change_buffer[509]_i_16/O
                         net (fo=4, routed)           0.971    43.660    si_ad_change_buffer[509]_i_16_n_0
    SLICE_X150Y103       LUT6 (Prop_lut6_I5_O)        0.124    43.784 r  si_ad_change_buffer[509]_i_13/O
                         net (fo=2, routed)           1.013    44.797    si_ad_change_buffer[509]_i_13_n_0
    SLICE_X151Y91        LUT3 (Prop_lut3_I0_O)        0.124    44.921 r  si_ad_change_buffer[508]_i_9/O
                         net (fo=1, routed)           0.578    45.499    ROTATE_LEFT02_in[508]
    SLICE_X146Y92        LUT6 (Prop_lut6_I5_O)        0.124    45.623 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.503    46.126    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X152Y90        LUT5 (Prop_lut5_I4_O)        0.124    46.250 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    46.250    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.799    22.988    clk_out1
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.489    
                         clock uncertainty           -0.167    22.322    
    SLICE_X152Y90        FDRE (Setup_fdre_C_D)        0.077    22.399    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -46.250    
  -------------------------------------------------------------------
                         slack                                -23.850    

Slack (VIOLATED) :        -23.814ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.477ns  (logic 19.994ns (41.244%)  route 28.483ns (58.756%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 22.899 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.382    36.342    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I5_O)        0.124    36.466 f  si_ad_change_buffer[788]_i_23/O
                         net (fo=128, routed)         1.650    38.116    si_ad_change_buffer[788]_i_23_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.124    38.240 r  si_ad_change_buffer[364]_i_27/O
                         net (fo=4, routed)           1.650    39.890    si_ad_change_buffer[364]_i_27_n_0
    SLICE_X81Y93         LUT5 (Prop_lut5_I4_O)        0.124    40.014 r  si_ad_change_buffer[364]_i_25/O
                         net (fo=4, routed)           1.121    41.135    si_ad_change_buffer[364]_i_25_n_0
    SLICE_X82Y96         LUT6 (Prop_lut6_I5_O)        0.124    41.259 r  si_ad_change_buffer[364]_i_20/O
                         net (fo=4, routed)           1.453    42.712    si_ad_change_buffer[364]_i_20_n_0
    SLICE_X91Y89         LUT6 (Prop_lut6_I3_O)        0.124    42.836 r  si_ad_change_buffer[356]_i_15/O
                         net (fo=4, routed)           1.377    44.213    si_ad_change_buffer[356]_i_15_n_0
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124    44.337 r  si_ad_change_buffer[355]_i_11/O
                         net (fo=1, routed)           0.561    44.897    ROTATE_LEFT02_in[355]
    SLICE_X102Y74        LUT4 (Prop_lut4_I3_O)        0.124    45.021 r  si_ad_change_buffer[355]_i_9/O
                         net (fo=1, routed)           0.518    45.539    si_ad_change_buffer[355]_i_9_n_0
    SLICE_X102Y69        LUT6 (Prop_lut6_I5_O)        0.124    45.663 r  si_ad_change_buffer[355]_i_4/O
                         net (fo=1, routed)           0.291    45.954    si_ad_change_buffer[355]_i_4_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I4_O)        0.124    46.078 r  si_ad_change_buffer[355]_i_1/O
                         net (fo=1, routed)           0.000    46.078    si_ad_change_buffer[355]_i_1_n_0
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.710    22.899    clk_out1
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/C
                         clock pessimism             -0.499    22.400    
                         clock uncertainty           -0.167    22.233    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.031    22.264    si_ad_change_buffer_reg[355]
  -------------------------------------------------------------------
                         required time                         22.264    
                         arrival time                         -46.078    
  -------------------------------------------------------------------
                         slack                                -23.814    

Slack (VIOLATED) :        -23.738ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[488]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.686    36.646    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X101Y103       LUT5 (Prop_lut5_I1_O)        0.124    36.770 r  si_ad_change_buffer[381]_i_477/O
                         net (fo=128, routed)         2.116    38.886    si_ad_change_buffer[381]_i_477_n_0
    SLICE_X129Y102       LUT4 (Prop_lut4_I1_O)        0.124    39.010 r  si_ad_change_buffer[722]_i_38/O
                         net (fo=4, routed)           0.975    39.985    si_ad_change_buffer[722]_i_38_n_0
    SLICE_X131Y99        LUT6 (Prop_lut6_I5_O)        0.124    40.109 r  si_ad_change_buffer[530]_i_26/O
                         net (fo=4, routed)           1.016    41.124    si_ad_change_buffer[530]_i_26_n_0
    SLICE_X134Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.248 r  si_ad_change_buffer[497]_i_26/O
                         net (fo=4, routed)           1.252    42.501    si_ad_change_buffer[497]_i_26_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I1_O)        0.124    42.625 r  si_ad_change_buffer[490]_i_14/O
                         net (fo=4, routed)           1.256    43.881    si_ad_change_buffer[490]_i_14_n_0
    SLICE_X146Y87        LUT6 (Prop_lut6_I5_O)        0.124    44.005 r  si_ad_change_buffer[488]_i_13/O
                         net (fo=1, routed)           0.571    44.576    ROTATE_RIGHT05_in[488]
    SLICE_X147Y85        LUT4 (Prop_lut4_I3_O)        0.124    44.700 r  si_ad_change_buffer[488]_i_9/O
                         net (fo=1, routed)           0.648    45.348    si_ad_change_buffer[488]_i_9_n_0
    SLICE_X147Y85        LUT6 (Prop_lut6_I0_O)        0.124    45.472 r  si_ad_change_buffer[488]_i_4/O
                         net (fo=1, routed)           0.488    45.960    si_ad_change_buffer[488]_i_4_n_0
    SLICE_X147Y83        LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[488]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[488]_i_1_n_0
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.793    22.982    clk_out1
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.167    22.316    
    SLICE_X147Y83        FDRE (Setup_fdre_C_D)        0.029    22.345    si_ad_change_buffer_reg[488]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.738    

Slack (VIOLATED) :        -23.733ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.481ns  (logic 19.994ns (41.241%)  route 28.487ns (58.759%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 22.985 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.118    39.185    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y103       LUT4 (Prop_lut4_I3_O)        0.124    39.309 r  si_ad_change_buffer[603]_i_24/O
                         net (fo=2, routed)           1.157    40.466    si_ad_change_buffer[603]_i_24_n_0
    SLICE_X136Y99        LUT6 (Prop_lut6_I3_O)        0.124    40.590 r  si_ad_change_buffer[538]_i_26/O
                         net (fo=4, routed)           0.973    41.563    si_ad_change_buffer[538]_i_26_n_0
    SLICE_X138Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.687 r  si_ad_change_buffer[505]_i_28/O
                         net (fo=4, routed)           1.048    42.736    si_ad_change_buffer[505]_i_28_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I5_O)        0.124    42.860 r  si_ad_change_buffer[493]_i_14/O
                         net (fo=4, routed)           1.177    44.037    si_ad_change_buffer[493]_i_14_n_0
    SLICE_X146Y89        LUT6 (Prop_lut6_I3_O)        0.124    44.161 r  si_ad_change_buffer[494]_i_10/O
                         net (fo=1, routed)           0.724    44.885    ROTATE_RIGHT05_in[494]
    SLICE_X147Y86        LUT4 (Prop_lut4_I3_O)        0.124    45.009 r  si_ad_change_buffer[494]_i_7/O
                         net (fo=1, routed)           0.526    45.535    si_ad_change_buffer[494]_i_7_n_0
    SLICE_X146Y86        LUT6 (Prop_lut6_I0_O)        0.124    45.659 r  si_ad_change_buffer[494]_i_4/O
                         net (fo=1, routed)           0.299    45.958    si_ad_change_buffer[494]_i_4_n_0
    SLICE_X149Y86        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[494]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[494]_i_1_n_0
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.796    22.985    clk_out1
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/C
                         clock pessimism             -0.499    22.486    
                         clock uncertainty           -0.167    22.319    
    SLICE_X149Y86        FDRE (Setup_fdre_C_D)        0.029    22.348    si_ad_change_buffer_reg[494]
  -------------------------------------------------------------------
                         required time                         22.348    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.733    

Slack (VIOLATED) :        -23.719ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[626]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.219ns  (logic 19.994ns (41.465%)  route 28.225ns (58.535%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.081    38.948    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y102       LUT5 (Prop_lut5_I3_O)        0.124    39.072 r  si_ad_change_buffer[770]_i_43/O
                         net (fo=4, routed)           0.607    39.679    si_ad_change_buffer[770]_i_43_n_0
    SLICE_X133Y104       LUT6 (Prop_lut6_I1_O)        0.124    39.803 r  si_ad_change_buffer[643]_i_22/O
                         net (fo=4, routed)           1.168    40.971    si_ad_change_buffer[643]_i_22_n_0
    SLICE_X132Y110       LUT6 (Prop_lut6_I3_O)        0.124    41.095 r  si_ad_change_buffer[625]_i_22/O
                         net (fo=4, routed)           0.784    41.879    si_ad_change_buffer[625]_i_22_n_0
    SLICE_X126Y110       LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  si_ad_change_buffer[625]_i_14/O
                         net (fo=4, routed)           1.007    43.010    si_ad_change_buffer[625]_i_14_n_0
    SLICE_X123Y116       LUT6 (Prop_lut6_I3_O)        0.124    43.134 r  si_ad_change_buffer[626]_i_12/O
                         net (fo=1, routed)           0.843    43.977    ROTATE_RIGHT05_in[626]
    SLICE_X123Y119       LUT4 (Prop_lut4_I3_O)        0.124    44.101 r  si_ad_change_buffer[626]_i_9/O
                         net (fo=1, routed)           1.179    45.280    si_ad_change_buffer[626]_i_9_n_0
    SLICE_X121Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.404 r  si_ad_change_buffer[626]_i_4/O
                         net (fo=1, routed)           0.291    45.696    si_ad_change_buffer[626]_i_4_n_0
    SLICE_X122Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.820 r  si_ad_change_buffer[626]_i_1/O
                         net (fo=1, routed)           0.000    45.820    si_ad_change_buffer[626]_i_1_n_0
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.167    22.069    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.031    22.100    si_ad_change_buffer_reg[626]
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                         -45.820    
  -------------------------------------------------------------------
                         slack                                -23.719    

Slack (VIOLATED) :        -23.718ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[653]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.214ns  (logic 19.994ns (41.469%)  route 28.220ns (58.531%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 22.741 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.155    39.222    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y104       LUT4 (Prop_lut4_I3_O)        0.124    39.346 r  si_ad_change_buffer[731]_i_24/O
                         net (fo=4, routed)           0.778    40.124    si_ad_change_buffer[731]_i_24_n_0
    SLICE_X134Y106       LUT6 (Prop_lut6_I3_O)        0.124    40.248 r  si_ad_change_buffer[666]_i_48/O
                         net (fo=4, routed)           1.202    41.450    si_ad_change_buffer[666]_i_48_n_0
    SLICE_X119Y109       LUT6 (Prop_lut6_I0_O)        0.124    41.574 r  si_ad_change_buffer[666]_i_31/O
                         net (fo=4, routed)           0.960    42.534    si_ad_change_buffer[666]_i_31_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I5_O)        0.124    42.658 r  si_ad_change_buffer[655]_i_13/O
                         net (fo=4, routed)           0.876    43.534    si_ad_change_buffer[655]_i_13_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.124    43.658 r  si_ad_change_buffer[653]_i_10/O
                         net (fo=1, routed)           0.552    44.211    ROTATE_RIGHT05_in[653]
    SLICE_X107Y118       LUT4 (Prop_lut4_I3_O)        0.124    44.335 r  si_ad_change_buffer[653]_i_7/O
                         net (fo=1, routed)           1.084    45.418    si_ad_change_buffer[653]_i_7_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I0_O)        0.124    45.542 r  si_ad_change_buffer[653]_i_4/O
                         net (fo=1, routed)           0.149    45.691    si_ad_change_buffer[653]_i_4_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I4_O)        0.124    45.815 r  si_ad_change_buffer[653]_i_1/O
                         net (fo=1, routed)           0.000    45.815    si_ad_change_buffer[653]_i_1_n_0
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.551    22.741    clk_out1
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/C
                         clock pessimism             -0.507    22.233    
                         clock uncertainty           -0.167    22.066    
    SLICE_X107Y128       FDRE (Setup_fdre_C_D)        0.031    22.097    si_ad_change_buffer_reg[653]
  -------------------------------------------------------------------
                         required time                         22.097    
                         arrival time                         -45.815    
  -------------------------------------------------------------------
                         slack                                -23.718    

Slack (VIOLATED) :        -23.657ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[679]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.157ns  (logic 19.994ns (41.518%)  route 28.163ns (58.482%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.248    39.115    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y104       LUT5 (Prop_lut5_I3_O)        0.124    39.239 r  si_ad_change_buffer[784]_i_341/O
                         net (fo=4, routed)           1.017    40.257    si_ad_change_buffer[784]_i_341_n_0
    SLICE_X132Y105       LUT6 (Prop_lut6_I1_O)        0.124    40.381 r  si_ad_change_buffer[706]_i_24/O
                         net (fo=4, routed)           0.996    41.376    si_ad_change_buffer[706]_i_24_n_0
    SLICE_X126Y108       LUT6 (Prop_lut6_I3_O)        0.124    41.500 r  si_ad_change_buffer[688]_i_25/O
                         net (fo=4, routed)           0.874    42.374    si_ad_change_buffer[688]_i_25_n_0
    SLICE_X120Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.498 r  si_ad_change_buffer[678]_i_14/O
                         net (fo=4, routed)           0.990    43.489    si_ad_change_buffer[678]_i_14_n_0
    SLICE_X121Y118       LUT6 (Prop_lut6_I0_O)        0.124    43.613 r  si_ad_change_buffer[679]_i_15/O
                         net (fo=1, routed)           0.981    44.594    ROTATE_RIGHT05_in[679]
    SLICE_X121Y126       LUT6 (Prop_lut6_I5_O)        0.124    44.718 r  si_ad_change_buffer[679]_i_11/O
                         net (fo=1, routed)           0.303    45.021    si_ad_change_buffer[679]_i_11_n_0
    SLICE_X120Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.145 r  si_ad_change_buffer[679]_i_4/O
                         net (fo=1, routed)           0.488    45.634    si_ad_change_buffer[679]_i_4_n_0
    SLICE_X121Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.758 r  si_ad_change_buffer[679]_i_1/O
                         net (fo=1, routed)           0.000    45.758    si_ad_change_buffer[679]_i_1_n_0
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.167    22.069    
    SLICE_X121Y127       FDRE (Setup_fdre_C_D)        0.031    22.100    si_ad_change_buffer_reg[679]
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                         -45.758    
  -------------------------------------------------------------------
                         slack                                -23.657    

Slack (VIOLATED) :        -23.657ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[669]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.149ns  (logic 19.994ns (41.525%)  route 28.155ns (58.475%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 22.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         1.771    38.838    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X130Y103       LUT4 (Prop_lut4_I3_O)        0.124    38.962 r  si_ad_change_buffer[683]_i_24/O
                         net (fo=4, routed)           1.237    40.199    si_ad_change_buffer[683]_i_24_n_0
    SLICE_X135Y107       LUT6 (Prop_lut6_I0_O)        0.124    40.323 r  si_ad_change_buffer[683]_i_20/O
                         net (fo=4, routed)           1.052    41.375    si_ad_change_buffer[683]_i_20_n_0
    SLICE_X129Y110       LUT6 (Prop_lut6_I0_O)        0.124    41.499 r  si_ad_change_buffer[683]_i_16/O
                         net (fo=4, routed)           0.945    42.444    si_ad_change_buffer[683]_i_16_n_0
    SLICE_X117Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.568 r  si_ad_change_buffer[671]_i_12/O
                         net (fo=4, routed)           0.905    43.473    si_ad_change_buffer[671]_i_12_n_0
    SLICE_X115Y120       LUT6 (Prop_lut6_I1_O)        0.124    43.597 r  si_ad_change_buffer[669]_i_11/O
                         net (fo=1, routed)           0.712    44.309    ROTATE_RIGHT05_in[669]
    SLICE_X115Y122       LUT4 (Prop_lut4_I3_O)        0.124    44.433 r  si_ad_change_buffer[669]_i_7/O
                         net (fo=1, routed)           0.729    45.162    si_ad_change_buffer[669]_i_7_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I0_O)        0.124    45.286 r  si_ad_change_buffer[669]_i_4/O
                         net (fo=1, routed)           0.340    45.626    si_ad_change_buffer[669]_i_4_n_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I4_O)        0.124    45.750 r  si_ad_change_buffer[669]_i_1/O
                         net (fo=1, routed)           0.000    45.750    si_ad_change_buffer[669]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.547    22.737    clk_out1
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/C
                         clock pessimism             -0.507    22.229    
                         clock uncertainty           -0.167    22.062    
    SLICE_X111Y124       FDRE (Setup_fdre_C_D)        0.031    22.093    si_ad_change_buffer_reg[669]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                         -45.750    
  -------------------------------------------------------------------
                         slack                                -23.657    

Slack (VIOLATED) :        -23.651ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[536]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.482ns  (logic 19.994ns (41.240%)  route 28.488ns (58.760%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 23.065 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.089    39.156    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X128Y105       LUT4 (Prop_lut4_I3_O)        0.124    39.280 r  si_ad_change_buffer[636]_i_45/O
                         net (fo=2, routed)           0.914    40.194    si_ad_change_buffer[636]_i_45_n_0
    SLICE_X129Y102       LUT6 (Prop_lut6_I3_O)        0.124    40.318 r  si_ad_change_buffer[573]_i_20/O
                         net (fo=4, routed)           1.119    41.437    si_ad_change_buffer[573]_i_20_n_0
    SLICE_X138Y98        LUT6 (Prop_lut6_I1_O)        0.124    41.561 r  si_ad_change_buffer[541]_i_23/O
                         net (fo=4, routed)           1.156    42.717    si_ad_change_buffer[541]_i_23_n_0
    SLICE_X142Y96        LUT6 (Prop_lut6_I3_O)        0.124    42.841 r  si_ad_change_buffer[537]_i_12/O
                         net (fo=4, routed)           0.922    43.764    si_ad_change_buffer[537]_i_12_n_0
    SLICE_X149Y96        LUT6 (Prop_lut6_I3_O)        0.124    43.888 r  si_ad_change_buffer[536]_i_11/O
                         net (fo=1, routed)           0.883    44.771    ROTATE_RIGHT05_in[536]
    SLICE_X154Y96        LUT4 (Prop_lut4_I3_O)        0.124    44.895 r  si_ad_change_buffer[536]_i_7/O
                         net (fo=1, routed)           0.637    45.532    si_ad_change_buffer[536]_i_7_n_0
    SLICE_X156Y96        LUT6 (Prop_lut6_I0_O)        0.124    45.656 r  si_ad_change_buffer[536]_i_4/O
                         net (fo=1, routed)           0.303    45.958    si_ad_change_buffer[536]_i_4_n_0
    SLICE_X156Y95        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[536]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[536]_i_1_n_0
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.876    23.065    clk_out1
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/C
                         clock pessimism             -0.499    22.566    
                         clock uncertainty           -0.167    22.399    
    SLICE_X156Y95        FDRE (Setup_fdre_C_D)        0.032    22.431    si_ad_change_buffer_reg[536]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.618    -0.630    clk_out1
    SLICE_X147Y110       FDRE                                         r  si_ad_change_buffer_reg[589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  si_ad_change_buffer_reg[589]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[589]
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.890    -0.403    clk_out1
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/C
                         clock pessimism             -0.214    -0.617    
    SLICE_X146Y110       FDRE (Hold_fdre_C_D)         0.059    -0.558    mem_dina_reg[589]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[593]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[593]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.616    -0.632    clk_out1
    SLICE_X147Y113       FDRE                                         r  si_ad_change_buffer_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  si_ad_change_buffer_reg[593]/Q
                         net (fo=1, routed)           0.116    -0.375    si_ad_change_buffer_reg_n_0_[593]
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.887    -0.406    clk_out1
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/C
                         clock pessimism             -0.213    -0.619    
    SLICE_X146Y113       FDRE (Hold_fdre_C_D)         0.059    -0.560    mem_dina_reg[593]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_vector_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.573    -0.675    clk_out1
    SLICE_X66Y133        FDRE                                         r  si_ad_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  si_ad_value_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.395    si_ad_value[1]
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.842    -0.451    clk_out1
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/C
                         clock pessimism             -0.211    -0.662    
    SLICE_X67Y133        FDRE (Hold_fdre_C_D)         0.070    -0.592    si_ad_value_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.574    -0.674    clk_out1
    SLICE_X67Y134        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.389    si_ad_value_vector[2]
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.659    
    SLICE_X67Y135        FDRE (Hold_fdre_C_D)         0.070    -0.589    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.945%)  route 0.166ns (54.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.621    -0.626    clk_out1
    SLICE_X83Y71         FDRE                                         r  si_ad_change_buffer_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[263]/Q
                         net (fo=1, routed)           0.166    -0.319    si_ad_change_buffer_reg_n_0_[263]
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.894    -0.399    clk_out1
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/C
                         clock pessimism             -0.192    -0.591    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.070    -0.521    mem_dina_reg[263]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[636]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.744%)  route 0.167ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y128       FDRE                                         r  si_ad_change_buffer_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[636]/Q
                         net (fo=1, routed)           0.167    -0.358    si_ad_change_buffer_reg_n_0_[636]
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.851    -0.442    clk_out1
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/C
                         clock pessimism             -0.189    -0.631    
    SLICE_X118Y127       FDRE (Hold_fdre_C_D)         0.070    -0.561    mem_dina_reg[636]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.315%)  route 0.163ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y75        FDRE                                         r  si_ad_change_buffer_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[398]/Q
                         net (fo=1, routed)           0.163    -0.297    si_ad_change_buffer_reg_n_0_[398]
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.918    -0.375    clk_out1
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/C
                         clock pessimism             -0.192    -0.567    
    SLICE_X114Y76        FDRE (Hold_fdre_C_D)         0.066    -0.501    mem_dina_reg[398]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.575    -0.673    clk_out1
    SLICE_X67Y137        FDRE                                         r  si_ad_value_vector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  si_ad_value_vector_reg[8]/Q
                         net (fo=1, routed)           0.144    -0.388    si_ad_value_vector[8]
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/C
                         clock pessimism             -0.210    -0.659    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.066    -0.593    si_ad_value_bit_reg[8]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.640    -0.607    clk_out1
    SLICE_X94Y67         FDRE                                         r  si_ad_change_buffer_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[327]/Q
                         net (fo=1, routed)           0.110    -0.333    si_ad_change_buffer_reg_n_0_[327]
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.913    -0.380    clk_out1
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X94Y66         FDRE (Hold_fdre_C_D)         0.052    -0.540    mem_dina_reg[327]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.752%)  route 0.174ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.612    -0.636    clk_out1
    SLICE_X38Y134        FDRE                                         r  uart_byte_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  uart_byte_in_reg[6]/Q
                         net (fo=1, routed)           0.174    -0.321    uart0/reg_snd_reg[8]_0[6]
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.883    -0.410    uart0/clk_out1
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/C
                         clock pessimism             -0.189    -0.599    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.070    -0.529    uart0/reg_snd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y11     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y131    FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y107    FSM_onehot_si_state_frame_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          812  Failing Endpoints,  Worst Slack      -23.940ns,  Total Violation   -18348.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.940ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[724]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 22.743 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         1.694    38.561    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X127Y103       LUT5 (Prop_lut5_I3_O)        0.124    38.685 r  si_ad_change_buffer[784]_i_275/O
                         net (fo=4, routed)           0.952    39.638    si_ad_change_buffer[784]_i_275_n_0
    SLICE_X134Y104       LUT6 (Prop_lut6_I3_O)        0.124    39.762 r  si_ad_change_buffer[768]_i_28/O
                         net (fo=4, routed)           1.223    40.985    si_ad_change_buffer[768]_i_28_n_0
    SLICE_X132Y109       LUT6 (Prop_lut6_I1_O)        0.124    41.109 r  si_ad_change_buffer[736]_i_24/O
                         net (fo=4, routed)           0.955    42.064    si_ad_change_buffer[736]_i_24_n_0
    SLICE_X129Y111       LUT6 (Prop_lut6_I5_O)        0.124    42.188 r  si_ad_change_buffer[725]_i_14/O
                         net (fo=4, routed)           1.025    43.213    si_ad_change_buffer[725]_i_14_n_0
    SLICE_X132Y119       LUT6 (Prop_lut6_I3_O)        0.124    43.337 r  si_ad_change_buffer[724]_i_11/O
                         net (fo=1, routed)           0.804    44.141    ROTATE_RIGHT05_in[724]
    SLICE_X132Y122       LUT6 (Prop_lut6_I5_O)        0.124    44.265 r  si_ad_change_buffer[724]_i_7/O
                         net (fo=1, routed)           1.030    45.295    si_ad_change_buffer[724]_i_7_n_0
    SLICE_X132Y125       LUT6 (Prop_lut6_I0_O)        0.124    45.419 r  si_ad_change_buffer[724]_i_4/O
                         net (fo=1, routed)           0.541    45.960    si_ad_change_buffer[724]_i_4_n_0
    SLICE_X132Y125       LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[724]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[724]_i_1_n_0
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.553    22.743    clk_out1
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/C
                         clock pessimism             -0.507    22.235    
                         clock uncertainty           -0.173    22.062    
    SLICE_X132Y125       FDRE (Setup_fdre_C_D)        0.081    22.143    si_ad_change_buffer_reg[724]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.940    

Slack (VIOLATED) :        -23.856ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.649ns  (logic 19.870ns (40.844%)  route 28.779ns (59.156%))
  Logic Levels:           51  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 22.988 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.547    36.507    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.124    36.631 f  si_ad_change_buffer[789]_i_28/O
                         net (fo=128, routed)         1.285    37.916    si_ad_change_buffer[789]_i_28_n_0
    SLICE_X71Y117        LUT6 (Prop_lut6_I5_O)        0.124    38.040 r  si_ad_change_buffer[525]_i_20/O
                         net (fo=4, routed)           2.968    41.007    si_ad_change_buffer[525]_i_20_n_0
    SLICE_X133Y101       LUT6 (Prop_lut6_I5_O)        0.124    41.131 r  si_ad_change_buffer[525]_i_18/O
                         net (fo=4, routed)           1.433    42.564    si_ad_change_buffer[525]_i_18_n_0
    SLICE_X141Y104       LUT6 (Prop_lut6_I3_O)        0.124    42.688 r  si_ad_change_buffer[509]_i_16/O
                         net (fo=4, routed)           0.971    43.660    si_ad_change_buffer[509]_i_16_n_0
    SLICE_X150Y103       LUT6 (Prop_lut6_I5_O)        0.124    43.784 r  si_ad_change_buffer[509]_i_13/O
                         net (fo=2, routed)           1.013    44.797    si_ad_change_buffer[509]_i_13_n_0
    SLICE_X151Y91        LUT3 (Prop_lut3_I0_O)        0.124    44.921 r  si_ad_change_buffer[508]_i_9/O
                         net (fo=1, routed)           0.578    45.499    ROTATE_LEFT02_in[508]
    SLICE_X146Y92        LUT6 (Prop_lut6_I5_O)        0.124    45.623 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.503    46.126    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X152Y90        LUT5 (Prop_lut5_I4_O)        0.124    46.250 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    46.250    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.799    22.988    clk_out1
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.489    
                         clock uncertainty           -0.173    22.316    
    SLICE_X152Y90        FDRE (Setup_fdre_C_D)        0.077    22.393    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -46.250    
  -------------------------------------------------------------------
                         slack                                -23.856    

Slack (VIOLATED) :        -23.820ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.477ns  (logic 19.994ns (41.244%)  route 28.483ns (58.756%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 22.899 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.382    36.342    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I5_O)        0.124    36.466 f  si_ad_change_buffer[788]_i_23/O
                         net (fo=128, routed)         1.650    38.116    si_ad_change_buffer[788]_i_23_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.124    38.240 r  si_ad_change_buffer[364]_i_27/O
                         net (fo=4, routed)           1.650    39.890    si_ad_change_buffer[364]_i_27_n_0
    SLICE_X81Y93         LUT5 (Prop_lut5_I4_O)        0.124    40.014 r  si_ad_change_buffer[364]_i_25/O
                         net (fo=4, routed)           1.121    41.135    si_ad_change_buffer[364]_i_25_n_0
    SLICE_X82Y96         LUT6 (Prop_lut6_I5_O)        0.124    41.259 r  si_ad_change_buffer[364]_i_20/O
                         net (fo=4, routed)           1.453    42.712    si_ad_change_buffer[364]_i_20_n_0
    SLICE_X91Y89         LUT6 (Prop_lut6_I3_O)        0.124    42.836 r  si_ad_change_buffer[356]_i_15/O
                         net (fo=4, routed)           1.377    44.213    si_ad_change_buffer[356]_i_15_n_0
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124    44.337 r  si_ad_change_buffer[355]_i_11/O
                         net (fo=1, routed)           0.561    44.897    ROTATE_LEFT02_in[355]
    SLICE_X102Y74        LUT4 (Prop_lut4_I3_O)        0.124    45.021 r  si_ad_change_buffer[355]_i_9/O
                         net (fo=1, routed)           0.518    45.539    si_ad_change_buffer[355]_i_9_n_0
    SLICE_X102Y69        LUT6 (Prop_lut6_I5_O)        0.124    45.663 r  si_ad_change_buffer[355]_i_4/O
                         net (fo=1, routed)           0.291    45.954    si_ad_change_buffer[355]_i_4_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I4_O)        0.124    46.078 r  si_ad_change_buffer[355]_i_1/O
                         net (fo=1, routed)           0.000    46.078    si_ad_change_buffer[355]_i_1_n_0
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.710    22.899    clk_out1
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/C
                         clock pessimism             -0.499    22.400    
                         clock uncertainty           -0.173    22.227    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.031    22.258    si_ad_change_buffer_reg[355]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -46.078    
  -------------------------------------------------------------------
                         slack                                -23.820    

Slack (VIOLATED) :        -23.744ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[488]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.686    36.646    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X101Y103       LUT5 (Prop_lut5_I1_O)        0.124    36.770 r  si_ad_change_buffer[381]_i_477/O
                         net (fo=128, routed)         2.116    38.886    si_ad_change_buffer[381]_i_477_n_0
    SLICE_X129Y102       LUT4 (Prop_lut4_I1_O)        0.124    39.010 r  si_ad_change_buffer[722]_i_38/O
                         net (fo=4, routed)           0.975    39.985    si_ad_change_buffer[722]_i_38_n_0
    SLICE_X131Y99        LUT6 (Prop_lut6_I5_O)        0.124    40.109 r  si_ad_change_buffer[530]_i_26/O
                         net (fo=4, routed)           1.016    41.124    si_ad_change_buffer[530]_i_26_n_0
    SLICE_X134Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.248 r  si_ad_change_buffer[497]_i_26/O
                         net (fo=4, routed)           1.252    42.501    si_ad_change_buffer[497]_i_26_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I1_O)        0.124    42.625 r  si_ad_change_buffer[490]_i_14/O
                         net (fo=4, routed)           1.256    43.881    si_ad_change_buffer[490]_i_14_n_0
    SLICE_X146Y87        LUT6 (Prop_lut6_I5_O)        0.124    44.005 r  si_ad_change_buffer[488]_i_13/O
                         net (fo=1, routed)           0.571    44.576    ROTATE_RIGHT05_in[488]
    SLICE_X147Y85        LUT4 (Prop_lut4_I3_O)        0.124    44.700 r  si_ad_change_buffer[488]_i_9/O
                         net (fo=1, routed)           0.648    45.348    si_ad_change_buffer[488]_i_9_n_0
    SLICE_X147Y85        LUT6 (Prop_lut6_I0_O)        0.124    45.472 r  si_ad_change_buffer[488]_i_4/O
                         net (fo=1, routed)           0.488    45.960    si_ad_change_buffer[488]_i_4_n_0
    SLICE_X147Y83        LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[488]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[488]_i_1_n_0
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.793    22.982    clk_out1
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.173    22.310    
    SLICE_X147Y83        FDRE (Setup_fdre_C_D)        0.029    22.339    si_ad_change_buffer_reg[488]
  -------------------------------------------------------------------
                         required time                         22.339    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.744    

Slack (VIOLATED) :        -23.740ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.481ns  (logic 19.994ns (41.241%)  route 28.487ns (58.759%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 22.985 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.118    39.185    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y103       LUT4 (Prop_lut4_I3_O)        0.124    39.309 r  si_ad_change_buffer[603]_i_24/O
                         net (fo=2, routed)           1.157    40.466    si_ad_change_buffer[603]_i_24_n_0
    SLICE_X136Y99        LUT6 (Prop_lut6_I3_O)        0.124    40.590 r  si_ad_change_buffer[538]_i_26/O
                         net (fo=4, routed)           0.973    41.563    si_ad_change_buffer[538]_i_26_n_0
    SLICE_X138Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.687 r  si_ad_change_buffer[505]_i_28/O
                         net (fo=4, routed)           1.048    42.736    si_ad_change_buffer[505]_i_28_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I5_O)        0.124    42.860 r  si_ad_change_buffer[493]_i_14/O
                         net (fo=4, routed)           1.177    44.037    si_ad_change_buffer[493]_i_14_n_0
    SLICE_X146Y89        LUT6 (Prop_lut6_I3_O)        0.124    44.161 r  si_ad_change_buffer[494]_i_10/O
                         net (fo=1, routed)           0.724    44.885    ROTATE_RIGHT05_in[494]
    SLICE_X147Y86        LUT4 (Prop_lut4_I3_O)        0.124    45.009 r  si_ad_change_buffer[494]_i_7/O
                         net (fo=1, routed)           0.526    45.535    si_ad_change_buffer[494]_i_7_n_0
    SLICE_X146Y86        LUT6 (Prop_lut6_I0_O)        0.124    45.659 r  si_ad_change_buffer[494]_i_4/O
                         net (fo=1, routed)           0.299    45.958    si_ad_change_buffer[494]_i_4_n_0
    SLICE_X149Y86        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[494]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[494]_i_1_n_0
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.796    22.985    clk_out1
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/C
                         clock pessimism             -0.499    22.486    
                         clock uncertainty           -0.173    22.313    
    SLICE_X149Y86        FDRE (Setup_fdre_C_D)        0.029    22.342    si_ad_change_buffer_reg[494]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.740    

Slack (VIOLATED) :        -23.725ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[626]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.219ns  (logic 19.994ns (41.465%)  route 28.225ns (58.535%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.081    38.948    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y102       LUT5 (Prop_lut5_I3_O)        0.124    39.072 r  si_ad_change_buffer[770]_i_43/O
                         net (fo=4, routed)           0.607    39.679    si_ad_change_buffer[770]_i_43_n_0
    SLICE_X133Y104       LUT6 (Prop_lut6_I1_O)        0.124    39.803 r  si_ad_change_buffer[643]_i_22/O
                         net (fo=4, routed)           1.168    40.971    si_ad_change_buffer[643]_i_22_n_0
    SLICE_X132Y110       LUT6 (Prop_lut6_I3_O)        0.124    41.095 r  si_ad_change_buffer[625]_i_22/O
                         net (fo=4, routed)           0.784    41.879    si_ad_change_buffer[625]_i_22_n_0
    SLICE_X126Y110       LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  si_ad_change_buffer[625]_i_14/O
                         net (fo=4, routed)           1.007    43.010    si_ad_change_buffer[625]_i_14_n_0
    SLICE_X123Y116       LUT6 (Prop_lut6_I3_O)        0.124    43.134 r  si_ad_change_buffer[626]_i_12/O
                         net (fo=1, routed)           0.843    43.977    ROTATE_RIGHT05_in[626]
    SLICE_X123Y119       LUT4 (Prop_lut4_I3_O)        0.124    44.101 r  si_ad_change_buffer[626]_i_9/O
                         net (fo=1, routed)           1.179    45.280    si_ad_change_buffer[626]_i_9_n_0
    SLICE_X121Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.404 r  si_ad_change_buffer[626]_i_4/O
                         net (fo=1, routed)           0.291    45.696    si_ad_change_buffer[626]_i_4_n_0
    SLICE_X122Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.820 r  si_ad_change_buffer[626]_i_1/O
                         net (fo=1, routed)           0.000    45.820    si_ad_change_buffer[626]_i_1_n_0
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.173    22.063    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.031    22.094    si_ad_change_buffer_reg[626]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -45.820    
  -------------------------------------------------------------------
                         slack                                -23.725    

Slack (VIOLATED) :        -23.724ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[653]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.214ns  (logic 19.994ns (41.469%)  route 28.220ns (58.531%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 22.741 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.155    39.222    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y104       LUT4 (Prop_lut4_I3_O)        0.124    39.346 r  si_ad_change_buffer[731]_i_24/O
                         net (fo=4, routed)           0.778    40.124    si_ad_change_buffer[731]_i_24_n_0
    SLICE_X134Y106       LUT6 (Prop_lut6_I3_O)        0.124    40.248 r  si_ad_change_buffer[666]_i_48/O
                         net (fo=4, routed)           1.202    41.450    si_ad_change_buffer[666]_i_48_n_0
    SLICE_X119Y109       LUT6 (Prop_lut6_I0_O)        0.124    41.574 r  si_ad_change_buffer[666]_i_31/O
                         net (fo=4, routed)           0.960    42.534    si_ad_change_buffer[666]_i_31_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I5_O)        0.124    42.658 r  si_ad_change_buffer[655]_i_13/O
                         net (fo=4, routed)           0.876    43.534    si_ad_change_buffer[655]_i_13_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.124    43.658 r  si_ad_change_buffer[653]_i_10/O
                         net (fo=1, routed)           0.552    44.211    ROTATE_RIGHT05_in[653]
    SLICE_X107Y118       LUT4 (Prop_lut4_I3_O)        0.124    44.335 r  si_ad_change_buffer[653]_i_7/O
                         net (fo=1, routed)           1.084    45.418    si_ad_change_buffer[653]_i_7_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I0_O)        0.124    45.542 r  si_ad_change_buffer[653]_i_4/O
                         net (fo=1, routed)           0.149    45.691    si_ad_change_buffer[653]_i_4_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I4_O)        0.124    45.815 r  si_ad_change_buffer[653]_i_1/O
                         net (fo=1, routed)           0.000    45.815    si_ad_change_buffer[653]_i_1_n_0
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.551    22.741    clk_out1
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/C
                         clock pessimism             -0.507    22.233    
                         clock uncertainty           -0.173    22.060    
    SLICE_X107Y128       FDRE (Setup_fdre_C_D)        0.031    22.091    si_ad_change_buffer_reg[653]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -45.815    
  -------------------------------------------------------------------
                         slack                                -23.724    

Slack (VIOLATED) :        -23.663ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[679]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.157ns  (logic 19.994ns (41.518%)  route 28.163ns (58.482%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.248    39.115    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y104       LUT5 (Prop_lut5_I3_O)        0.124    39.239 r  si_ad_change_buffer[784]_i_341/O
                         net (fo=4, routed)           1.017    40.257    si_ad_change_buffer[784]_i_341_n_0
    SLICE_X132Y105       LUT6 (Prop_lut6_I1_O)        0.124    40.381 r  si_ad_change_buffer[706]_i_24/O
                         net (fo=4, routed)           0.996    41.376    si_ad_change_buffer[706]_i_24_n_0
    SLICE_X126Y108       LUT6 (Prop_lut6_I3_O)        0.124    41.500 r  si_ad_change_buffer[688]_i_25/O
                         net (fo=4, routed)           0.874    42.374    si_ad_change_buffer[688]_i_25_n_0
    SLICE_X120Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.498 r  si_ad_change_buffer[678]_i_14/O
                         net (fo=4, routed)           0.990    43.489    si_ad_change_buffer[678]_i_14_n_0
    SLICE_X121Y118       LUT6 (Prop_lut6_I0_O)        0.124    43.613 r  si_ad_change_buffer[679]_i_15/O
                         net (fo=1, routed)           0.981    44.594    ROTATE_RIGHT05_in[679]
    SLICE_X121Y126       LUT6 (Prop_lut6_I5_O)        0.124    44.718 r  si_ad_change_buffer[679]_i_11/O
                         net (fo=1, routed)           0.303    45.021    si_ad_change_buffer[679]_i_11_n_0
    SLICE_X120Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.145 r  si_ad_change_buffer[679]_i_4/O
                         net (fo=1, routed)           0.488    45.634    si_ad_change_buffer[679]_i_4_n_0
    SLICE_X121Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.758 r  si_ad_change_buffer[679]_i_1/O
                         net (fo=1, routed)           0.000    45.758    si_ad_change_buffer[679]_i_1_n_0
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.173    22.063    
    SLICE_X121Y127       FDRE (Setup_fdre_C_D)        0.031    22.094    si_ad_change_buffer_reg[679]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -45.758    
  -------------------------------------------------------------------
                         slack                                -23.663    

Slack (VIOLATED) :        -23.663ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[669]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.149ns  (logic 19.994ns (41.525%)  route 28.155ns (58.475%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 22.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         1.771    38.838    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X130Y103       LUT4 (Prop_lut4_I3_O)        0.124    38.962 r  si_ad_change_buffer[683]_i_24/O
                         net (fo=4, routed)           1.237    40.199    si_ad_change_buffer[683]_i_24_n_0
    SLICE_X135Y107       LUT6 (Prop_lut6_I0_O)        0.124    40.323 r  si_ad_change_buffer[683]_i_20/O
                         net (fo=4, routed)           1.052    41.375    si_ad_change_buffer[683]_i_20_n_0
    SLICE_X129Y110       LUT6 (Prop_lut6_I0_O)        0.124    41.499 r  si_ad_change_buffer[683]_i_16/O
                         net (fo=4, routed)           0.945    42.444    si_ad_change_buffer[683]_i_16_n_0
    SLICE_X117Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.568 r  si_ad_change_buffer[671]_i_12/O
                         net (fo=4, routed)           0.905    43.473    si_ad_change_buffer[671]_i_12_n_0
    SLICE_X115Y120       LUT6 (Prop_lut6_I1_O)        0.124    43.597 r  si_ad_change_buffer[669]_i_11/O
                         net (fo=1, routed)           0.712    44.309    ROTATE_RIGHT05_in[669]
    SLICE_X115Y122       LUT4 (Prop_lut4_I3_O)        0.124    44.433 r  si_ad_change_buffer[669]_i_7/O
                         net (fo=1, routed)           0.729    45.162    si_ad_change_buffer[669]_i_7_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I0_O)        0.124    45.286 r  si_ad_change_buffer[669]_i_4/O
                         net (fo=1, routed)           0.340    45.626    si_ad_change_buffer[669]_i_4_n_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I4_O)        0.124    45.750 r  si_ad_change_buffer[669]_i_1/O
                         net (fo=1, routed)           0.000    45.750    si_ad_change_buffer[669]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.547    22.737    clk_out1
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/C
                         clock pessimism             -0.507    22.229    
                         clock uncertainty           -0.173    22.056    
    SLICE_X111Y124       FDRE (Setup_fdre_C_D)        0.031    22.087    si_ad_change_buffer_reg[669]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -45.750    
  -------------------------------------------------------------------
                         slack                                -23.663    

Slack (VIOLATED) :        -23.657ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[536]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        48.482ns  (logic 19.994ns (41.240%)  route 28.488ns (58.760%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 23.065 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.089    39.156    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X128Y105       LUT4 (Prop_lut4_I3_O)        0.124    39.280 r  si_ad_change_buffer[636]_i_45/O
                         net (fo=2, routed)           0.914    40.194    si_ad_change_buffer[636]_i_45_n_0
    SLICE_X129Y102       LUT6 (Prop_lut6_I3_O)        0.124    40.318 r  si_ad_change_buffer[573]_i_20/O
                         net (fo=4, routed)           1.119    41.437    si_ad_change_buffer[573]_i_20_n_0
    SLICE_X138Y98        LUT6 (Prop_lut6_I1_O)        0.124    41.561 r  si_ad_change_buffer[541]_i_23/O
                         net (fo=4, routed)           1.156    42.717    si_ad_change_buffer[541]_i_23_n_0
    SLICE_X142Y96        LUT6 (Prop_lut6_I3_O)        0.124    42.841 r  si_ad_change_buffer[537]_i_12/O
                         net (fo=4, routed)           0.922    43.764    si_ad_change_buffer[537]_i_12_n_0
    SLICE_X149Y96        LUT6 (Prop_lut6_I3_O)        0.124    43.888 r  si_ad_change_buffer[536]_i_11/O
                         net (fo=1, routed)           0.883    44.771    ROTATE_RIGHT05_in[536]
    SLICE_X154Y96        LUT4 (Prop_lut4_I3_O)        0.124    44.895 r  si_ad_change_buffer[536]_i_7/O
                         net (fo=1, routed)           0.637    45.532    si_ad_change_buffer[536]_i_7_n_0
    SLICE_X156Y96        LUT6 (Prop_lut6_I0_O)        0.124    45.656 r  si_ad_change_buffer[536]_i_4/O
                         net (fo=1, routed)           0.303    45.958    si_ad_change_buffer[536]_i_4_n_0
    SLICE_X156Y95        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[536]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[536]_i_1_n_0
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.876    23.065    clk_out1
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/C
                         clock pessimism             -0.499    22.566    
                         clock uncertainty           -0.173    22.393    
    SLICE_X156Y95        FDRE (Setup_fdre_C_D)        0.032    22.425    si_ad_change_buffer_reg[536]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.618    -0.630    clk_out1
    SLICE_X147Y110       FDRE                                         r  si_ad_change_buffer_reg[589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  si_ad_change_buffer_reg[589]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[589]
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.890    -0.403    clk_out1
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/C
                         clock pessimism             -0.214    -0.617    
                         clock uncertainty            0.173    -0.444    
    SLICE_X146Y110       FDRE (Hold_fdre_C_D)         0.059    -0.385    mem_dina_reg[589]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[593]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[593]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.616    -0.632    clk_out1
    SLICE_X147Y113       FDRE                                         r  si_ad_change_buffer_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  si_ad_change_buffer_reg[593]/Q
                         net (fo=1, routed)           0.116    -0.375    si_ad_change_buffer_reg_n_0_[593]
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.887    -0.406    clk_out1
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/C
                         clock pessimism             -0.213    -0.619    
                         clock uncertainty            0.173    -0.446    
    SLICE_X146Y113       FDRE (Hold_fdre_C_D)         0.059    -0.387    mem_dina_reg[593]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_vector_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.573    -0.675    clk_out1
    SLICE_X66Y133        FDRE                                         r  si_ad_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  si_ad_value_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.395    si_ad_value[1]
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.842    -0.451    clk_out1
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/C
                         clock pessimism             -0.211    -0.662    
                         clock uncertainty            0.173    -0.489    
    SLICE_X67Y133        FDRE (Hold_fdre_C_D)         0.070    -0.419    si_ad_value_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.574    -0.674    clk_out1
    SLICE_X67Y134        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.389    si_ad_value_vector[2]
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.659    
                         clock uncertainty            0.173    -0.486    
    SLICE_X67Y135        FDRE (Hold_fdre_C_D)         0.070    -0.416    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.945%)  route 0.166ns (54.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.621    -0.626    clk_out1
    SLICE_X83Y71         FDRE                                         r  si_ad_change_buffer_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[263]/Q
                         net (fo=1, routed)           0.166    -0.319    si_ad_change_buffer_reg_n_0_[263]
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.894    -0.399    clk_out1
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/C
                         clock pessimism             -0.192    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.070    -0.348    mem_dina_reg[263]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[636]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.744%)  route 0.167ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y128       FDRE                                         r  si_ad_change_buffer_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[636]/Q
                         net (fo=1, routed)           0.167    -0.358    si_ad_change_buffer_reg_n_0_[636]
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.851    -0.442    clk_out1
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/C
                         clock pessimism             -0.189    -0.631    
                         clock uncertainty            0.173    -0.458    
    SLICE_X118Y127       FDRE (Hold_fdre_C_D)         0.070    -0.388    mem_dina_reg[636]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.315%)  route 0.163ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y75        FDRE                                         r  si_ad_change_buffer_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[398]/Q
                         net (fo=1, routed)           0.163    -0.297    si_ad_change_buffer_reg_n_0_[398]
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.918    -0.375    clk_out1
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/C
                         clock pessimism             -0.192    -0.567    
                         clock uncertainty            0.173    -0.394    
    SLICE_X114Y76        FDRE (Hold_fdre_C_D)         0.066    -0.328    mem_dina_reg[398]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.575    -0.673    clk_out1
    SLICE_X67Y137        FDRE                                         r  si_ad_value_vector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  si_ad_value_vector_reg[8]/Q
                         net (fo=1, routed)           0.144    -0.388    si_ad_value_vector[8]
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/C
                         clock pessimism             -0.210    -0.659    
                         clock uncertainty            0.173    -0.486    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.066    -0.420    si_ad_value_bit_reg[8]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.640    -0.607    clk_out1
    SLICE_X94Y67         FDRE                                         r  si_ad_change_buffer_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[327]/Q
                         net (fo=1, routed)           0.110    -0.333    si_ad_change_buffer_reg_n_0_[327]
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.913    -0.380    clk_out1
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X94Y66         FDRE (Hold_fdre_C_D)         0.052    -0.367    mem_dina_reg[327]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.752%)  route 0.174ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.612    -0.636    clk_out1
    SLICE_X38Y134        FDRE                                         r  uart_byte_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  uart_byte_in_reg[6]/Q
                         net (fo=1, routed)           0.174    -0.321    uart0/reg_snd_reg[8]_0[6]
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.883    -0.410    uart0/clk_out1
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/C
                         clock pessimism             -0.189    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.070    -0.356    uart0/reg_snd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.481ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.419ns (10.614%)  route 3.529ns (89.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.529     1.452    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 19.481    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.419ns (10.980%)  route 3.397ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.397     1.320    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.626ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.419ns (11.016%)  route 3.385ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.385     1.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 19.626    

Slack (MET) :             19.744ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.419ns (11.362%)  route 3.269ns (88.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.269     1.192    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 19.744    

Slack (MET) :             19.777ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.419ns (11.474%)  route 3.233ns (88.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.233     1.156    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 19.777    

Slack (MET) :             19.873ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.419ns (11.759%)  route 3.144ns (88.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.144     1.067    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 19.873    

Slack (MET) :             19.884ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.419ns (11.810%)  route 3.129ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.129     1.052    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 19.884    

Slack (MET) :             20.011ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.419ns (12.234%)  route 3.006ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.006     0.929    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 20.011    

Slack (MET) :             20.968ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.054%)  route 2.351ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.821    -2.505    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.518    -1.987 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.351     0.364    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 20.968    

Slack (MET) :             21.018ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.456ns (16.211%)  route 2.357ns (83.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.043 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.357     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 21.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.315%)  route 0.783ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.783     0.340    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.556%)  route 0.828ns (85.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.828     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.825%)  route 0.811ns (83.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.811     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.128ns (13.827%)  route 0.798ns (86.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDSE (Prop_fdse_C_Q)         0.128    -0.475 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.798     0.323    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.129    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.261%)  route 0.848ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.848     0.382    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.566%)  route 0.826ns (83.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.826     0.387    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.180%)  route 0.853ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.853     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.170%)  route 0.854ns (85.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.854     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.148ns (15.688%)  route 0.795ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.795     0.340    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.074%)  route 0.861ns (85.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.861     0.398    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.482ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.419ns (10.614%)  route 3.529ns (89.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.529     1.452    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 19.482    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.419ns (10.980%)  route 3.397ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.397     1.320    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.626ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.419ns (11.016%)  route 3.385ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.385     1.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 19.626    

Slack (MET) :             19.745ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.419ns (11.362%)  route 3.269ns (88.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.269     1.192    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 19.745    

Slack (MET) :             19.778ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.419ns (11.474%)  route 3.233ns (88.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.233     1.156    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 19.778    

Slack (MET) :             19.873ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.419ns (11.759%)  route 3.144ns (88.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.144     1.067    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 19.873    

Slack (MET) :             19.885ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.419ns (11.810%)  route 3.129ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.129     1.052    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 19.885    

Slack (MET) :             20.012ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.419ns (12.234%)  route 3.006ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.006     0.929    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 20.012    

Slack (MET) :             20.968ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.054%)  route 2.351ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.821    -2.505    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.518    -1.987 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.351     0.364    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 20.968    

Slack (MET) :             21.019ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.456ns (16.211%)  route 2.357ns (83.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.043 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.357     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 21.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.315%)  route 0.783ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.783     0.340    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.556%)  route 0.828ns (85.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.828     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.825%)  route 0.811ns (83.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.811     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.128ns (13.827%)  route 0.798ns (86.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDSE (Prop_fdse_C_Q)         0.128    -0.475 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.798     0.323    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.128    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.261%)  route 0.848ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.848     0.382    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.566%)  route 0.826ns (83.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.826     0.387    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.180%)  route 0.853ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.853     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.170%)  route 0.854ns (85.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.854     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.148ns (15.688%)  route 0.795ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.795     0.340    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.074%)  route 0.861ns (85.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.861     0.398    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          812  Failing Endpoints,  Worst Slack      -23.940ns,  Total Violation   -18348.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.940ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[724]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 22.743 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         1.694    38.561    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X127Y103       LUT5 (Prop_lut5_I3_O)        0.124    38.685 r  si_ad_change_buffer[784]_i_275/O
                         net (fo=4, routed)           0.952    39.638    si_ad_change_buffer[784]_i_275_n_0
    SLICE_X134Y104       LUT6 (Prop_lut6_I3_O)        0.124    39.762 r  si_ad_change_buffer[768]_i_28/O
                         net (fo=4, routed)           1.223    40.985    si_ad_change_buffer[768]_i_28_n_0
    SLICE_X132Y109       LUT6 (Prop_lut6_I1_O)        0.124    41.109 r  si_ad_change_buffer[736]_i_24/O
                         net (fo=4, routed)           0.955    42.064    si_ad_change_buffer[736]_i_24_n_0
    SLICE_X129Y111       LUT6 (Prop_lut6_I5_O)        0.124    42.188 r  si_ad_change_buffer[725]_i_14/O
                         net (fo=4, routed)           1.025    43.213    si_ad_change_buffer[725]_i_14_n_0
    SLICE_X132Y119       LUT6 (Prop_lut6_I3_O)        0.124    43.337 r  si_ad_change_buffer[724]_i_11/O
                         net (fo=1, routed)           0.804    44.141    ROTATE_RIGHT05_in[724]
    SLICE_X132Y122       LUT6 (Prop_lut6_I5_O)        0.124    44.265 r  si_ad_change_buffer[724]_i_7/O
                         net (fo=1, routed)           1.030    45.295    si_ad_change_buffer[724]_i_7_n_0
    SLICE_X132Y125       LUT6 (Prop_lut6_I0_O)        0.124    45.419 r  si_ad_change_buffer[724]_i_4/O
                         net (fo=1, routed)           0.541    45.960    si_ad_change_buffer[724]_i_4_n_0
    SLICE_X132Y125       LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[724]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[724]_i_1_n_0
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.553    22.743    clk_out1
    SLICE_X132Y125       FDRE                                         r  si_ad_change_buffer_reg[724]/C
                         clock pessimism             -0.507    22.235    
                         clock uncertainty           -0.173    22.062    
    SLICE_X132Y125       FDRE (Setup_fdre_C_D)        0.081    22.143    si_ad_change_buffer_reg[724]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.940    

Slack (VIOLATED) :        -23.856ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.649ns  (logic 19.870ns (40.844%)  route 28.779ns (59.156%))
  Logic Levels:           51  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=7 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 22.988 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.547    36.507    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X77Y112        LUT6 (Prop_lut6_I5_O)        0.124    36.631 f  si_ad_change_buffer[789]_i_28/O
                         net (fo=128, routed)         1.285    37.916    si_ad_change_buffer[789]_i_28_n_0
    SLICE_X71Y117        LUT6 (Prop_lut6_I5_O)        0.124    38.040 r  si_ad_change_buffer[525]_i_20/O
                         net (fo=4, routed)           2.968    41.007    si_ad_change_buffer[525]_i_20_n_0
    SLICE_X133Y101       LUT6 (Prop_lut6_I5_O)        0.124    41.131 r  si_ad_change_buffer[525]_i_18/O
                         net (fo=4, routed)           1.433    42.564    si_ad_change_buffer[525]_i_18_n_0
    SLICE_X141Y104       LUT6 (Prop_lut6_I3_O)        0.124    42.688 r  si_ad_change_buffer[509]_i_16/O
                         net (fo=4, routed)           0.971    43.660    si_ad_change_buffer[509]_i_16_n_0
    SLICE_X150Y103       LUT6 (Prop_lut6_I5_O)        0.124    43.784 r  si_ad_change_buffer[509]_i_13/O
                         net (fo=2, routed)           1.013    44.797    si_ad_change_buffer[509]_i_13_n_0
    SLICE_X151Y91        LUT3 (Prop_lut3_I0_O)        0.124    44.921 r  si_ad_change_buffer[508]_i_9/O
                         net (fo=1, routed)           0.578    45.499    ROTATE_LEFT02_in[508]
    SLICE_X146Y92        LUT6 (Prop_lut6_I5_O)        0.124    45.623 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.503    46.126    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X152Y90        LUT5 (Prop_lut5_I4_O)        0.124    46.250 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    46.250    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.799    22.988    clk_out1
    SLICE_X152Y90        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.489    
                         clock uncertainty           -0.173    22.316    
    SLICE_X152Y90        FDRE (Setup_fdre_C_D)        0.077    22.393    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -46.250    
  -------------------------------------------------------------------
                         slack                                -23.856    

Slack (VIOLATED) :        -23.820ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[355]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.477ns  (logic 19.994ns (41.244%)  route 28.483ns (58.756%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 22.899 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.382    36.342    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X76Y101        LUT6 (Prop_lut6_I5_O)        0.124    36.466 f  si_ad_change_buffer[788]_i_23/O
                         net (fo=128, routed)         1.650    38.116    si_ad_change_buffer[788]_i_23_n_0
    SLICE_X55Y101        LUT4 (Prop_lut4_I3_O)        0.124    38.240 r  si_ad_change_buffer[364]_i_27/O
                         net (fo=4, routed)           1.650    39.890    si_ad_change_buffer[364]_i_27_n_0
    SLICE_X81Y93         LUT5 (Prop_lut5_I4_O)        0.124    40.014 r  si_ad_change_buffer[364]_i_25/O
                         net (fo=4, routed)           1.121    41.135    si_ad_change_buffer[364]_i_25_n_0
    SLICE_X82Y96         LUT6 (Prop_lut6_I5_O)        0.124    41.259 r  si_ad_change_buffer[364]_i_20/O
                         net (fo=4, routed)           1.453    42.712    si_ad_change_buffer[364]_i_20_n_0
    SLICE_X91Y89         LUT6 (Prop_lut6_I3_O)        0.124    42.836 r  si_ad_change_buffer[356]_i_15/O
                         net (fo=4, routed)           1.377    44.213    si_ad_change_buffer[356]_i_15_n_0
    SLICE_X101Y81        LUT6 (Prop_lut6_I1_O)        0.124    44.337 r  si_ad_change_buffer[355]_i_11/O
                         net (fo=1, routed)           0.561    44.897    ROTATE_LEFT02_in[355]
    SLICE_X102Y74        LUT4 (Prop_lut4_I3_O)        0.124    45.021 r  si_ad_change_buffer[355]_i_9/O
                         net (fo=1, routed)           0.518    45.539    si_ad_change_buffer[355]_i_9_n_0
    SLICE_X102Y69        LUT6 (Prop_lut6_I5_O)        0.124    45.663 r  si_ad_change_buffer[355]_i_4/O
                         net (fo=1, routed)           0.291    45.954    si_ad_change_buffer[355]_i_4_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I4_O)        0.124    46.078 r  si_ad_change_buffer[355]_i_1/O
                         net (fo=1, routed)           0.000    46.078    si_ad_change_buffer[355]_i_1_n_0
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.710    22.899    clk_out1
    SLICE_X103Y69        FDRE                                         r  si_ad_change_buffer_reg[355]/C
                         clock pessimism             -0.499    22.400    
                         clock uncertainty           -0.173    22.227    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.031    22.258    si_ad_change_buffer_reg[355]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -46.078    
  -------------------------------------------------------------------
                         slack                                -23.820    

Slack (VIOLATED) :        -23.744ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[488]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.483ns  (logic 19.994ns (41.239%)  route 28.489ns (58.761%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.686    36.646    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X101Y103       LUT5 (Prop_lut5_I1_O)        0.124    36.770 r  si_ad_change_buffer[381]_i_477/O
                         net (fo=128, routed)         2.116    38.886    si_ad_change_buffer[381]_i_477_n_0
    SLICE_X129Y102       LUT4 (Prop_lut4_I1_O)        0.124    39.010 r  si_ad_change_buffer[722]_i_38/O
                         net (fo=4, routed)           0.975    39.985    si_ad_change_buffer[722]_i_38_n_0
    SLICE_X131Y99        LUT6 (Prop_lut6_I5_O)        0.124    40.109 r  si_ad_change_buffer[530]_i_26/O
                         net (fo=4, routed)           1.016    41.124    si_ad_change_buffer[530]_i_26_n_0
    SLICE_X134Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.248 r  si_ad_change_buffer[497]_i_26/O
                         net (fo=4, routed)           1.252    42.501    si_ad_change_buffer[497]_i_26_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I1_O)        0.124    42.625 r  si_ad_change_buffer[490]_i_14/O
                         net (fo=4, routed)           1.256    43.881    si_ad_change_buffer[490]_i_14_n_0
    SLICE_X146Y87        LUT6 (Prop_lut6_I5_O)        0.124    44.005 r  si_ad_change_buffer[488]_i_13/O
                         net (fo=1, routed)           0.571    44.576    ROTATE_RIGHT05_in[488]
    SLICE_X147Y85        LUT4 (Prop_lut4_I3_O)        0.124    44.700 r  si_ad_change_buffer[488]_i_9/O
                         net (fo=1, routed)           0.648    45.348    si_ad_change_buffer[488]_i_9_n_0
    SLICE_X147Y85        LUT6 (Prop_lut6_I0_O)        0.124    45.472 r  si_ad_change_buffer[488]_i_4/O
                         net (fo=1, routed)           0.488    45.960    si_ad_change_buffer[488]_i_4_n_0
    SLICE_X147Y83        LUT5 (Prop_lut5_I4_O)        0.124    46.084 r  si_ad_change_buffer[488]_i_1/O
                         net (fo=1, routed)           0.000    46.084    si_ad_change_buffer[488]_i_1_n_0
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.793    22.982    clk_out1
    SLICE_X147Y83        FDRE                                         r  si_ad_change_buffer_reg[488]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.173    22.310    
    SLICE_X147Y83        FDRE (Setup_fdre_C_D)        0.029    22.339    si_ad_change_buffer_reg[488]
  -------------------------------------------------------------------
                         required time                         22.339    
                         arrival time                         -46.084    
  -------------------------------------------------------------------
                         slack                                -23.744    

Slack (VIOLATED) :        -23.740ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.481ns  (logic 19.994ns (41.241%)  route 28.487ns (58.759%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 22.985 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.118    39.185    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y103       LUT4 (Prop_lut4_I3_O)        0.124    39.309 r  si_ad_change_buffer[603]_i_24/O
                         net (fo=2, routed)           1.157    40.466    si_ad_change_buffer[603]_i_24_n_0
    SLICE_X136Y99        LUT6 (Prop_lut6_I3_O)        0.124    40.590 r  si_ad_change_buffer[538]_i_26/O
                         net (fo=4, routed)           0.973    41.563    si_ad_change_buffer[538]_i_26_n_0
    SLICE_X138Y96        LUT6 (Prop_lut6_I1_O)        0.124    41.687 r  si_ad_change_buffer[505]_i_28/O
                         net (fo=4, routed)           1.048    42.736    si_ad_change_buffer[505]_i_28_n_0
    SLICE_X141Y94        LUT6 (Prop_lut6_I5_O)        0.124    42.860 r  si_ad_change_buffer[493]_i_14/O
                         net (fo=4, routed)           1.177    44.037    si_ad_change_buffer[493]_i_14_n_0
    SLICE_X146Y89        LUT6 (Prop_lut6_I3_O)        0.124    44.161 r  si_ad_change_buffer[494]_i_10/O
                         net (fo=1, routed)           0.724    44.885    ROTATE_RIGHT05_in[494]
    SLICE_X147Y86        LUT4 (Prop_lut4_I3_O)        0.124    45.009 r  si_ad_change_buffer[494]_i_7/O
                         net (fo=1, routed)           0.526    45.535    si_ad_change_buffer[494]_i_7_n_0
    SLICE_X146Y86        LUT6 (Prop_lut6_I0_O)        0.124    45.659 r  si_ad_change_buffer[494]_i_4/O
                         net (fo=1, routed)           0.299    45.958    si_ad_change_buffer[494]_i_4_n_0
    SLICE_X149Y86        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[494]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[494]_i_1_n_0
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.796    22.985    clk_out1
    SLICE_X149Y86        FDRE                                         r  si_ad_change_buffer_reg[494]/C
                         clock pessimism             -0.499    22.486    
                         clock uncertainty           -0.173    22.313    
    SLICE_X149Y86        FDRE (Setup_fdre_C_D)        0.029    22.342    si_ad_change_buffer_reg[494]
  -------------------------------------------------------------------
                         required time                         22.342    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.740    

Slack (VIOLATED) :        -23.725ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[626]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.219ns  (logic 19.994ns (41.465%)  route 28.225ns (58.535%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.081    38.948    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y102       LUT5 (Prop_lut5_I3_O)        0.124    39.072 r  si_ad_change_buffer[770]_i_43/O
                         net (fo=4, routed)           0.607    39.679    si_ad_change_buffer[770]_i_43_n_0
    SLICE_X133Y104       LUT6 (Prop_lut6_I1_O)        0.124    39.803 r  si_ad_change_buffer[643]_i_22/O
                         net (fo=4, routed)           1.168    40.971    si_ad_change_buffer[643]_i_22_n_0
    SLICE_X132Y110       LUT6 (Prop_lut6_I3_O)        0.124    41.095 r  si_ad_change_buffer[625]_i_22/O
                         net (fo=4, routed)           0.784    41.879    si_ad_change_buffer[625]_i_22_n_0
    SLICE_X126Y110       LUT6 (Prop_lut6_I0_O)        0.124    42.003 r  si_ad_change_buffer[625]_i_14/O
                         net (fo=4, routed)           1.007    43.010    si_ad_change_buffer[625]_i_14_n_0
    SLICE_X123Y116       LUT6 (Prop_lut6_I3_O)        0.124    43.134 r  si_ad_change_buffer[626]_i_12/O
                         net (fo=1, routed)           0.843    43.977    ROTATE_RIGHT05_in[626]
    SLICE_X123Y119       LUT4 (Prop_lut4_I3_O)        0.124    44.101 r  si_ad_change_buffer[626]_i_9/O
                         net (fo=1, routed)           1.179    45.280    si_ad_change_buffer[626]_i_9_n_0
    SLICE_X121Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.404 r  si_ad_change_buffer[626]_i_4/O
                         net (fo=1, routed)           0.291    45.696    si_ad_change_buffer[626]_i_4_n_0
    SLICE_X122Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.820 r  si_ad_change_buffer[626]_i_1/O
                         net (fo=1, routed)           0.000    45.820    si_ad_change_buffer[626]_i_1_n_0
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X122Y127       FDRE                                         r  si_ad_change_buffer_reg[626]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.173    22.063    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.031    22.094    si_ad_change_buffer_reg[626]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -45.820    
  -------------------------------------------------------------------
                         slack                                -23.725    

Slack (VIOLATED) :        -23.724ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[653]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.214ns  (logic 19.994ns (41.469%)  route 28.220ns (58.531%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.259ns = ( 22.741 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.155    39.222    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X136Y104       LUT4 (Prop_lut4_I3_O)        0.124    39.346 r  si_ad_change_buffer[731]_i_24/O
                         net (fo=4, routed)           0.778    40.124    si_ad_change_buffer[731]_i_24_n_0
    SLICE_X134Y106       LUT6 (Prop_lut6_I3_O)        0.124    40.248 r  si_ad_change_buffer[666]_i_48/O
                         net (fo=4, routed)           1.202    41.450    si_ad_change_buffer[666]_i_48_n_0
    SLICE_X119Y109       LUT6 (Prop_lut6_I0_O)        0.124    41.574 r  si_ad_change_buffer[666]_i_31/O
                         net (fo=4, routed)           0.960    42.534    si_ad_change_buffer[666]_i_31_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I5_O)        0.124    42.658 r  si_ad_change_buffer[655]_i_13/O
                         net (fo=4, routed)           0.876    43.534    si_ad_change_buffer[655]_i_13_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I1_O)        0.124    43.658 r  si_ad_change_buffer[653]_i_10/O
                         net (fo=1, routed)           0.552    44.211    ROTATE_RIGHT05_in[653]
    SLICE_X107Y118       LUT4 (Prop_lut4_I3_O)        0.124    44.335 r  si_ad_change_buffer[653]_i_7/O
                         net (fo=1, routed)           1.084    45.418    si_ad_change_buffer[653]_i_7_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I0_O)        0.124    45.542 r  si_ad_change_buffer[653]_i_4/O
                         net (fo=1, routed)           0.149    45.691    si_ad_change_buffer[653]_i_4_n_0
    SLICE_X107Y128       LUT5 (Prop_lut5_I4_O)        0.124    45.815 r  si_ad_change_buffer[653]_i_1/O
                         net (fo=1, routed)           0.000    45.815    si_ad_change_buffer[653]_i_1_n_0
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.551    22.741    clk_out1
    SLICE_X107Y128       FDRE                                         r  si_ad_change_buffer_reg[653]/C
                         clock pessimism             -0.507    22.233    
                         clock uncertainty           -0.173    22.060    
    SLICE_X107Y128       FDRE (Setup_fdre_C_D)        0.031    22.091    si_ad_change_buffer_reg[653]
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -45.815    
  -------------------------------------------------------------------
                         slack                                -23.724    

Slack (VIOLATED) :        -23.663ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[679]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.157ns  (logic 19.994ns (41.518%)  route 28.163ns (58.482%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 22.744 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.783    36.743    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X103Y102       LUT6 (Prop_lut6_I5_O)        0.124    36.867 r  si_ad_change_buffer[381]_i_478/O
                         net (fo=128, routed)         2.248    39.115    si_ad_change_buffer[381]_i_478_n_0
    SLICE_X132Y104       LUT5 (Prop_lut5_I3_O)        0.124    39.239 r  si_ad_change_buffer[784]_i_341/O
                         net (fo=4, routed)           1.017    40.257    si_ad_change_buffer[784]_i_341_n_0
    SLICE_X132Y105       LUT6 (Prop_lut6_I1_O)        0.124    40.381 r  si_ad_change_buffer[706]_i_24/O
                         net (fo=4, routed)           0.996    41.376    si_ad_change_buffer[706]_i_24_n_0
    SLICE_X126Y108       LUT6 (Prop_lut6_I3_O)        0.124    41.500 r  si_ad_change_buffer[688]_i_25/O
                         net (fo=4, routed)           0.874    42.374    si_ad_change_buffer[688]_i_25_n_0
    SLICE_X120Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.498 r  si_ad_change_buffer[678]_i_14/O
                         net (fo=4, routed)           0.990    43.489    si_ad_change_buffer[678]_i_14_n_0
    SLICE_X121Y118       LUT6 (Prop_lut6_I0_O)        0.124    43.613 r  si_ad_change_buffer[679]_i_15/O
                         net (fo=1, routed)           0.981    44.594    ROTATE_RIGHT05_in[679]
    SLICE_X121Y126       LUT6 (Prop_lut6_I5_O)        0.124    44.718 r  si_ad_change_buffer[679]_i_11/O
                         net (fo=1, routed)           0.303    45.021    si_ad_change_buffer[679]_i_11_n_0
    SLICE_X120Y127       LUT6 (Prop_lut6_I0_O)        0.124    45.145 r  si_ad_change_buffer[679]_i_4/O
                         net (fo=1, routed)           0.488    45.634    si_ad_change_buffer[679]_i_4_n_0
    SLICE_X121Y127       LUT5 (Prop_lut5_I4_O)        0.124    45.758 r  si_ad_change_buffer[679]_i_1/O
                         net (fo=1, routed)           0.000    45.758    si_ad_change_buffer[679]_i_1_n_0
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.554    22.744    clk_out1
    SLICE_X121Y127       FDRE                                         r  si_ad_change_buffer_reg[679]/C
                         clock pessimism             -0.507    22.236    
                         clock uncertainty           -0.173    22.063    
    SLICE_X121Y127       FDRE (Setup_fdre_C_D)        0.031    22.094    si_ad_change_buffer_reg[679]
  -------------------------------------------------------------------
                         required time                         22.094    
                         arrival time                         -45.758    
  -------------------------------------------------------------------
                         slack                                -23.663    

Slack (VIOLATED) :        -23.663ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[669]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.149ns  (logic 19.994ns (41.525%)  route 28.155ns (58.475%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.263ns = ( 22.737 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         1.771    38.838    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X130Y103       LUT4 (Prop_lut4_I3_O)        0.124    38.962 r  si_ad_change_buffer[683]_i_24/O
                         net (fo=4, routed)           1.237    40.199    si_ad_change_buffer[683]_i_24_n_0
    SLICE_X135Y107       LUT6 (Prop_lut6_I0_O)        0.124    40.323 r  si_ad_change_buffer[683]_i_20/O
                         net (fo=4, routed)           1.052    41.375    si_ad_change_buffer[683]_i_20_n_0
    SLICE_X129Y110       LUT6 (Prop_lut6_I0_O)        0.124    41.499 r  si_ad_change_buffer[683]_i_16/O
                         net (fo=4, routed)           0.945    42.444    si_ad_change_buffer[683]_i_16_n_0
    SLICE_X117Y112       LUT6 (Prop_lut6_I5_O)        0.124    42.568 r  si_ad_change_buffer[671]_i_12/O
                         net (fo=4, routed)           0.905    43.473    si_ad_change_buffer[671]_i_12_n_0
    SLICE_X115Y120       LUT6 (Prop_lut6_I1_O)        0.124    43.597 r  si_ad_change_buffer[669]_i_11/O
                         net (fo=1, routed)           0.712    44.309    ROTATE_RIGHT05_in[669]
    SLICE_X115Y122       LUT4 (Prop_lut4_I3_O)        0.124    44.433 r  si_ad_change_buffer[669]_i_7/O
                         net (fo=1, routed)           0.729    45.162    si_ad_change_buffer[669]_i_7_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I0_O)        0.124    45.286 r  si_ad_change_buffer[669]_i_4/O
                         net (fo=1, routed)           0.340    45.626    si_ad_change_buffer[669]_i_4_n_0
    SLICE_X111Y124       LUT5 (Prop_lut5_I4_O)        0.124    45.750 r  si_ad_change_buffer[669]_i_1/O
                         net (fo=1, routed)           0.000    45.750    si_ad_change_buffer[669]_i_1_n_0
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.547    22.737    clk_out1
    SLICE_X111Y124       FDRE                                         r  si_ad_change_buffer_reg[669]/C
                         clock pessimism             -0.507    22.229    
                         clock uncertainty           -0.173    22.056    
    SLICE_X111Y124       FDRE (Setup_fdre_C_D)        0.031    22.087    si_ad_change_buffer_reg[669]
  -------------------------------------------------------------------
                         required time                         22.087    
                         arrival time                         -45.750    
  -------------------------------------------------------------------
                         slack                                -23.663    

Slack (VIOLATED) :        -23.657ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[536]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.482ns  (logic 19.994ns (41.240%)  route 28.488ns (58.760%))
  Logic Levels:           52  (CARRY4=26 DSP48E1=1 LUT1=1 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 23.065 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.927    -2.399    clk_out1
    DSP48_X3Y38          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.807 r  COUNT2/PCOUT[47]
                         net (fo=1, routed)           0.002     1.809    COUNT2_n_106
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     3.327 f  COUNT2__0/P[1]
                         net (fo=13, routed)          0.853     4.180    COUNT2__1[18]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.304 r  si_ad_change_buffer[799]_i_994/O
                         net (fo=1, routed)           0.000     4.304    si_ad_change_buffer[799]_i_994_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.882 f  si_ad_change_buffer_reg[799]_i_781/O[2]
                         net (fo=11, routed)          0.549     5.430    si_ad_change_buffer_reg[799]_i_781_n_5
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.301     5.731 f  si_ad_change_buffer[799]_i_829/O
                         net (fo=23, routed)          0.855     6.586    si_ad_change_buffer[799]_i_829_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.710 r  si_ad_change_buffer[799]_i_686/O
                         net (fo=2, routed)           0.877     7.587    si_ad_change_buffer[799]_i_686_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.113 r  si_ad_change_buffer_reg[799]_i_701/CO[3]
                         net (fo=1, routed)           0.000     8.113    si_ad_change_buffer_reg[799]_i_701_n_0
    SLICE_X65Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.352 r  si_ad_change_buffer_reg[799]_i_819/O[2]
                         net (fo=4, routed)           1.245     9.597    si_ad_change_buffer_reg[799]_i_819_n_5
    SLICE_X70Y97         LUT5 (Prop_lut5_I0_O)        0.302     9.899 r  si_ad_change_buffer[799]_i_718/O
                         net (fo=1, routed)           0.339    10.238    si_ad_change_buffer[799]_i_718_n_0
    SLICE_X68Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.642 r  si_ad_change_buffer_reg[799]_i_418/CO[3]
                         net (fo=1, routed)           0.000    10.642    si_ad_change_buffer_reg[799]_i_418_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.861 r  si_ad_change_buffer_reg[799]_i_396/O[0]
                         net (fo=3, routed)           0.764    11.626    si_ad_change_buffer_reg[799]_i_396_n_7
    SLICE_X70Y95         LUT3 (Prop_lut3_I2_O)        0.295    11.921 r  si_ad_change_buffer[799]_i_420/O
                         net (fo=2, routed)           0.317    12.238    si_ad_change_buffer[799]_i_420_n_0
    SLICE_X70Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  si_ad_change_buffer[799]_i_183/O
                         net (fo=2, routed)           0.989    13.351    si_ad_change_buffer[799]_i_183_n_0
    SLICE_X71Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.736 r  si_ad_change_buffer_reg[799]_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.736    si_ad_change_buffer_reg[799]_i_81_n_0
    SLICE_X71Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.958 r  si_ad_change_buffer_reg[799]_i_79/O[0]
                         net (fo=11, routed)          1.028    14.986    si_ad_change_buffer_reg[799]_i_79_n_7
    SLICE_X70Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    15.798 r  si_ad_change_buffer_reg[799]_i_1393/CO[3]
                         net (fo=1, routed)           0.000    15.798    si_ad_change_buffer_reg[799]_i_1393_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.113 r  si_ad_change_buffer_reg[799]_i_1309/O[3]
                         net (fo=3, routed)           0.771    16.884    si_ad_change_buffer_reg[799]_i_1309_n_4
    SLICE_X64Y105        LUT4 (Prop_lut4_I0_O)        0.307    17.191 r  si_ad_change_buffer[799]_i_1304/O
                         net (fo=1, routed)           0.476    17.667    si_ad_change_buffer[799]_i_1304_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.193 r  si_ad_change_buffer_reg[799]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    18.193    si_ad_change_buffer_reg[799]_i_1151_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.307 r  si_ad_change_buffer_reg[799]_i_983/CO[3]
                         net (fo=1, routed)           0.000    18.307    si_ad_change_buffer_reg[799]_i_983_n_0
    SLICE_X65Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.421 r  si_ad_change_buffer_reg[799]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.421    si_ad_change_buffer_reg[799]_i_770_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.535 r  si_ad_change_buffer_reg[799]_i_602/CO[3]
                         net (fo=1, routed)           0.000    18.535    si_ad_change_buffer_reg[799]_i_602_n_0
    SLICE_X65Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.649 r  si_ad_change_buffer_reg[799]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.649    si_ad_change_buffer_reg[799]_i_387_n_0
    SLICE_X65Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.920 f  si_ad_change_buffer_reg[799]_i_166/CO[0]
                         net (fo=1, routed)           0.615    19.534    si_ad_change_buffer_reg[799]_i_166_n_3
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.373    19.907 r  si_ad_change_buffer[799]_i_78/O
                         net (fo=115, routed)         0.581    20.489    si_ad_change_buffer[799]_i_78_n_0
    SLICE_X74Y104        LUT3 (Prop_lut3_I1_O)        0.124    20.613 r  si_ad_change_buffer[799]_i_177/O
                         net (fo=5, routed)           0.566    21.179    si_ad_change_buffer[799]_i_177_n_0
    SLICE_X74Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.774 r  si_ad_change_buffer_reg[799]_i_80/CO[3]
                         net (fo=1, routed)           0.000    21.774    si_ad_change_buffer_reg[799]_i_80_n_0
    SLICE_X74Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.891 r  si_ad_change_buffer_reg[799]_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.891    si_ad_change_buffer_reg[799]_i_239_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.130 r  si_ad_change_buffer_reg[381]_i_497/O[2]
                         net (fo=2, routed)           0.825    22.955    COUNT0[11]
    SLICE_X76Y100        LUT5 (Prop_lut5_I3_O)        0.301    23.256 r  si_ad_change_buffer[799]_i_969/O
                         net (fo=23, routed)          1.169    24.425    COUNT[11]
    SLICE_X80Y100        LUT3 (Prop_lut3_I0_O)        0.124    24.549 r  si_ad_change_buffer[799]_i_1377/O
                         net (fo=1, routed)           0.570    25.118    si_ad_change_buffer[799]_i_1377_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.516 r  si_ad_change_buffer_reg[799]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    25.516    si_ad_change_buffer_reg[799]_i_1278_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.850 r  si_ad_change_buffer_reg[799]_i_1150/O[1]
                         net (fo=3, routed)           0.640    26.490    si_ad_change_buffer_reg[799]_i_1150_n_6
    SLICE_X82Y101        LUT3 (Prop_lut3_I2_O)        0.303    26.793 r  si_ad_change_buffer[799]_i_1130/O
                         net (fo=1, routed)           0.816    27.609    si_ad_change_buffer[799]_i_1130_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.013 r  si_ad_change_buffer_reg[799]_i_957/CO[3]
                         net (fo=1, routed)           0.000    28.013    si_ad_change_buffer_reg[799]_i_957_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.252 r  si_ad_change_buffer_reg[799]_i_767/O[2]
                         net (fo=3, routed)           0.569    28.821    si_ad_change_buffer_reg[799]_i_767_n_5
    SLICE_X87Y102        LUT3 (Prop_lut3_I1_O)        0.301    29.122 r  si_ad_change_buffer[799]_i_578/O
                         net (fo=1, routed)           0.537    29.660    si_ad_change_buffer[799]_i_578_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.186 r  si_ad_change_buffer_reg[799]_i_241/CO[3]
                         net (fo=1, routed)           0.000    30.186    si_ad_change_buffer_reg[799]_i_241_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.520 r  si_ad_change_buffer_reg[799]_i_240/O[1]
                         net (fo=3, routed)           0.711    31.231    si_ad_change_buffer_reg[799]_i_240_n_6
    SLICE_X86Y102        LUT2 (Prop_lut2_I0_O)        0.303    31.534 r  si_ad_change_buffer[381]_i_514/O
                         net (fo=1, routed)           0.000    31.534    si_ad_change_buffer[381]_i_514_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.958 r  si_ad_change_buffer_reg[381]_i_498/O[1]
                         net (fo=1, routed)           0.574    32.533    si_ad_change_buffer_reg[381]_i_498_n_6
    SLICE_X86Y100        LUT6 (Prop_lut6_I5_O)        0.303    32.836 r  si_ad_change_buffer[381]_i_473/O
                         net (fo=1, routed)           0.000    32.836    si_ad_change_buffer[381]_i_473_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.416 r  si_ad_change_buffer_reg[381]_i_193/O[2]
                         net (fo=95, routed)          1.243    34.658    si_ad_change_buffer_reg[381]_i_193_n_5
    SLICE_X82Y104        LUT6 (Prop_lut6_I1_O)        0.302    34.960 r  si_ad_change_buffer[799]_i_235/O
                         net (fo=56, routed)          1.982    36.943    si_ad_change_buffer[799]_i_235_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124    37.067 f  si_ad_change_buffer[381]_i_475/O
                         net (fo=128, routed)         2.089    39.156    si_ad_change_buffer[381]_i_475_n_0
    SLICE_X128Y105       LUT4 (Prop_lut4_I3_O)        0.124    39.280 r  si_ad_change_buffer[636]_i_45/O
                         net (fo=2, routed)           0.914    40.194    si_ad_change_buffer[636]_i_45_n_0
    SLICE_X129Y102       LUT6 (Prop_lut6_I3_O)        0.124    40.318 r  si_ad_change_buffer[573]_i_20/O
                         net (fo=4, routed)           1.119    41.437    si_ad_change_buffer[573]_i_20_n_0
    SLICE_X138Y98        LUT6 (Prop_lut6_I1_O)        0.124    41.561 r  si_ad_change_buffer[541]_i_23/O
                         net (fo=4, routed)           1.156    42.717    si_ad_change_buffer[541]_i_23_n_0
    SLICE_X142Y96        LUT6 (Prop_lut6_I3_O)        0.124    42.841 r  si_ad_change_buffer[537]_i_12/O
                         net (fo=4, routed)           0.922    43.764    si_ad_change_buffer[537]_i_12_n_0
    SLICE_X149Y96        LUT6 (Prop_lut6_I3_O)        0.124    43.888 r  si_ad_change_buffer[536]_i_11/O
                         net (fo=1, routed)           0.883    44.771    ROTATE_RIGHT05_in[536]
    SLICE_X154Y96        LUT4 (Prop_lut4_I3_O)        0.124    44.895 r  si_ad_change_buffer[536]_i_7/O
                         net (fo=1, routed)           0.637    45.532    si_ad_change_buffer[536]_i_7_n_0
    SLICE_X156Y96        LUT6 (Prop_lut6_I0_O)        0.124    45.656 r  si_ad_change_buffer[536]_i_4/O
                         net (fo=1, routed)           0.303    45.958    si_ad_change_buffer[536]_i_4_n_0
    SLICE_X156Y95        LUT5 (Prop_lut5_I4_O)        0.124    46.082 r  si_ad_change_buffer[536]_i_1/O
                         net (fo=1, routed)           0.000    46.082    si_ad_change_buffer[536]_i_1_n_0
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.876    23.065    clk_out1
    SLICE_X156Y95        FDRE                                         r  si_ad_change_buffer_reg[536]/C
                         clock pessimism             -0.499    22.566    
                         clock uncertainty           -0.173    22.393    
    SLICE_X156Y95        FDRE (Setup_fdre_C_D)        0.032    22.425    si_ad_change_buffer_reg[536]
  -------------------------------------------------------------------
                         required time                         22.425    
                         arrival time                         -46.082    
  -------------------------------------------------------------------
                         slack                                -23.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.618    -0.630    clk_out1
    SLICE_X147Y110       FDRE                                         r  si_ad_change_buffer_reg[589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  si_ad_change_buffer_reg[589]/Q
                         net (fo=1, routed)           0.116    -0.373    si_ad_change_buffer_reg_n_0_[589]
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.890    -0.403    clk_out1
    SLICE_X146Y110       FDRE                                         r  mem_dina_reg[589]/C
                         clock pessimism             -0.214    -0.617    
                         clock uncertainty            0.173    -0.444    
    SLICE_X146Y110       FDRE (Hold_fdre_C_D)         0.059    -0.385    mem_dina_reg[589]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[593]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[593]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.616    -0.632    clk_out1
    SLICE_X147Y113       FDRE                                         r  si_ad_change_buffer_reg[593]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  si_ad_change_buffer_reg[593]/Q
                         net (fo=1, routed)           0.116    -0.375    si_ad_change_buffer_reg_n_0_[593]
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.887    -0.406    clk_out1
    SLICE_X146Y113       FDRE                                         r  mem_dina_reg[593]/C
                         clock pessimism             -0.213    -0.619    
                         clock uncertainty            0.173    -0.446    
    SLICE_X146Y113       FDRE (Hold_fdre_C_D)         0.059    -0.387    mem_dina_reg[593]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_vector_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.573    -0.675    clk_out1
    SLICE_X66Y133        FDRE                                         r  si_ad_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  si_ad_value_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.395    si_ad_value[1]
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.842    -0.451    clk_out1
    SLICE_X67Y133        FDRE                                         r  si_ad_value_vector_reg[1]/C
                         clock pessimism             -0.211    -0.662    
                         clock uncertainty            0.173    -0.489    
    SLICE_X67Y133        FDRE (Hold_fdre_C_D)         0.070    -0.419    si_ad_value_vector_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.574    -0.674    clk_out1
    SLICE_X67Y134        FDRE                                         r  si_ad_value_vector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  si_ad_value_vector_reg[2]/Q
                         net (fo=1, routed)           0.144    -0.389    si_ad_value_vector[2]
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y135        FDRE                                         r  si_ad_value_bit_reg[2]/C
                         clock pessimism             -0.210    -0.659    
                         clock uncertainty            0.173    -0.486    
    SLICE_X67Y135        FDRE (Hold_fdre_C_D)         0.070    -0.416    si_ad_value_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[263]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.945%)  route 0.166ns (54.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.621    -0.626    clk_out1
    SLICE_X83Y71         FDRE                                         r  si_ad_change_buffer_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[263]/Q
                         net (fo=1, routed)           0.166    -0.319    si_ad_change_buffer_reg_n_0_[263]
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.894    -0.399    clk_out1
    SLICE_X78Y72         FDRE                                         r  mem_dina_reg[263]/C
                         clock pessimism             -0.192    -0.591    
                         clock uncertainty            0.173    -0.418    
    SLICE_X78Y72         FDRE (Hold_fdre_C_D)         0.070    -0.348    mem_dina_reg[263]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[636]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.744%)  route 0.167ns (54.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.582    -0.666    clk_out1
    SLICE_X113Y128       FDRE                                         r  si_ad_change_buffer_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  si_ad_change_buffer_reg[636]/Q
                         net (fo=1, routed)           0.167    -0.358    si_ad_change_buffer_reg_n_0_[636]
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.851    -0.442    clk_out1
    SLICE_X118Y127       FDRE                                         r  mem_dina_reg[636]/C
                         clock pessimism             -0.189    -0.631    
                         clock uncertainty            0.173    -0.458    
    SLICE_X118Y127       FDRE (Hold_fdre_C_D)         0.070    -0.388    mem_dina_reg[636]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.315%)  route 0.163ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.646    -0.601    clk_out1
    SLICE_X119Y75        FDRE                                         r  si_ad_change_buffer_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  si_ad_change_buffer_reg[398]/Q
                         net (fo=1, routed)           0.163    -0.297    si_ad_change_buffer_reg_n_0_[398]
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.918    -0.375    clk_out1
    SLICE_X114Y76        FDRE                                         r  mem_dina_reg[398]/C
                         clock pessimism             -0.192    -0.567    
                         clock uncertainty            0.173    -0.394    
    SLICE_X114Y76        FDRE (Hold_fdre_C_D)         0.066    -0.328    mem_dina_reg[398]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.575    -0.673    clk_out1
    SLICE_X67Y137        FDRE                                         r  si_ad_value_vector_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  si_ad_value_vector_reg[8]/Q
                         net (fo=1, routed)           0.144    -0.388    si_ad_value_vector[8]
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.844    -0.449    clk_out1
    SLICE_X67Y136        FDRE                                         r  si_ad_value_bit_reg[8]/C
                         clock pessimism             -0.210    -0.659    
                         clock uncertainty            0.173    -0.486    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.066    -0.420    si_ad_value_bit_reg[8]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[327]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.640    -0.607    clk_out1
    SLICE_X94Y67         FDRE                                         r  si_ad_change_buffer_reg[327]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[327]/Q
                         net (fo=1, routed)           0.110    -0.333    si_ad_change_buffer_reg_n_0_[327]
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.913    -0.380    clk_out1
    SLICE_X94Y66         FDRE                                         r  mem_dina_reg[327]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X94Y66         FDRE (Hold_fdre_C_D)         0.052    -0.367    mem_dina_reg[327]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_byte_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/reg_snd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.752%)  route 0.174ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.612    -0.636    clk_out1
    SLICE_X38Y134        FDRE                                         r  uart_byte_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  uart_byte_in_reg[6]/Q
                         net (fo=1, routed)           0.174    -0.321    uart0/reg_snd_reg[8]_0[6]
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.883    -0.410    uart0/clk_out1
    SLICE_X37Y135        FDRE                                         r  uart0/reg_snd_reg[7]/C
                         clock pessimism             -0.189    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.070    -0.356    uart0/reg_snd_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       19.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.481ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.419ns (10.614%)  route 3.529ns (89.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.529     1.452    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 19.481    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.419ns (10.980%)  route 3.397ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.397     1.320    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.626ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.419ns (11.016%)  route 3.385ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.385     1.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 19.626    

Slack (MET) :             19.744ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.419ns (11.362%)  route 3.269ns (88.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.269     1.192    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 19.744    

Slack (MET) :             19.777ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.419ns (11.474%)  route 3.233ns (88.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.233     1.156    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 19.777    

Slack (MET) :             19.873ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.419ns (11.759%)  route 3.144ns (88.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.144     1.067    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 19.873    

Slack (MET) :             19.884ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.419ns (11.810%)  route 3.129ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.129     1.052    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 19.884    

Slack (MET) :             20.011ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.419ns (12.234%)  route 3.006ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.006     0.929    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 20.011    

Slack (MET) :             20.968ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.054%)  route 2.351ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.821    -2.505    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.518    -1.987 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.351     0.364    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 20.968    

Slack (MET) :             21.018ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.456ns (16.211%)  route 2.357ns (83.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.043 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.357     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 21.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.315%)  route 0.783ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.783     0.340    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.556%)  route 0.828ns (85.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.828     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.825%)  route 0.811ns (83.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.811     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.128ns (13.827%)  route 0.798ns (86.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDSE (Prop_fdse_C_Q)         0.128    -0.475 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.798     0.323    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.129    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.261%)  route 0.848ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.848     0.382    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.566%)  route 0.826ns (83.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.826     0.387    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.180%)  route 0.853ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.853     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.170%)  route 0.854ns (85.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.854     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.148ns (15.688%)  route 0.795ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.795     0.340    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.074%)  route 0.861ns (85.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.861     0.398    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       19.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.482ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.419ns (10.614%)  route 3.529ns (89.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.529     1.452    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 19.482    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.419ns (10.980%)  route 3.397ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.397     1.320    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.626ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.419ns (11.016%)  route 3.385ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.385     1.308    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 19.626    

Slack (MET) :             19.745ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.419ns (11.362%)  route 3.269ns (88.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.269     1.192    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 19.745    

Slack (MET) :             19.778ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.419ns (11.474%)  route 3.233ns (88.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.233     1.156    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 19.778    

Slack (MET) :             19.873ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.419ns (11.759%)  route 3.144ns (88.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.144     1.067    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 19.873    

Slack (MET) :             19.885ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.419ns (11.810%)  route 3.129ns (88.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.129     1.052    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 19.885    

Slack (MET) :             20.012ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.419ns (12.234%)  route 3.006ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.830    -2.496    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y139       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y139       FDPE (Prop_fdpe_C_Q)         0.419    -2.077 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.006     0.929    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 20.012    

Slack (MET) :             20.968ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.518ns (18.054%)  route 2.351ns (81.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.821    -2.505    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.518    -1.987 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           2.351     0.364    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 20.968    

Slack (MET) :             21.019ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.456ns (16.211%)  route 2.357ns (83.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.043 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.357     0.314    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 21.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.315%)  route 0.783ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.783     0.340    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.141ns (14.556%)  route 0.828ns (85.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.828     0.365    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.825%)  route 0.811ns (83.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y131       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164    -0.443 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.811     0.368    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.128ns (13.827%)  route 0.798ns (86.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X159Y138       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDSE (Prop_fdse_C_Q)         0.128    -0.475 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.798     0.323    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.128    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.261%)  route 0.848ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.641    -0.607    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y131       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.848     0.382    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.164ns (16.566%)  route 0.826ns (83.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.645    -0.603    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X158Y138       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.826     0.387    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.141ns (14.180%)  route 0.853ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.853     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.141ns (14.170%)  route 0.854ns (85.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.854     0.391    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.148ns (15.688%)  route 0.795ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=3, routed)           0.795     0.340    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.074%)  route 0.861ns (85.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=3, routed)           0.861     0.398    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster_0
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.530    21.761    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.761    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.748    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.517    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.530    21.761    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.761    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.575    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.126ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.715    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.126    

Slack (MET) :             23.172ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.530    21.761    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.761    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.572    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.575    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.132ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.132    

Slack (MET) :             23.132ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.132    

Slack (MET) :             23.132ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.132    

Slack (MET) :             23.132ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.576    21.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.721    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.132    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.336%)  route 0.625ns (56.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.812    -2.514    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.478    -2.036 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.625    -1.411    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.530    21.767    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.767    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                 23.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.145    -0.745    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.741%)  route 0.234ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.635    -0.613    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X162Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDPE (Prop_fdpe_C_Q)         0.148    -0.465 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.234    -0.231    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3057, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.148    -0.748    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.517    





