<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Embedded from Scratch: mpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded from Scratch
   &#160;<span id="projectnumber">Project</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mpu_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>MMIO addresses and common enums/structs for working with the memory protection unit.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="arm_8h_source.html">arm.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for mpu.h:</div>
<div class="dyncontent">
<div class="center"><img src="mpu_8h__incl.png" border="0" usemap="#ampu_8h" alt=""/></div>
<map name="ampu_8h" id="ampu_8h">
<area shape="rect" title="MMIO addresses and common enums/structs for working with the memory protection unit." alt="" coords="5,5,68,32"/>
<area shape="rect" href="arm_8h.html" title="Macro definitions, typedefs, and aliases for common ARM functionality." alt="" coords="7,80,67,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="mpu_8h__dep__incl.png" border="0" usemap="#ampu_8hdep" alt=""/></div>
<map name="ampu_8hdep" id="ampu_8hdep">
<area shape="rect" title="MMIO addresses and common enums/structs for working with the memory protection unit." alt="" coords="108,5,171,32"/>
<area shape="rect" href="multitask_8h.html" title="Stores syscall function prototypes and kernel level structs for managing inter&#45;process states." alt="" coords="91,80,187,107"/>
<area shape="rect" href="mpu_8c.html" title="Helper functions for managing the MPU and using its peripheral registers in the SCS." alt="" coords="5,155,68,181"/>
<area shape="rect" href="kernel_8c.html" title="Entry point of the code with a singular main function defined." alt="" coords="212,80,285,107"/>
<area shape="rect" href="multitask_8c.html" title="Implementation of SVC handlers associated with multithreading." alt="" coords="92,155,187,181"/>
<area shape="rect" href="syscall_8c.html" title="Implementation of SVC handler allowing for generic software&#45;pended exceptions and select NEWLIB requi..." alt="" coords="211,155,289,181"/>
<area shape="rect" href="systick_8c.html" title="Implementation of generic SysTick counter configuration." alt="" coords="313,155,392,181"/>
</map>
</div>
</div>
<p><a href="mpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac59c1bae8f9382e6becd1c655b38506c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#ac59c1bae8f9382e6becd1c655b38506c">MPU_CTRL</a>&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed94)</td></tr>
<tr class="memdesc:ac59c1bae8f9382e6becd1c655b38506c"><td class="mdescLeft">&#160;</td><td class="mdescRight">mpu control register  <a href="mpu_8h.html#ac59c1bae8f9382e6becd1c655b38506c">More...</a><br /></td></tr>
<tr class="separator:ac59c1bae8f9382e6becd1c655b38506c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e61f0488920fe60665b3d608a27c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a10e61f0488920fe60665b3d608a27c29">MPU_RNR</a>&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed98)</td></tr>
<tr class="memdesc:a10e61f0488920fe60665b3d608a27c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">mpu region number register  <a href="mpu_8h.html#a10e61f0488920fe60665b3d608a27c29">More...</a><br /></td></tr>
<tr class="separator:a10e61f0488920fe60665b3d608a27c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d89764ff1b4c817123808df9aa7562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a13d89764ff1b4c817123808df9aa7562">MPU_RBAR</a>&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed9c)</td></tr>
<tr class="memdesc:a13d89764ff1b4c817123808df9aa7562"><td class="mdescLeft">&#160;</td><td class="mdescRight">mpu region base address register  <a href="mpu_8h.html#a13d89764ff1b4c817123808df9aa7562">More...</a><br /></td></tr>
<tr class="separator:a13d89764ff1b4c817123808df9aa7562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d5201e7d796b21783202e5a8e33fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a32d5201e7d796b21783202e5a8e33fea">MPU_RASR</a>&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000eda0)</td></tr>
<tr class="memdesc:a32d5201e7d796b21783202e5a8e33fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">mpu region attribute and size register  <a href="mpu_8h.html#a32d5201e7d796b21783202e5a8e33fea">More...</a><br /></td></tr>
<tr class="separator:a32d5201e7d796b21783202e5a8e33fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad6f9dba527a9928ac6c4277da9c931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a4ad6f9dba527a9928ac6c4277da9c931">CFSR</a>&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed28)</td></tr>
<tr class="memdesc:a4ad6f9dba527a9928ac6c4277da9c931"><td class="mdescLeft">&#160;</td><td class="mdescRight">configurable fault status register  <a href="mpu_8h.html#a4ad6f9dba527a9928ac6c4277da9c931">More...</a><br /></td></tr>
<tr class="separator:a4ad6f9dba527a9928ac6c4277da9c931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7874eb879dd2b36f8f5bdfedf90728ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a7874eb879dd2b36f8f5bdfedf90728ab">MMFAR</a>&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed34)</td></tr>
<tr class="memdesc:a7874eb879dd2b36f8f5bdfedf90728ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">mem fault address register  <a href="mpu_8h.html#a7874eb879dd2b36f8f5bdfedf90728ab">More...</a><br /></td></tr>
<tr class="separator:a7874eb879dd2b36f8f5bdfedf90728ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a904a9f4cfd75a1cc319ee6c2e7542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a39a904a9f4cfd75a1cc319ee6c2e7542">MPU_CTRL_PRIVDEFENA_POS</a>&#160;&#160;&#160;(2)         /*&lt;! bit offset of flag to enable default mem map as background region */</td></tr>
<tr class="memdesc:a39a904a9f4cfd75a1cc319ee6c2e7542"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU CTRL register (~ARM p.637)  <a href="mpu_8h.html#a39a904a9f4cfd75a1cc319ee6c2e7542">More...</a><br /></td></tr>
<tr class="separator:a39a904a9f4cfd75a1cc319ee6c2e7542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca5bdc6bdd868f174adbc091362e368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#aaca5bdc6bdd868f174adbc091362e368">MPU_CTRL_HFNMIENA_POS</a>&#160;&#160;&#160;(1)         /*&lt;! bit offset of flag to enable MPU for fault handlers as unprivileged code */</td></tr>
<tr class="separator:aaca5bdc6bdd868f174adbc091362e368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02908759cf85ce31023bf2da64e0aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a02908759cf85ce31023bf2da64e0aca2">MPU_CTRL_ENABLE_POS</a>&#160;&#160;&#160;(0)         /*&lt;! bit offset of flag to enable MPU for unprivileged code */</td></tr>
<tr class="separator:a02908759cf85ce31023bf2da64e0aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3d4dd3a720e79e630573097cf4c94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a6d3d4dd3a720e79e630573097cf4c94a">MPU_RNR_REGION_POS</a>&#160;&#160;&#160;(0)             /*&lt;! bit offset of region number field ref'd by RBAR and RASR */</td></tr>
<tr class="memdesc:a6d3d4dd3a720e79e630573097cf4c94a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU RNR register (~ARM p.638)  <a href="mpu_8h.html#a6d3d4dd3a720e79e630573097cf4c94a">More...</a><br /></td></tr>
<tr class="separator:a6d3d4dd3a720e79e630573097cf4c94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3968877523c24a0e04616a3b2632d0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a3968877523c24a0e04616a3b2632d0ff">MPU_RNR_REGION_MAX</a>&#160;&#160;&#160;(7)             /*&lt;! max value of region number field */</td></tr>
<tr class="separator:a3968877523c24a0e04616a3b2632d0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dfcf1137b7c2c23680f313e56517b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a60dfcf1137b7c2c23680f313e56517b4">MPU_RBAR_ADDR_MASK</a>&#160;&#160;&#160;(0xffffffe0)    /*&lt;! base address (32B aligned) to apply to selected region */</td></tr>
<tr class="memdesc:a60dfcf1137b7c2c23680f313e56517b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU RBAR register (~ARM p.639)  <a href="mpu_8h.html#a60dfcf1137b7c2c23680f313e56517b4">More...</a><br /></td></tr>
<tr class="separator:a60dfcf1137b7c2c23680f313e56517b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4770e8aa5da9e36ee1f23e1ec4aa73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#ad4770e8aa5da9e36ee1f23e1ec4aa73e">MPU_RASR_XN_POS</a>&#160;&#160;&#160;(28)            /*&lt;! bit offset of execute-never bit in RASR */</td></tr>
<tr class="memdesc:ad4770e8aa5da9e36ee1f23e1ec4aa73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU RASR register (~ARM p.640)  <a href="mpu_8h.html#ad4770e8aa5da9e36ee1f23e1ec4aa73e">More...</a><br /></td></tr>
<tr class="separator:ad4770e8aa5da9e36ee1f23e1ec4aa73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc9dfab04ea936914968cedc98f8b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#addc9dfab04ea936914968cedc98f8b5d">MPU_RASR_AP_POS</a>&#160;&#160;&#160;(24)            /*&lt;! bit offset of access and privilege field in RASR */</td></tr>
<tr class="separator:addc9dfab04ea936914968cedc98f8b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9906c2532684f6d77798ef06aa7d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a0b9906c2532684f6d77798ef06aa7d9c">MPU_RASR_AP_MAX</a>&#160;&#160;&#160;(7)             /*&lt;! max value of access and privilege field (~ARM, Table B3-15) */</td></tr>
<tr class="separator:a0b9906c2532684f6d77798ef06aa7d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38a10344e7888d0880fe6104e23ec56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#af38a10344e7888d0880fe6104e23ec56">MPU_RASR_AP_RO</a>&#160;&#160;&#160;(2)             /*&lt;! unprivileged read-only --&gt; AP = 0b010 */</td></tr>
<tr class="separator:af38a10344e7888d0880fe6104e23ec56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d04c8817e708a52a45e38263f6c281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a01d04c8817e708a52a45e38263f6c281">MPU_RASR_AP_RW</a>&#160;&#160;&#160;(3)             /*&lt;! unprivileged read/write --&gt; AP = 0b011 */</td></tr>
<tr class="separator:a01d04c8817e708a52a45e38263f6c281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44aca7dbebecca1b9e6de98d376ce15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#af44aca7dbebecca1b9e6de98d376ce15">MPU_RASR_SIZE_POS</a>&#160;&#160;&#160;(1)             /*&lt;! bit offset of region size field in RASR */</td></tr>
<tr class="separator:af44aca7dbebecca1b9e6de98d376ce15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41a921fdab2c501161c3b843dcd3990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#ae41a921fdab2c501161c3b843dcd3990">MPU_RASR_SIZE_MIN</a>&#160;&#160;&#160;(4)             /*&lt;! min value in region size field (size is 2^{1+value}) */</td></tr>
<tr class="separator:ae41a921fdab2c501161c3b843dcd3990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab004d8102f33b0040f4979fa27eb6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#aab004d8102f33b0040f4979fa27eb6e6">MPU_RASR_SIZE_MAX</a>&#160;&#160;&#160;(31)            /*&lt;! max value in region size field (size is 2^{1+value}) */</td></tr>
<tr class="separator:aab004d8102f33b0040f4979fa27eb6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a097d7a318156f747aaeed6c8703e4433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a097d7a318156f747aaeed6c8703e4433">MPU_RASR_ENABLE_POS</a>&#160;&#160;&#160;(0)             /*&lt;! bit offset of region enable bit */</td></tr>
<tr class="separator:a097d7a318156f747aaeed6c8703e4433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1a9ffa356b16b44b8f6f122ba2d09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a3b1a9ffa356b16b44b8f6f122ba2d09b">CFSR_IACCVIOL_POS</a>&#160;&#160;&#160;(0)             /*&lt;! bit offset of instruction access violation flag */</td></tr>
<tr class="memdesc:a3b1a9ffa356b16b44b8f6f122ba2d09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFSR / MMFSR register (~ARM p.609)  <a href="mpu_8h.html#a3b1a9ffa356b16b44b8f6f122ba2d09b">More...</a><br /></td></tr>
<tr class="separator:a3b1a9ffa356b16b44b8f6f122ba2d09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36091440c71d0e9784230d38288c45ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a36091440c71d0e9784230d38288c45ac">CFSR_DACCVIOL_POS</a>&#160;&#160;&#160;(1)             /*&lt;! bit offset of data access violation flag */</td></tr>
<tr class="separator:a36091440c71d0e9784230d38288c45ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab089f56f3b3b5dfb8cab85bb49acf04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#ab089f56f3b3b5dfb8cab85bb49acf04a">CFSR_MUNSTKERR_POS</a>&#160;&#160;&#160;(3)             /*&lt;! bit offset of unstacking violation flag */</td></tr>
<tr class="separator:ab089f56f3b3b5dfb8cab85bb49acf04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84a34a52d0a0f3373a154e9e5a0b72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#ad84a34a52d0a0f3373a154e9e5a0b72c">CFSR_MSTKERR_POS</a>&#160;&#160;&#160;(4)             /*&lt;! bit offset of stacking violation flag */</td></tr>
<tr class="separator:ad84a34a52d0a0f3373a154e9e5a0b72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aadf2268f1ddc3a2dd38df421c17341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a2aadf2268f1ddc3a2dd38df421c17341">CFSR_MMFARVALID_POS</a>&#160;&#160;&#160;(7)             /*&lt;! bit offset of <a class="el" href="mpu_8h.html#a7874eb879dd2b36f8f5bdfedf90728ab">MMFAR</a> validity flag */</td></tr>
<tr class="separator:a2aadf2268f1ddc3a2dd38df421c17341"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9981a4d7a6ee4804657e50e0741eb78b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a9981a4d7a6ee4804657e50e0741eb78b">mpu_mode</a> { <a class="el" href="mpu_8h.html#a9981a4d7a6ee4804657e50e0741eb78ba546e525ee59cc92943a6c79ef2345a34">KERNEL_PROTECT</a>
, <a class="el" href="mpu_8h.html#a9981a4d7a6ee4804657e50e0741eb78ba63a41127747cd4e547df9017f417f22c">THREAD_PROTECT</a>
, <a class="el" href="usyscall_8h.html#a9981a4d7a6ee4804657e50e0741eb78ba546e525ee59cc92943a6c79ef2345a34">KERNEL_PROTECT</a>
, <a class="el" href="usyscall_8h.html#a9981a4d7a6ee4804657e50e0741eb78ba63a41127747cd4e547df9017f417f22c">THREAD_PROTECT</a>
 }</td></tr>
<tr class="separator:a9981a4d7a6ee4804657e50e0741eb78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2d681c0394e5104195a6486a2feecd9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a2d681c0394e5104195a6486a2feecd9e">mpu_enable</a> ()</td></tr>
<tr class="separator:a2d681c0394e5104195a6486a2feecd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb390ac802137661de74920293dbef05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#afb390ac802137661de74920293dbef05">mpu_disable</a> ()</td></tr>
<tr class="separator:afb390ac802137661de74920293dbef05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501ff979f58c03b4993d2cbb8f9db40d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a501ff979f58c03b4993d2cbb8f9db40d">mpu_thread_region_enable</a> (void *base_addr, <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="separator:a501ff979f58c03b4993d2cbb8f9db40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61da86fe203ca5a3604409503ce1b3ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a61da86fe203ca5a3604409503ce1b3ca">mpu_thread_region_disable</a> ()</td></tr>
<tr class="separator:a61da86fe203ca5a3604409503ce1b3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be799271460d88069f9c2354969e64b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#a4be799271460d88069f9c2354969e64b">mpu_kernel_region_enable</a> (void *base_addr, <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="separator:a4be799271460d88069f9c2354969e64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4104f705af43dccb9fc4e034823790"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mpu_8h.html#aee4104f705af43dccb9fc4e034823790">mpu_kernel_region_disable</a> ()</td></tr>
<tr class="separator:aee4104f705af43dccb9fc4e034823790"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MMIO addresses and common enums/structs for working with the memory protection unit. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4ad6f9dba527a9928ac6c4277da9c931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad6f9dba527a9928ac6c4277da9c931">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFSR&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>configurable fault status register </p>

</div>
</div>
<a id="a36091440c71d0e9784230d38288c45ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36091440c71d0e9784230d38288c45ac">&#9670;&nbsp;</a></span>CFSR_DACCVIOL_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFSR_DACCVIOL_POS&#160;&#160;&#160;(1)             /*&lt;! bit offset of data access violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b1a9ffa356b16b44b8f6f122ba2d09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1a9ffa356b16b44b8f6f122ba2d09b">&#9670;&nbsp;</a></span>CFSR_IACCVIOL_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFSR_IACCVIOL_POS&#160;&#160;&#160;(0)             /*&lt;! bit offset of instruction access violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CFSR / MMFSR register (~ARM p.609) </p>

</div>
</div>
<a id="a2aadf2268f1ddc3a2dd38df421c17341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aadf2268f1ddc3a2dd38df421c17341">&#9670;&nbsp;</a></span>CFSR_MMFARVALID_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFSR_MMFARVALID_POS&#160;&#160;&#160;(7)             /*&lt;! bit offset of <a class="el" href="mpu_8h.html#a7874eb879dd2b36f8f5bdfedf90728ab">MMFAR</a> validity flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad84a34a52d0a0f3373a154e9e5a0b72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84a34a52d0a0f3373a154e9e5a0b72c">&#9670;&nbsp;</a></span>CFSR_MSTKERR_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFSR_MSTKERR_POS&#160;&#160;&#160;(4)             /*&lt;! bit offset of stacking violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab089f56f3b3b5dfb8cab85bb49acf04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab089f56f3b3b5dfb8cab85bb49acf04a">&#9670;&nbsp;</a></span>CFSR_MUNSTKERR_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFSR_MUNSTKERR_POS&#160;&#160;&#160;(3)             /*&lt;! bit offset of unstacking violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7874eb879dd2b36f8f5bdfedf90728ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7874eb879dd2b36f8f5bdfedf90728ab">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMFAR&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mem fault address register </p>

</div>
</div>
<a id="ac59c1bae8f9382e6becd1c655b38506c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59c1bae8f9382e6becd1c655b38506c">&#9670;&nbsp;</a></span>MPU_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_CTRL&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed94)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mpu control register </p>

</div>
</div>
<a id="a02908759cf85ce31023bf2da64e0aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02908759cf85ce31023bf2da64e0aca2">&#9670;&nbsp;</a></span>MPU_CTRL_ENABLE_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_CTRL_ENABLE_POS&#160;&#160;&#160;(0)         /*&lt;! bit offset of flag to enable MPU for unprivileged code */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaca5bdc6bdd868f174adbc091362e368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca5bdc6bdd868f174adbc091362e368">&#9670;&nbsp;</a></span>MPU_CTRL_HFNMIENA_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_CTRL_HFNMIENA_POS&#160;&#160;&#160;(1)         /*&lt;! bit offset of flag to enable MPU for fault handlers as unprivileged code */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39a904a9f4cfd75a1cc319ee6c2e7542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a904a9f4cfd75a1cc319ee6c2e7542">&#9670;&nbsp;</a></span>MPU_CTRL_PRIVDEFENA_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_CTRL_PRIVDEFENA_POS&#160;&#160;&#160;(2)         /*&lt;! bit offset of flag to enable default mem map as background region */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MPU CTRL register (~ARM p.637) </p>

</div>
</div>
<a id="a32d5201e7d796b21783202e5a8e33fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d5201e7d796b21783202e5a8e33fea">&#9670;&nbsp;</a></span>MPU_RASR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000eda0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mpu region attribute and size register </p>

</div>
</div>
<a id="a0b9906c2532684f6d77798ef06aa7d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9906c2532684f6d77798ef06aa7d9c">&#9670;&nbsp;</a></span>MPU_RASR_AP_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_AP_MAX&#160;&#160;&#160;(7)             /*&lt;! max value of access and privilege field (~ARM, Table B3-15) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addc9dfab04ea936914968cedc98f8b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc9dfab04ea936914968cedc98f8b5d">&#9670;&nbsp;</a></span>MPU_RASR_AP_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_AP_POS&#160;&#160;&#160;(24)            /*&lt;! bit offset of access and privilege field in RASR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af38a10344e7888d0880fe6104e23ec56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38a10344e7888d0880fe6104e23ec56">&#9670;&nbsp;</a></span>MPU_RASR_AP_RO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_AP_RO&#160;&#160;&#160;(2)             /*&lt;! unprivileged read-only --&gt; AP = 0b010 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01d04c8817e708a52a45e38263f6c281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d04c8817e708a52a45e38263f6c281">&#9670;&nbsp;</a></span>MPU_RASR_AP_RW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_AP_RW&#160;&#160;&#160;(3)             /*&lt;! unprivileged read/write --&gt; AP = 0b011 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a097d7a318156f747aaeed6c8703e4433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a097d7a318156f747aaeed6c8703e4433">&#9670;&nbsp;</a></span>MPU_RASR_ENABLE_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_ENABLE_POS&#160;&#160;&#160;(0)             /*&lt;! bit offset of region enable bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab004d8102f33b0040f4979fa27eb6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab004d8102f33b0040f4979fa27eb6e6">&#9670;&nbsp;</a></span>MPU_RASR_SIZE_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_SIZE_MAX&#160;&#160;&#160;(31)            /*&lt;! max value in region size field (size is 2^{1+value}) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae41a921fdab2c501161c3b843dcd3990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41a921fdab2c501161c3b843dcd3990">&#9670;&nbsp;</a></span>MPU_RASR_SIZE_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_SIZE_MIN&#160;&#160;&#160;(4)             /*&lt;! min value in region size field (size is 2^{1+value}) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af44aca7dbebecca1b9e6de98d376ce15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44aca7dbebecca1b9e6de98d376ce15">&#9670;&nbsp;</a></span>MPU_RASR_SIZE_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_SIZE_POS&#160;&#160;&#160;(1)             /*&lt;! bit offset of region size field in RASR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4770e8aa5da9e36ee1f23e1ec4aa73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4770e8aa5da9e36ee1f23e1ec4aa73e">&#9670;&nbsp;</a></span>MPU_RASR_XN_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RASR_XN_POS&#160;&#160;&#160;(28)            /*&lt;! bit offset of execute-never bit in RASR */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MPU RASR register (~ARM p.640) </p>

</div>
</div>
<a id="a13d89764ff1b4c817123808df9aa7562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d89764ff1b4c817123808df9aa7562">&#9670;&nbsp;</a></span>MPU_RBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed9c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mpu region base address register </p>

</div>
</div>
<a id="a60dfcf1137b7c2c23680f313e56517b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60dfcf1137b7c2c23680f313e56517b4">&#9670;&nbsp;</a></span>MPU_RBAR_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RBAR_ADDR_MASK&#160;&#160;&#160;(0xffffffe0)    /*&lt;! base address (32B aligned) to apply to selected region */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MPU RBAR register (~ARM p.639) </p>

</div>
</div>
<a id="a10e61f0488920fe60665b3d608a27c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e61f0488920fe60665b3d608a27c29">&#9670;&nbsp;</a></span>MPU_RNR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RNR&#160;&#160;&#160;*((volatile <a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *)0xe000ed98)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mpu region number register </p>

</div>
</div>
<a id="a3968877523c24a0e04616a3b2632d0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3968877523c24a0e04616a3b2632d0ff">&#9670;&nbsp;</a></span>MPU_RNR_REGION_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RNR_REGION_MAX&#160;&#160;&#160;(7)             /*&lt;! max value of region number field */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d3d4dd3a720e79e630573097cf4c94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3d4dd3a720e79e630573097cf4c94a">&#9670;&nbsp;</a></span>MPU_RNR_REGION_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPU_RNR_REGION_POS&#160;&#160;&#160;(0)             /*&lt;! bit offset of region number field ref'd by RBAR and RASR */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MPU RNR register (~ARM p.638) </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a9981a4d7a6ee4804657e50e0741eb78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9981a4d7a6ee4804657e50e0741eb78b">&#9670;&nbsp;</a></span>mpu_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="mpu_8h.html#a9981a4d7a6ee4804657e50e0741eb78b">mpu_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies how to isolate memory for a running program. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9981a4d7a6ee4804657e50e0741eb78ba546e525ee59cc92943a6c79ef2345a34"></a>KERNEL_PROTECT&#160;</td><td class="fielddoc"><p>Only the kernel should have its memory protected. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9981a4d7a6ee4804657e50e0741eb78ba63a41127747cd4e547df9017f417f22c"></a>THREAD_PROTECT&#160;</td><td class="fielddoc"><p>Kernel and threads should be isolated in memory from each other. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9981a4d7a6ee4804657e50e0741eb78ba546e525ee59cc92943a6c79ef2345a34"></a>KERNEL_PROTECT&#160;</td><td class="fielddoc"><p>Only the kernel should have its memory protected. </p>
</td></tr>
<tr><td class="fieldname"><a id="a9981a4d7a6ee4804657e50e0741eb78ba63a41127747cd4e547df9017f417f22c"></a>THREAD_PROTECT&#160;</td><td class="fielddoc"><p>Kernel and threads should be isolated in memory from each other. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="afb390ac802137661de74920293dbef05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb390ac802137661de74920293dbef05">&#9670;&nbsp;</a></span>mpu_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mpu_disable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the memory protection unit</p>
<p>Disables the MPU and regresses to using the default memory map for unpriviledged access (i.e. flips HFNMIENA and ENABLE bits). </p>

</div>
</div>
<a id="a2d681c0394e5104195a6486a2feecd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d681c0394e5104195a6486a2feecd9e">&#9670;&nbsp;</a></span>mpu_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mpu_enable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the memory protection unit unconditionally (always want to protect kernel).</p>
<p>Creates default memory protection regeions for user test, user read only data, user data/bss, heap, and main thread stacks. Enables the MPU with the background memory region and allows high priority system handler access to be handled by MPU. </p>

</div>
</div>
<a id="aee4104f705af43dccb9fc4e034823790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4104f705af43dccb9fc4e034823790">&#9670;&nbsp;</a></span>mpu_kernel_region_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mpu_kernel_region_disable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the enabled kernel stack protection region.</p>
<p>Deactive the memory protection region associated with the kernel stack. Will always deactive region 7 (as this is what is assigned above). </p>

</div>
</div>
<a id="a4be799271460d88069f9c2354969e64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be799271460d88069f9c2354969e64b">&#9670;&nbsp;</a></span>mpu_kernel_region_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mpu_kernel_region_enable </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>base_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables a memory protection region for a kernel stack (specified as starting at <code>base_addr</code> with allocated <code>size</code>).</p>
<p>Creates a kernel stack thread memory protection region according to whether the user wants to protect individual threads or just the kernel. If the user application only wants to protect kernel, a single region covers the entire range of thread kernel stack space (else this thread should only access its own kernel stack space) Thread will have RW access to its own kernel stack space. </p>

</div>
</div>
<a id="a61da86fe203ca5a3604409503ce1b3ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61da86fe203ca5a3604409503ce1b3ca">&#9670;&nbsp;</a></span>mpu_thread_region_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mpu_thread_region_disable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the enabled user stack protection region.</p>
<p>Deactive the memory protection region associated with the user stack. Will always deactive region 6 (as this is what is assigned above). </p>

</div>
</div>
<a id="a501ff979f58c03b4993d2cbb8f9db40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501ff979f58c03b4993d2cbb8f9db40d">&#9670;&nbsp;</a></span>mpu_thread_region_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void mpu_thread_region_enable </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>base_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arm_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables a memory protection region for a user stack (indicated by <code>base_addr</code> with allocated <code>size</code>).</p>
<p>Creates a user stack thread memory protection region according to whether the user wants to protect individual threads or just the kernel. If the user application only wants to protect kernel, a single region covers the entire range of thread user stack space (else this thread should only access its own user stack space). Thread will have RW access to its own user stack space. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_009f605b833ac4622acd6c3c0c26c0f0.html">include</a></li><li class="navelem"><a class="el" href="mpu_8h.html">mpu.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
