
*** Running vivado
    with args -log AES_dec.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_dec.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AES_dec.tcl -notrace
Command: synth_design -top AES_dec -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 173424 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 375.934 ; gain = 101.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AES_dec' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_dec.v:3]
INFO: [Synth 8-6157] synthesizing module 'key_expansion' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v:2]
INFO: [Synth 8-6155] done synthesizing module 'key_expansion' (1#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v:2]
INFO: [Synth 8-6157] synthesizing module 'inv_shiftrows' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_shiftrows.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inv_shiftrows' (2#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_shiftrows.v:23]
INFO: [Synth 8-6157] synthesizing module 'inv_subbytes' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_subbytes.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inv_subbytes' (3#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_subbytes.v:23]
INFO: [Synth 8-6157] synthesizing module 'AddRoundKey' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AddRoundKey' (4#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v:3]
INFO: [Synth 8-6157] synthesizing module 'inv_mix_column' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_mix_column.v:23]
INFO: [Synth 8-6157] synthesizing module 'inv_mix' [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_mix_column.v:47]
INFO: [Synth 8-6155] done synthesizing module 'inv_mix' (5#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_mix_column.v:47]
INFO: [Synth 8-6155] done synthesizing module 'inv_mix_column' (6#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/inv_mix_column.v:23]
WARNING: [Synth 8-5788] Register text_reg_reg in module AES_dec is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_dec.v:49]
INFO: [Synth 8-6155] done synthesizing module 'AES_dec' (7#1) [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_dec.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.293 ; gain = 162.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.293 ; gain = 162.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 437.293 ; gain = 162.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Synth 8-5544] ROM "sel_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 563.684 ; gain = 288.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   3 Input     32 Bit         XORs := 10    
	   2 Input     32 Bit         XORs := 30    
	   2 Input      8 Bit         XORs := 40    
	   3 Input      1 Bit         XORs := 80    
	   4 Input      1 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module key_expansion 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 10    
	   2 Input     32 Bit         XORs := 30    
Module AddRoundKey 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
Module inv_mix 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 20    
	   4 Input      1 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "sel_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|key_expansion | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
|inv_subbytes  | p_0_out    | 256x8         | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |   596|
|3     |LUT3  |   377|
|4     |LUT4  |   241|
|5     |LUT5  |   156|
|6     |LUT6  |  2932|
|7     |MUXF7 |   756|
|8     |MUXF8 |   152|
|9     |FDCE  |   130|
|10    |FDPE  |   133|
|11    |LDC   |   128|
|12    |IBUF  |   258|
|13    |OBUF  |   128|
+------+------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |  5988|
|2     |  inv_sub |inv_subbytes  |  1024|
|3     |  k1      |key_expansion |  3920|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 857.746 ; gain = 582.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1036 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 857.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LDC => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 857.746 ; gain = 594.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 857.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.runs/synth_1/AES_dec.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AES_dec_utilization_synth.rpt -pb AES_dec_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 19 21:10:01 2022...
