// Generated by stratus_hls 19.12-s100  (91710.131054)
// Sun Apr 24 14:27:47 2022
// from ../DFT_compute.cpp

`timescale 1ps / 1ps

      
module DFT_compute(i_clk, i_rst, i_real_busy, i_real_vld, i_real_data_man, i_real_data_exp, i_real_data_sign, o_dft_real_busy, o_dft_real_vld, o_dft_real_data_man, o_dft_real_data_exp, o_dft_real_data_sign, o_dft_imag_busy, o_dft_imag_vld, o_dft_imag_data_man, o_dft_imag_data_exp, o_dft_imag_data_sign);

      input i_clk;
      input i_rst;
      input i_real_vld;
      input [22:0] i_real_data_man;
      input [7:0] i_real_data_exp;
      input i_real_data_sign;
      input o_dft_real_busy;
      input o_dft_imag_busy;
      output i_real_busy;
      output o_dft_real_vld;
      output [22:0] o_dft_real_data_man;
      reg [22:0] o_dft_real_data_man;
      output [7:0] o_dft_real_data_exp;
      reg [7:0] o_dft_real_data_exp;
      output o_dft_real_data_sign;
      reg o_dft_real_data_sign;
      output o_dft_imag_vld;
      output [22:0] o_dft_imag_data_man;
      reg [22:0] o_dft_imag_data_man;
      output [7:0] o_dft_imag_data_exp;
      reg [7:0] o_dft_imag_data_exp;
      output o_dft_imag_data_sign;
      reg o_dft_imag_data_sign;
      reg o_dft_imag_m_req_m_prev_trig_req;
      reg o_dft_imag_m_unacked_req;
      wire DFT_compute_Xor_1Ux1U_1U_1_8_out1;
      wire DFT_compute_Or_1Ux1U_1U_4_9_out1;
      reg o_dft_real_m_req_m_prev_trig_req;
      reg o_dft_real_m_unacked_req;
      wire DFT_compute_Xor_1Ux1U_1U_1_4_out1;
      wire DFT_compute_Or_1Ux1U_1U_4_5_out1;
      wire DFT_compute_And_1Ux1U_1U_4_47_out1;
      wire DFT_compute_And_1Ux1U_1U_4_45_out1;
      wire DFT_compute_Not_1U_1U_4_44_out1;
      wire DFT_compute_And_1Ux1U_1U_4_46_out1;
      reg DFT_compute_N_Muxb_1_2_3_4_1_out1;
      reg i_real_m_unvalidated_req;
      wire DFT_compute_gen_busy_r_1_2_gnew_req;
      wire DFT_compute_gen_busy_r_1_2_gnew_busy;
      wire DFT_compute_gen_busy_r_1_2_gdiv;
      wire DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next;
      wire i_real_m_data_is_valid;
      reg[5:0] global_state_next;
      reg[4:0] sreg_2;
      /*signed*/reg[1:0] u_4086;
      /*signed*/reg[2:0] u_4085;
      /*signed*/reg[3:0] u_4084;
      wire[5:0] t_5;
      wire[23:0] DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3;
      /*signed*/reg[4:0] u_4083;
      reg[22:0] u_4082;
      wire DFT_compute_int_to_cynw_cm_float_4_19_amtmp020;
      reg[31:0] DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3;
      wire[31:0] t_4;
      /*signed*/wire[6:0] t_3;
      /*signed*/reg[5:0] DFT_compute_int_to_cynw_cm_float_4_19_cil_i3;
      /*signed*/wire[6:0] t_2;
      wire DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3;
      /*signed*/reg[5:0] DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3;
      wire DFT_compute_int_to_cynw_cm_float_4_19_amtmp021;
      wire[22:0] DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3;
      reg vld_1;
      wire rdy_0;
      reg vld_0;
      reg rdy_1;
      wire[2:0] DFT_compute_gen_busy_r_1_2_out1;
      /*signed*/wire[3:0] DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2;
      wire[7:0] s_reg_82;
      reg DFT_compute_Not_1U_1U_4_32_in1;
      reg gs_ctrl42;
      wire DFT_compute_Not_1U_1U_4_29_in1;
      reg[31:0] sreg_1;
      reg gs_ctrl39;
      reg[1:0] gs_ctrl36;
      reg[30:0] sreg_4;
      wire DFT_compute_Not_1U_1U_4_29_out1;
      wire DFT_compute_Not_1U_1U_4_32_out1;
      reg[2:0] gs_ctrl33;
      reg[2:0] gs_ctrl30;
      wire[7:0] s_reg_83;
      reg[7:0] DFT_compute_Add_8Ux1U_8U_4_22_in2;
      reg gs_ctrl29;
      reg[2:0] gs_ctrl28;
      wire DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_sign;
      reg[7:0] DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp;
      reg[22:0] DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man;
      /*signed*/wire[8:0] DFT_compute_int_to_cynw_cm_float_4_19_in1;
      /*signed*/wire[4:0] DFT_compute_LeftShift_2Sx2U_5S_4_18_out1;
      reg[1:0] DFT_compute_LeftShift_2Sx2U_5S_4_18_in1;
      reg gs_ctrl27;
      reg[2:0] DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice;
      reg[2:0] DFT_compute_LessThan_3Ux4U_1U_4_16_in2;
      reg gs_ctrl25;
      reg[22:0] i_real_m_stall_reg_man;
      reg[7:0] i_real_m_stall_reg_exp;
      reg i_real_m_stall_reg_sign;
      reg i_real_m_stall_reg_full;
      reg[1:0] gs_ctrl24;
      reg[3:0] gs_ctrl23;
      reg[2:0] gs_ctrl20;
      reg[3:0] gs_ctrl19;
      reg DFT_compute_N_Muxb_1_2_3_4_13_out1;
      reg[1:0] gs_ctrl12;
      reg[3:0] gs_ctrl11;
      reg[1:0] gs_ctrl10;
      reg[2:0] gs_ctrl9;
      reg[7:0] DFT_compute_N_Mux_8_2_1_4_14_out1;
      reg[2:0] gs_ctrl4;
      reg[3:0] gs_ctrl3;
      reg[22:0] DFT_compute_N_Mux_23_2_2_4_15_out1;
      reg[2:0] gs_ctrl2;
      reg[2:0] gs_ctrl1;
      reg[7:0] s_reg_91;
      wire[7:0] DFT_compute_Add_8Ux1U_8U_4_22_out1;
      reg[22:0] s_reg_86;
      reg[7:0] s_reg_85;
      reg s_reg_84;
      reg[31:0] sreg_3;
      wire DFT_compute_LessThan_3Ux4U_1U_4_16_out1;
      wire[3:0] DFT_compute_Add_3Ux1U_4U_4_43_out1;
      wire[2:0] DFT_compute_Add_2Ux1U_3U_4_20_out1;
      wire[3:0] DFT_compute_Add_3Ux1U_4U_4_12_out1;
      wire[3:0] DFT_compute_Add_3Ux3U_4U_4_27_out1;
      reg[2:0] s_reg_80_slice;
      reg[2:0] s_reg_79_slice;
      reg cycle2_state;
      reg s_reg_95;
      reg en_2;
      reg[22:0] s_reg_104;
      reg[7:0] s_reg_103;
      reg s_reg_102;
      reg[31:0] s_reg_101;
      wire DFT_compute_And_1Ux1U_1U_1_6_out1;
      wire DFT_compute_And_1Ux1U_1U_1_10_out1;
      wire DFT_compute_Not_1U_1U_1_11_out1;
      reg o_dft_imag_m_req_m_trig_req;
      wire DFT_compute_Not_1U_1U_1_7_out1;
      reg o_dft_real_m_req_m_trig_req;
      reg i_real_m_stalling;
      reg gs_ctrl0;
      reg drain;
      reg en_0;
      reg cycle1_state;
      reg en_1;
      reg i_real_m_busy_req_0;
      reg[7:0] s_reg_89;
      wire DFT_compute_LessThan_8Ux8U_1U_4_23_out1;
      reg s_reg_90;
      wire[7:0] DFT_compute_Add_8Ux8U_8U_4_40_out1;
      wire DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1;
      wire[31:0] DFT_compute_int_to_cynw_cm_float_4_19_out1;
      wire[3:0] DFT_compute_Add_3Ux1U_4U_4_17_out1;
      reg[5:0] global_state;
      reg stall0;
      reg DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man;
      reg DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign;
      reg[7:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp;
      reg[22:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man;
      wire[31:0] DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x;
      wire[36:0] DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x;
      wire DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign;
      wire[7:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp;
      wire[22:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man;
      wire DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign;
      wire[7:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp;
      wire[22:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man;
      reg DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept;
      wire[31:0] DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x;
      reg DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign;
      reg[7:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp;
      reg[22:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man;
      reg DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign;
      reg[7:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp;
      reg[22:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man;
      wire[31:0] DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x;
      reg s_reg_81;
      reg[7:0] s_reg_87;
      reg[22:0] s_reg_88;
      wire[36:0] DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x;
      reg[7:0] temp_imag_exp_DIN;
      reg temp_imag_exp_CE;
      reg temp_imag_exp_RW;
      reg[2:0] temp_imag_exp_in1;
      wire[7:0] temp_imag_exp_out1;
      reg[22:0] temp_imag_man_DIN;
      reg temp_imag_man_CE;
      reg temp_imag_man_RW;
      reg[2:0] temp_imag_man_in1;
      wire[22:0] temp_imag_man_out1;
      reg temp_imag_sign_DIN;
      reg temp_imag_sign_CE;
      reg temp_imag_sign_RW;
      reg[2:0] temp_imag_sign_in1;
      wire temp_imag_sign_out1;
      reg[7:0] temp_real_exp_DIN;
      reg temp_real_exp_CE;
      reg temp_real_exp_RW;
      reg[2:0] temp_real_exp_in1;
      wire[7:0] temp_real_exp_out1;
      reg[22:0] temp_real_man_DIN;
      reg temp_real_man_CE;
      reg temp_real_man_RW;
      reg[2:0] temp_real_man_in1;
      wire[22:0] temp_real_man_out1;
      reg temp_real_sign_DIN;
      reg temp_real_sign_CE;
      reg temp_real_sign_RW;
      reg[2:0] temp_real_sign_in1;
      wire temp_real_sign_out1;

         DFT_compute_RAM_8X1_1 temp_real_sign(
                                 .DIN( temp_real_sign_DIN ),
                                 .CE( temp_real_sign_CE ),
                                 .RW( temp_real_sign_RW ),
                                 .in1( temp_real_sign_in1 ),
                                 .out1( temp_real_sign_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X23_3 temp_real_man(
                                  .DIN( temp_real_man_DIN ),
                                  .CE( temp_real_man_CE ),
                                  .RW( temp_real_man_RW ),
                                  .in1( temp_real_man_in1 ),
                                  .out1( temp_real_man_out1 ),
                                  .clk( i_clk )
                                );

         DFT_compute_RAM_8X8_2 temp_real_exp(
                                 .DIN( temp_real_exp_DIN ),
                                 .CE( temp_real_exp_CE ),
                                 .RW( temp_real_exp_RW ),
                                 .in1( temp_real_exp_in1 ),
                                 .out1( temp_real_exp_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X1_1 temp_imag_sign(
                                 .DIN( temp_imag_sign_DIN ),
                                 .CE( temp_imag_sign_CE ),
                                 .RW( temp_imag_sign_RW ),
                                 .in1( temp_imag_sign_in1 ),
                                 .out1( temp_imag_sign_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_RAM_8X23_3 temp_imag_man(
                                  .DIN( temp_imag_man_DIN ),
                                  .CE( temp_imag_man_CE ),
                                  .RW( temp_imag_man_RW ),
                                  .in1( temp_imag_man_in1 ),
                                  .out1( temp_imag_man_out1 ),
                                  .clk( i_clk )
                                );

         DFT_compute_RAM_8X8_2 temp_imag_exp(
                                 .DIN( temp_imag_exp_DIN ),
                                 .CE( temp_imag_exp_CE ),
                                 .RW( temp_imag_exp_RW ),
                                 .in1( temp_imag_exp_in1 ),
                                 .out1( temp_imag_exp_out1 ),
                                 .clk( i_clk )
                               );

         DFT_compute_cynw_cm_float_sin_E8_M23_0 DFT_compute_cynw_cm_float_sin_E8_M23_0_26(
                                                  .a_sign( s_reg_81 ),
                                                  .a_exp( s_reg_87 ),
                                                  .a_man( s_reg_88 ),
                                                  .x( DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x )
                                                );

         DFT_compute_cynw_cm_float_mul_E8_M23_1 DFT_compute_cynw_cm_float_mul_E8_M23_1_28(
                                                  .a_sign( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign ),
                                                  .a_exp( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp ),
                                                  .a_man( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man ),
                                                  .b_sign( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign ),
                                                  .b_exp( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp ),
                                                  .b_man( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man ),
                                                  .x( DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x )
                                                );

         DFT_compute_cynw_cm_float_div_ieee_E8_M23_0 DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21(
                                                       .clk( i_clk ),
                                                       .a_sign( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign ),
                                                       .a_exp( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp ),
                                                       .a_man( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man ),
                                                       .b_sign( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign ),
                                                       .b_exp( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp ),
                                                       .b_man( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man ),
                                                       .accept( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept ),
                                                       .x( DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x )
                                                     );

         DFT_compute_cynw_cm_float_cos_E8_M23_0 DFT_compute_cynw_cm_float_cos_E8_M23_0_25(
                                                  .a_sign( s_reg_81 ),
                                                  .a_exp( s_reg_87 ),
                                                  .a_man( s_reg_88 ),
                                                  .x( DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x )
                                                );

         DFT_compute_cynw_cm_float_add2_E8_M23_1 DFT_compute_cynw_cm_float_add2_E8_M23_1_24(
                                                   .a_sign( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign ),
                                                   .a_exp( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp ),
                                                   .a_man( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man ),
                                                   .b_sign( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign ),
                                                   .b_exp( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp ),
                                                   .b_man( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man ),
                                                   .x( DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x )
                                                 );

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_sign
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd04, 6'd27, 6'd36:                      begin
                        o_dft_imag_data_sign <= temp_imag_sign_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_exp
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd04, 6'd27, 6'd36:                      begin
                        o_dft_imag_data_exp <= temp_imag_exp_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_o_dft_imag_data_man
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd04, 6'd27, 6'd36:                      begin
                        o_dft_imag_data_man <= temp_imag_man_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_sign
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd04, 6'd28, 6'd36:                      begin
                        o_dft_real_data_sign <= temp_real_sign_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx3i0c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_exp
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd04, 6'd28, 6'd36:                      begin
                        o_dft_real_data_exp <= temp_real_exp_out1;
                     end
                     
                     6'd07:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_17_out1[3]) begin
                           o_dft_real_data_exp <= DFT_compute_int_to_cynw_cm_float_4_19_out1[30:23];
                        end
                     end
                     
                     6'd16:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                           o_dft_real_data_exp <= DFT_compute_int_to_cynw_cm_float_4_19_out1[30:23];
                        end
                     end
                     
                     6'd33:                      begin
                        o_dft_real_data_exp <= {3'b000, DFT_compute_Add_8Ux8U_8U_4_40_out1[7:3]};
                     end
                     
                     6'd34:                      begin
                        if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                           o_dft_real_data_exp <= DFT_compute_int_to_cynw_cm_float_4_19_out1[30:23];
                        end
                     end
                     
                     6'd35:                      begin
                        if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                           o_dft_real_data_exp <= DFT_compute_int_to_cynw_cm_float_4_19_out1[30:23];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx2i0c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_o_dft_real_data_man
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd04, 6'd28, 6'd36:                      begin
                        o_dft_real_data_man <= temp_real_man_out1;
                     end
                     
                     6'd07:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_17_out1[3]) begin
                           o_dft_real_data_man <= DFT_compute_int_to_cynw_cm_float_4_19_out1[22:0];
                        end
                     end
                     
                     6'd16:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                           o_dft_real_data_man <= DFT_compute_int_to_cynw_cm_float_4_19_out1[22:0];
                        end
                     end
                     
                     6'd34:                      begin
                        if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                           o_dft_real_data_man <= DFT_compute_int_to_cynw_cm_float_4_19_out1[22:0];
                        end
                     end
                     
                     6'd35:                      begin
                        if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                           o_dft_real_data_man <= DFT_compute_int_to_cynw_cm_float_4_19_out1[22:0];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_ss_1
         always @(posedge i_clk)
          begin :drive_i_real_m_busy_req_0
            if (i_rst == 1'b0) begin
               i_real_m_busy_req_0 <= 1'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        6'd03:                         begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 if (en_0) begin
                                    if (drain) begin
                                    end
                                    else begin
                                       i_real_m_busy_req_0 <= 1'd0;
                                    end
                                 end
                              end
                              else begin
                                 if (en_0) begin
                                    if (s_reg_81) begin
                                       i_real_m_busy_req_0 <= 1'd1;
                                    end
                                    else begin
                                       i_real_m_busy_req_0 <= 1'd0;
                                    end
                                 end
                                 else begin
                                    i_real_m_busy_req_0 <= 1'd1;
                                 end
                              end
                           end
                           else begin
                              if (en_0) begin
                                 if (drain) begin
                                 end
                                 else begin
                                    i_real_m_busy_req_0 <= 1'd0;
                                 end
                              end
                           end
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or en_1 or gs_ctrl0)
          begin :drive_i_real_m_stalling
            if (stall0) begin
               i_real_m_stalling = 1'd1;
            end
            else begin
               if (gs_ctrl0) begin
                  if (en_1) begin
                     i_real_m_stalling = 1'd0;
                  end
                  else begin
                     i_real_m_stalling = 1'd1;
                  end
               end
               else begin
                  i_real_m_stalling = 1'd0;
               end
            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        6'd36:                         begin
                           o_dft_real_m_req_m_trig_req <= DFT_compute_Not_1U_1U_1_7_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_req_m_trig_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_req_m_trig_req <= 1'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state) 

                        6'd37:                         begin
                           o_dft_imag_m_req_m_trig_req <= DFT_compute_Not_1U_1U_1_11_out1;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx3i1c
         always @(DFT_compute_And_1Ux1U_1U_1_6_out1 or DFT_compute_And_1Ux1U_1U_1_10_out1 or global_state)
          begin :drive_stall0
            case (global_state) 

               6'd37:                begin
                  stall0 = DFT_compute_And_1Ux1U_1U_1_6_out1;
               end
               
               6'd38:                begin
                  stall0 = DFT_compute_And_1Ux1U_1U_1_10_out1;
               end
               
               default:                begin
                  stall0 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_drain
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd02:                      begin
                        drain <= 1'd0;
                     end
                     
                     6'd03:                      begin
                        if (en_1) begin
                           if (cycle1_state) begin
                           end
                           else begin
                              drain <= s_reg_81;
                           end
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_s_reg_101
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd27, 6'd29:                      begin
                        s_reg_101 <= DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_102
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd28:                      begin
                        s_reg_102 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_103
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd28:                      begin
                        s_reg_103 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[30:23];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_s_reg_104
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd28:                      begin
                        s_reg_104 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[22:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_3bx4i1c
         // resource: regr_en_3
         always @(posedge i_clk)
          begin :drive_s_reg_79_slice
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd03:                      begin
                        if (en_2) begin
                           if (!cycle2_state && s_reg_95) begin
                              if (en_0) begin
                                 if (drain) begin
                                    s_reg_79_slice <= 3'd0;
                                 end
                                 else begin
                                    s_reg_79_slice <= s_reg_80_slice;
                                 end
                              end
                              else begin
                                 s_reg_79_slice <= 3'd0;
                              end
                           end
                           else begin
                              if (en_0) begin
                                 if (en_1) begin
                                    if (cycle1_state) begin
                                       if (drain) begin
                                       end
                                       else begin
                                          s_reg_79_slice <= s_reg_80_slice;
                                       end
                                    end
                                    else begin
                                       if (s_reg_81) begin
                                       end
                                       else begin
                                          s_reg_79_slice <= s_reg_80_slice;
                                       end
                                    end
                                 end
                                 else begin
                                    if (drain) begin
                                    end
                                    else begin
                                       s_reg_79_slice <= s_reg_80_slice;
                                    end
                                 end
                              end
                           end
                        end
                        else begin
                           if (en_0) begin
                              if (en_1) begin
                                 if (cycle1_state) begin
                                    if (drain) begin
                                    end
                                    else begin
                                       s_reg_79_slice <= s_reg_80_slice;
                                    end
                                 end
                                 else begin
                                    if (s_reg_81) begin
                                    end
                                    else begin
                                       s_reg_79_slice <= s_reg_80_slice;
                                    end
                                 end
                              end
                              else begin
                                 if (drain) begin
                                 end
                                 else begin
                                    s_reg_79_slice <= s_reg_80_slice;
                                 end
                              end
                           end
                        end
                     end
                     
                     6'd07:                      begin
                        s_reg_79_slice <= {{DFT_compute_Add_3Ux1U_4U_4_17_out1[0], DFT_compute_Add_3Ux1U_4U_4_17_out1[1]}, DFT_compute_Add_3Ux1U_4U_4_17_out1[2]};
                     end
                     
                     6'd26, 6'd34:                      begin
                        s_reg_79_slice <= DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_3bx6i2c
         // resource: regr_en_3
         always @(posedge i_clk)
          begin :drive_s_reg_80_slice
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd02:                      begin
                        s_reg_80_slice <= 3'd0;
                     end
                     
                     6'd03:                      begin
                        if (en_2) begin
                           if (!cycle2_state && s_reg_95) begin
                              if (en_0) begin
                                 if (drain) begin
                                    s_reg_80_slice <= 3'd0;
                                 end
                                 else begin
                                    s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                 end
                              end
                              else begin
                                 s_reg_80_slice <= 3'd0;
                              end
                           end
                           else begin
                              if (en_0) begin
                                 if (en_1) begin
                                    if (cycle1_state) begin
                                       if (drain) begin
                                       end
                                       else begin
                                          s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                       end
                                    end
                                    else begin
                                       if (s_reg_81) begin
                                       end
                                       else begin
                                          s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                       end
                                    end
                                 end
                                 else begin
                                    if (drain) begin
                                    end
                                    else begin
                                       s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                    end
                                 end
                              end
                           end
                        end
                        else begin
                           if (en_0) begin
                              if (en_1) begin
                                 if (cycle1_state) begin
                                    if (drain) begin
                                    end
                                    else begin
                                       s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                    end
                                 end
                                 else begin
                                    if (s_reg_81) begin
                                    end
                                    else begin
                                       s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                    end
                                 end
                              end
                              else begin
                                 if (drain) begin
                                 end
                                 else begin
                                    s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_12_out1[2:0];
                                 end
                              end
                           end
                        end
                     end
                     
                     6'd07:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_17_out1[3]) begin
                           s_reg_80_slice <= 3'd1;
                        end
                        else begin
                           s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
                        end
                     end
                     
                     6'd15, 6'd24:                      begin
                        s_reg_80_slice <= DFT_compute_Add_2Ux1U_3U_4_20_out1;
                     end
                     
                     6'd16:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        end
                        else begin
                           s_reg_80_slice <= 3'd0;
                        end
                     end
                     
                     6'd34:                      begin
                        if (5'd00 != o_dft_real_data_exp[4:0] && !s_reg_90) begin
                           if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                           end
                           else begin
                              s_reg_80_slice <= 3'd0;
                           end
                        end
                     end
                     
                     6'd35:                      begin
                        if (5'd00 != s_reg_89[7:3] && !DFT_compute_LessThan_8Ux8U_1U_4_23_out1) begin
                           if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                           end
                           else begin
                              s_reg_80_slice <= 3'd0;
                           end
                        end
                     end
                     
                     6'd38:                      begin
                        s_reg_80_slice <= DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx4i1c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_81
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd03:                      begin
                        if (en_2) begin
                           if (!cycle2_state && s_reg_95) begin
                              if (en_0) begin
                                 if (drain) begin
                                    s_reg_81 <= DFT_compute_LessThan_3Ux4U_1U_4_16_out1;
                                 end
                                 else begin
                                    s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                 end
                              end
                              else begin
                                 s_reg_81 <= DFT_compute_LessThan_3Ux4U_1U_4_16_out1;
                              end
                           end
                           else begin
                              if (en_0) begin
                                 if (en_1) begin
                                    if (cycle1_state) begin
                                       if (drain) begin
                                       end
                                       else begin
                                          s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                       end
                                    end
                                    else begin
                                       if (s_reg_81) begin
                                       end
                                       else begin
                                          s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                       end
                                    end
                                 end
                                 else begin
                                    if (drain) begin
                                    end
                                    else begin
                                       s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                    end
                                 end
                              end
                           end
                        end
                        else begin
                           if (en_0) begin
                              if (en_1) begin
                                 if (cycle1_state) begin
                                    if (drain) begin
                                    end
                                    else begin
                                       s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                    end
                                 end
                                 else begin
                                    if (s_reg_81) begin
                                    end
                                    else begin
                                       s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                    end
                                 end
                              end
                              else begin
                                 if (drain) begin
                                 end
                                 else begin
                                    s_reg_81 <= DFT_compute_Add_3Ux1U_4U_4_12_out1[3];
                                 end
                              end
                           end
                        end
                     end
                     
                     6'd07:                      begin
                        s_reg_81 <= DFT_compute_LessThan_3Ux4U_1U_4_16_out1;
                     end
                     
                     6'd25:                      begin
                        s_reg_81 <= 1'b0;
                     end
                     
                     6'd35:                      begin
                        /* state47 */
                        s_reg_81 <= sreg_3[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_84
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        s_reg_84 <= DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_85
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        s_reg_85 <= DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[30:23];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_s_reg_86
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        s_reg_86 <= DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[22:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx2i1c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_87
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        s_reg_87 <= 8'd000;
                     end
                     
                     6'd35:                      begin
                        s_reg_87 <= sreg_3[30:23];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_23bx2i1c
         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_s_reg_88
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        s_reg_88 <= 23'd0000000;
                     end
                     
                     6'd35:                      begin
                        s_reg_88 <= sreg_3[22:0];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_89
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25, 6'd35:                      begin
                        s_reg_89 <= DFT_compute_Add_8Ux1U_8U_4_22_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_90
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25, 6'd35:                      begin
                        s_reg_90 <= DFT_compute_LessThan_8Ux8U_1U_4_23_out1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_8bx3i1c
         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_s_reg_91
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        s_reg_91 <= 8'd000;
                     end
                     
                     6'd33:                      begin
                        s_reg_91 <= DFT_compute_Add_8Ux8U_8U_4_40_out1;
                     end
                     
                     6'd35:                      begin
                        s_reg_91 <= s_reg_89;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx3i0c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_s_reg_95
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd03:                      begin
                        if (en_1) begin
                           if (cycle1_state) begin
                           end
                           else begin
                              s_reg_95 <= s_reg_81;
                           end
                        end
                     end
                     
                     6'd26, 6'd34:                      begin
                        s_reg_95 <= DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x[31];
                     end
                     
                     6'd30:                      begin
                        s_reg_95 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[31];
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_3bx6i1c
         always @(s_reg_91[2:0] or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or DFT_compute_Add_3Ux1U_4U_4_43_out1 or cycle2_state or gs_ctrl1 or s_reg_79_slice or s_reg_80_slice)
          begin :drive_temp_real_man_in1
            case (gs_ctrl1) 

               3'd1:                begin
                  if (!cycle2_state && s_reg_95) begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_real_man_in1 = 3'd0;
                     end
                     else begin
                        temp_real_man_in1 = s_reg_79_slice;
                     end
                  end
                  else begin
                     temp_real_man_in1 = s_reg_79_slice;
                  end
               end
               
               3'd2:                begin
                  temp_real_man_in1 = s_reg_79_slice;
               end
               
               3'd3:                begin
                  temp_real_man_in1 = s_reg_80_slice;
               end
               
               3'd4:                begin
                  temp_real_man_in1 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
               end
               
               3'd5:                begin
                  temp_real_man_in1 = s_reg_91[2:0];
               end
               
               3'd6:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     /* state3 */
                     temp_real_man_in1 = 3'd0;
                  end
                  else begin
                     temp_real_man_in1 = DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                  end
               end
               
               default:                begin
                  /* state4 */
                  temp_real_man_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_23bx5i1c
         always @(o_dft_real_data_man or DFT_compute_N_Mux_23_2_2_4_15_out1 or temp_real_man_out1 or DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[22:0] or gs_ctrl2)
          begin :drive_temp_real_man_DIN
            case (gs_ctrl2) 

               3'd1:                begin
                  temp_real_man_DIN = DFT_compute_N_Mux_23_2_2_4_15_out1;
               end
               
               3'd2:                begin
                  temp_real_man_DIN = temp_real_man_out1;
               end
               
               3'd3:                begin
                  temp_real_man_DIN = o_dft_real_data_man;
               end
               
               3'd4:                begin
                  temp_real_man_DIN = DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[22:0];
               end
               
               default:                begin
                  temp_real_man_DIN = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(o_dft_real_data_exp[4:0] or stall0 or s_reg_81 or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or en_1 or en_2 or cycle1_state or cycle2_state or gs_ctrl3)
          begin :drive_temp_real_man_CE
            if (stall0) begin
               temp_real_man_CE = 1'b0;
            end
            else begin
               case (gs_ctrl3) 

                  4'd01:                   begin
                     temp_real_man_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (en_2) begin
                        if (!cycle2_state && s_reg_95) begin
                           if (DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                              temp_real_man_CE = 1'b1;
                           end
                           else begin
                              temp_real_man_CE = 1'b0;
                           end
                        end
                        else begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 temp_real_man_CE = 1'b0;
                              end
                              else begin
                                 temp_real_man_CE = 1'b1;
                              end
                           end
                           else begin
                              temp_real_man_CE = 1'b0;
                           end
                        end
                     end
                     else begin
                        if (en_1) begin
                           if (cycle1_state) begin
                              temp_real_man_CE = 1'b0;
                           end
                           else begin
                              temp_real_man_CE = 1'b1;
                           end
                        end
                        else begin
                           temp_real_man_CE = 1'b0;
                        end
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_81) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_81) begin
                        temp_real_man_CE = s_reg_81;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        temp_real_man_CE = 1'b0;
                     end
                     else begin
                        temp_real_man_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_real_man_CE = 1'b1;
                     end
                     else begin
                        temp_real_man_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_man_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_81 or s_reg_95 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or en_1 or en_2 or cycle1_state or cycle2_state or gs_ctrl4)
          begin :drive_temp_real_man_RW
            if (stall0) begin
               temp_real_man_RW = 1'b0;
            end
            else begin
               case (gs_ctrl4) 

                  3'd1:                   begin
                     temp_real_man_RW = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (en_2) begin
                        if (!cycle2_state && s_reg_95) begin
                           temp_real_man_RW = 1'b0;
                        end
                        else begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 temp_real_man_RW = 1'b0;
                              end
                              else begin
                                 temp_real_man_RW = 1'b1;
                              end
                           end
                           else begin
                              temp_real_man_RW = 1'b0;
                           end
                        end
                     end
                     else begin
                        if (en_1) begin
                           if (cycle1_state) begin
                              temp_real_man_RW = 1'b0;
                           end
                           else begin
                              temp_real_man_RW = 1'b1;
                           end
                        end
                        else begin
                           temp_real_man_RW = 1'b0;
                        end
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_81) begin
                        temp_real_man_RW = 1'b1;
                     end
                     else begin
                        temp_real_man_RW = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                        temp_real_man_RW = 1'b1;
                     end
                     else begin
                        temp_real_man_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_man_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i1c
         always @(s_reg_91[2:0] or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or DFT_compute_Add_3Ux1U_4U_4_43_out1 or cycle2_state or gs_ctrl1 or s_reg_79_slice or s_reg_80_slice)
          begin :drive_temp_real_exp_in1
            case (gs_ctrl1) 

               3'd1:                begin
                  if (!cycle2_state && s_reg_95) begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_real_exp_in1 = 3'd0;
                     end
                     else begin
                        temp_real_exp_in1 = s_reg_79_slice;
                     end
                  end
                  else begin
                     temp_real_exp_in1 = s_reg_79_slice;
                  end
               end
               
               3'd2:                begin
                  temp_real_exp_in1 = s_reg_79_slice;
               end
               
               3'd3:                begin
                  temp_real_exp_in1 = s_reg_80_slice;
               end
               
               3'd4:                begin
                  temp_real_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
               end
               
               3'd5:                begin
                  temp_real_exp_in1 = s_reg_91[2:0];
               end
               
               3'd6:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     temp_real_exp_in1 = 3'd0;
                  end
                  else begin
                     temp_real_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_real_exp_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_8bx5i1c
         always @(o_dft_real_data_exp or DFT_compute_N_Mux_8_2_1_4_14_out1 or temp_real_exp_out1 or DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[30:23] or gs_ctrl2)
          begin :drive_temp_real_exp_DIN
            case (gs_ctrl2) 

               3'd1:                begin
                  temp_real_exp_DIN = DFT_compute_N_Mux_8_2_1_4_14_out1;
               end
               
               3'd2:                begin
                  temp_real_exp_DIN = temp_real_exp_out1;
               end
               
               3'd3:                begin
                  temp_real_exp_DIN = o_dft_real_data_exp;
               end
               
               3'd4:                begin
                  temp_real_exp_DIN = DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[30:23];
               end
               
               default:                begin
                  temp_real_exp_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(o_dft_real_data_exp[4:0] or stall0 or s_reg_81 or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or en_1 or en_2 or cycle1_state or cycle2_state or gs_ctrl3)
          begin :drive_temp_real_exp_CE
            if (stall0) begin
               temp_real_exp_CE = 1'b0;
            end
            else begin
               case (gs_ctrl3) 

                  4'd01:                   begin
                     temp_real_exp_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (en_2) begin
                        if (!cycle2_state && s_reg_95) begin
                           if (DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                              temp_real_exp_CE = 1'b1;
                           end
                           else begin
                              temp_real_exp_CE = 1'b0;
                           end
                        end
                        else begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 temp_real_exp_CE = 1'b0;
                              end
                              else begin
                                 temp_real_exp_CE = 1'b1;
                              end
                           end
                           else begin
                              temp_real_exp_CE = 1'b0;
                           end
                        end
                     end
                     else begin
                        if (en_1) begin
                           if (cycle1_state) begin
                              temp_real_exp_CE = 1'b0;
                           end
                           else begin
                              temp_real_exp_CE = 1'b1;
                           end
                        end
                        else begin
                           temp_real_exp_CE = 1'b0;
                        end
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_81) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_81) begin
                        temp_real_exp_CE = s_reg_81;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        temp_real_exp_CE = 1'b0;
                     end
                     else begin
                        temp_real_exp_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_real_exp_CE = 1'b1;
                     end
                     else begin
                        temp_real_exp_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_exp_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_81 or s_reg_95 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or en_1 or en_2 or cycle1_state or cycle2_state or gs_ctrl4)
          begin :drive_temp_real_exp_RW
            if (stall0) begin
               temp_real_exp_RW = 1'b0;
            end
            else begin
               case (gs_ctrl4) 

                  3'd1:                   begin
                     temp_real_exp_RW = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (en_2) begin
                        if (!cycle2_state && s_reg_95) begin
                           temp_real_exp_RW = 1'b0;
                        end
                        else begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 temp_real_exp_RW = 1'b0;
                              end
                              else begin
                                 temp_real_exp_RW = 1'b1;
                              end
                           end
                           else begin
                              temp_real_exp_RW = 1'b0;
                           end
                        end
                     end
                     else begin
                        if (en_1) begin
                           if (cycle1_state) begin
                              temp_real_exp_RW = 1'b0;
                           end
                           else begin
                              temp_real_exp_RW = 1'b1;
                           end
                        end
                        else begin
                           temp_real_exp_RW = 1'b0;
                        end
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_81) begin
                        temp_real_exp_RW = 1'b1;
                     end
                     else begin
                        temp_real_exp_RW = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                        temp_real_exp_RW = 1'b1;
                     end
                     else begin
                        temp_real_exp_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_exp_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx7i1c
         always @(o_dft_real_data_exp[4:0] or s_reg_91[2:0] or DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0] or DFT_compute_Add_3Ux1U_4U_4_43_out1 or gs_ctrl9 or s_reg_79_slice or s_reg_80_slice)
          begin :drive_temp_imag_man_in1
            case (gs_ctrl9) 

               3'd1:                begin
                  temp_imag_man_in1 = s_reg_79_slice;
               end
               
               3'd2:                begin
                  temp_imag_man_in1 = s_reg_80_slice;
               end
               
               3'd3:                begin
                  temp_imag_man_in1 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
               end
               
               3'd4:                begin
                  temp_imag_man_in1 = DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
               end
               
               3'd5:                begin
                  temp_imag_man_in1 = s_reg_91[2:0];
               end
               
               3'd6:                begin
                  case (o_dft_real_data_exp[4:0]) 

                     5'd00:                      begin
                        temp_imag_man_in1 = DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
                     end
                     
                     default:                      begin
                        temp_imag_man_in1 = 3'd0;
                     end
                     
                  endcase

               end
               
               3'd7:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     temp_imag_man_in1 = 3'd0;
                  end
                  else begin
                     temp_imag_man_in1 = DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_imag_man_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_23bx4i1c
         always @(o_dft_imag_data_man or temp_imag_man_out1 or DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[22:0] or gs_ctrl10)
          begin :drive_temp_imag_man_DIN
            case (gs_ctrl10) 

               2'd1:                begin
                  temp_imag_man_DIN = temp_imag_man_out1;
               end
               
               2'd2:                begin
                  temp_imag_man_DIN = o_dft_imag_data_man;
               end
               
               2'd3:                begin
                  temp_imag_man_DIN = DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[22:0];
               end
               
               default:                begin
                  temp_imag_man_DIN = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(o_dft_real_data_exp[4:0] or stall0 or s_reg_81 or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or en_2 or cycle2_state or gs_ctrl11)
          begin :drive_temp_imag_man_CE
            if (stall0) begin
               temp_imag_man_CE = 1'b0;
            end
            else begin
               case (gs_ctrl11) 

                  4'd01:                   begin
                     temp_imag_man_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (en_2) begin
                        if (!cycle2_state && (s_reg_95 && DFT_compute_LessThan_3Ux4U_1U_4_16_out1)) begin
                           temp_imag_man_CE = 1'b1;
                        end
                        else begin
                           temp_imag_man_CE = 1'b0;
                        end
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_81) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_81) begin
                        temp_imag_man_CE = s_reg_81;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        temp_imag_man_CE = 1'b0;
                     end
                     else begin
                        temp_imag_man_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     case (o_dft_real_data_exp[4:0]) 

                        5'd00:                         begin
                           temp_imag_man_CE = 1'b1;
                        end
                        
                        default:                         begin
                           if (!s_reg_90 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                              temp_imag_man_CE = 1'b1;
                           end
                           else begin
                              temp_imag_man_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  4'd08:                   begin
                     if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_imag_man_CE = 1'b1;
                     end
                     else begin
                        temp_imag_man_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_man_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_81 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or gs_ctrl12)
          begin :drive_temp_imag_man_RW
            if (stall0) begin
               temp_imag_man_RW = 1'b0;
            end
            else begin
               case (gs_ctrl12) 

                  2'd1:                   begin
                     temp_imag_man_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_81) begin
                        temp_imag_man_RW = 1'b1;
                     end
                     else begin
                        temp_imag_man_RW = 1'b0;
                     end
                  end
                  
                  2'd3:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                        temp_imag_man_RW = 1'b1;
                     end
                     else begin
                        temp_imag_man_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_man_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx7i1c
         always @(o_dft_real_data_exp[4:0] or s_reg_91[2:0] or DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0] or DFT_compute_Add_3Ux1U_4U_4_43_out1 or gs_ctrl9 or s_reg_79_slice or s_reg_80_slice)
          begin :drive_temp_imag_exp_in1
            case (gs_ctrl9) 

               3'd1:                begin
                  temp_imag_exp_in1 = s_reg_79_slice;
               end
               
               3'd2:                begin
                  temp_imag_exp_in1 = s_reg_80_slice;
               end
               
               3'd3:                begin
                  temp_imag_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
               end
               
               3'd4:                begin
                  temp_imag_exp_in1 = DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
               end
               
               3'd5:                begin
                  temp_imag_exp_in1 = s_reg_91[2:0];
               end
               
               3'd6:                begin
                  case (o_dft_real_data_exp[4:0]) 

                     5'd00:                      begin
                        temp_imag_exp_in1 = DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
                     end
                     
                     default:                      begin
                        temp_imag_exp_in1 = 3'd0;
                     end
                     
                  endcase

               end
               
               3'd7:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     temp_imag_exp_in1 = 3'd0;
                  end
                  else begin
                     temp_imag_exp_in1 = DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_imag_exp_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_8bx4i1c
         always @(o_dft_imag_data_exp or temp_imag_exp_out1 or DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[30:23] or gs_ctrl10)
          begin :drive_temp_imag_exp_DIN
            case (gs_ctrl10) 

               2'd1:                begin
                  temp_imag_exp_DIN = temp_imag_exp_out1;
               end
               
               2'd2:                begin
                  temp_imag_exp_DIN = o_dft_imag_data_exp;
               end
               
               2'd3:                begin
                  temp_imag_exp_DIN = DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[30:23];
               end
               
               default:                begin
                  temp_imag_exp_DIN = 8'd000;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(o_dft_real_data_exp[4:0] or stall0 or s_reg_81 or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or en_2 or cycle2_state or gs_ctrl11)
          begin :drive_temp_imag_exp_CE
            if (stall0) begin
               temp_imag_exp_CE = 1'b0;
            end
            else begin
               case (gs_ctrl11) 

                  4'd01:                   begin
                     temp_imag_exp_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (en_2) begin
                        if (!cycle2_state && (s_reg_95 && DFT_compute_LessThan_3Ux4U_1U_4_16_out1)) begin
                           temp_imag_exp_CE = 1'b1;
                        end
                        else begin
                           temp_imag_exp_CE = 1'b0;
                        end
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_81) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_81) begin
                        temp_imag_exp_CE = s_reg_81;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        temp_imag_exp_CE = 1'b0;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     case (o_dft_real_data_exp[4:0]) 

                        5'd00:                         begin
                           temp_imag_exp_CE = 1'b1;
                        end
                        
                        default:                         begin
                           if (!s_reg_90 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                              temp_imag_exp_CE = 1'b1;
                           end
                           else begin
                              temp_imag_exp_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  4'd08:                   begin
                     if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_imag_exp_CE = 1'b1;
                     end
                     else begin
                        temp_imag_exp_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_exp_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_81 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or gs_ctrl12)
          begin :drive_temp_imag_exp_RW
            if (stall0) begin
               temp_imag_exp_RW = 1'b0;
            end
            else begin
               case (gs_ctrl12) 

                  2'd1:                   begin
                     temp_imag_exp_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_81) begin
                        temp_imag_exp_RW = 1'b1;
                     end
                     else begin
                        temp_imag_exp_RW = 1'b0;
                     end
                  end
                  
                  2'd3:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                        temp_imag_exp_RW = 1'b1;
                     end
                     else begin
                        temp_imag_exp_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_exp_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i1c
         always @(s_reg_91[2:0] or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or DFT_compute_Add_3Ux1U_4U_4_43_out1 or cycle2_state or gs_ctrl1 or s_reg_79_slice or s_reg_80_slice)
          begin :drive_temp_real_sign_in1
            case (gs_ctrl1) 

               3'd1:                begin
                  if (!cycle2_state && s_reg_95) begin
                     if (DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_real_sign_in1 = 3'd0;
                     end
                     else begin
                        temp_real_sign_in1 = s_reg_79_slice;
                     end
                  end
                  else begin
                     temp_real_sign_in1 = s_reg_79_slice;
                  end
               end
               
               3'd2:                begin
                  temp_real_sign_in1 = s_reg_79_slice;
               end
               
               3'd3:                begin
                  temp_real_sign_in1 = s_reg_80_slice;
               end
               
               3'd4:                begin
                  temp_real_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
               end
               
               3'd5:                begin
                  temp_real_sign_in1 = s_reg_91[2:0];
               end
               
               3'd6:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     temp_real_sign_in1 = 3'd0;
                  end
                  else begin
                     temp_real_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_real_sign_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_1bx5i1c
         always @(o_dft_real_data_sign or DFT_compute_N_Muxb_1_2_3_4_13_out1 or temp_real_sign_out1 or DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[31] or gs_ctrl2)
          begin :drive_temp_real_sign_DIN
            case (gs_ctrl2) 

               3'd1:                begin
                  temp_real_sign_DIN = DFT_compute_N_Muxb_1_2_3_4_13_out1;
               end
               
               3'd2:                begin
                  temp_real_sign_DIN = temp_real_sign_out1;
               end
               
               3'd3:                begin
                  temp_real_sign_DIN = o_dft_real_data_sign;
               end
               
               3'd4:                begin
                  temp_real_sign_DIN = DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[31];
               end
               
               default:                begin
                  temp_real_sign_DIN = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(o_dft_real_data_exp[4:0] or stall0 or s_reg_81 or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or en_1 or en_2 or cycle1_state or cycle2_state or gs_ctrl19)
          begin :drive_temp_real_sign_CE
            if (stall0) begin
               temp_real_sign_CE = 1'b0;
            end
            else begin
               case (gs_ctrl19) 

                  4'd01:                   begin
                     temp_real_sign_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (en_2) begin
                        if (!cycle2_state && s_reg_95) begin
                           if (DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                              temp_real_sign_CE = 1'b1;
                           end
                           else begin
                              temp_real_sign_CE = 1'b0;
                           end
                        end
                        else begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 temp_real_sign_CE = 1'b0;
                              end
                              else begin
                                 temp_real_sign_CE = 1'b1;
                              end
                           end
                           else begin
                              temp_real_sign_CE = 1'b0;
                           end
                        end
                     end
                     else begin
                        if (en_1) begin
                           if (cycle1_state) begin
                              temp_real_sign_CE = 1'b0;
                           end
                           else begin
                              temp_real_sign_CE = 1'b1;
                           end
                        end
                        else begin
                           temp_real_sign_CE = 1'b0;
                        end
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_81) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_81) begin
                        temp_real_sign_CE = s_reg_81;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        temp_real_sign_CE = 1'b0;
                     end
                     else begin
                        temp_real_sign_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd08:                   begin
                     if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_real_sign_CE = 1'b1;
                     end
                     else begin
                        temp_real_sign_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_sign_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_81 or s_reg_95 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or en_1 or en_2 or cycle1_state or cycle2_state or gs_ctrl20)
          begin :drive_temp_real_sign_RW
            if (stall0) begin
               temp_real_sign_RW = 1'b0;
            end
            else begin
               case (gs_ctrl20) 

                  3'd1:                   begin
                     temp_real_sign_RW = 1'b1;
                  end
                  
                  3'd2:                   begin
                     if (en_2) begin
                        if (!cycle2_state && s_reg_95) begin
                           temp_real_sign_RW = 1'b0;
                        end
                        else begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 temp_real_sign_RW = 1'b0;
                              end
                              else begin
                                 temp_real_sign_RW = 1'b1;
                              end
                           end
                           else begin
                              temp_real_sign_RW = 1'b0;
                           end
                        end
                     end
                     else begin
                        if (en_1) begin
                           if (cycle1_state) begin
                              temp_real_sign_RW = 1'b0;
                           end
                           else begin
                              temp_real_sign_RW = 1'b1;
                           end
                        end
                        else begin
                           temp_real_sign_RW = 1'b0;
                        end
                     end
                  end
                  
                  3'd3:                   begin
                     if (s_reg_81) begin
                        temp_real_sign_RW = 1'b1;
                     end
                     else begin
                        temp_real_sign_RW = 1'b0;
                     end
                  end
                  
                  3'd4:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                        temp_real_sign_RW = 1'b1;
                     end
                     else begin
                        temp_real_sign_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_real_sign_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_3bx7i1c
         always @(o_dft_real_data_exp[4:0] or s_reg_91[2:0] or DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0] or DFT_compute_Add_3Ux1U_4U_4_43_out1 or gs_ctrl9 or s_reg_79_slice or s_reg_80_slice)
          begin :drive_temp_imag_sign_in1
            case (gs_ctrl9) 

               3'd1:                begin
                  temp_imag_sign_in1 = s_reg_79_slice;
               end
               
               3'd2:                begin
                  temp_imag_sign_in1 = s_reg_80_slice;
               end
               
               3'd3:                begin
                  temp_imag_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
               end
               
               3'd4:                begin
                  temp_imag_sign_in1 = DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
               end
               
               3'd5:                begin
                  temp_imag_sign_in1 = s_reg_91[2:0];
               end
               
               3'd6:                begin
                  case (o_dft_real_data_exp[4:0]) 

                     5'd00:                      begin
                        temp_imag_sign_in1 = DFT_compute_Add_3Ux3U_4U_4_27_out1[2:0];
                     end
                     
                     default:                      begin
                        temp_imag_sign_in1 = 3'd0;
                     end
                     
                  endcase

               end
               
               3'd7:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     temp_imag_sign_in1 = 3'd0;
                  end
                  else begin
                     temp_imag_sign_in1 = DFT_compute_Add_3Ux1U_4U_4_43_out1[2:0];
                  end
               end
               
               default:                begin
                  temp_imag_sign_in1 = 3'd0;
               end
               
            endcase

         end

         // resource: mux_1bx4i1c
         always @(o_dft_imag_data_sign or temp_imag_sign_out1 or DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[31] or gs_ctrl10)
          begin :drive_temp_imag_sign_DIN
            case (gs_ctrl10) 

               2'd1:                begin
                  temp_imag_sign_DIN = temp_imag_sign_out1;
               end
               
               2'd2:                begin
                  temp_imag_sign_DIN = o_dft_imag_data_sign;
               end
               
               2'd3:                begin
                  temp_imag_sign_DIN = DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[31];
               end
               
               default:                begin
                  temp_imag_sign_DIN = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i2c
         always @(o_dft_real_data_exp[4:0] or stall0 or s_reg_81 or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_LessThan_3Ux4U_1U_4_16_out1 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or en_2 or cycle2_state or gs_ctrl23)
          begin :drive_temp_imag_sign_CE
            if (stall0) begin
               temp_imag_sign_CE = 1'b0;
            end
            else begin
               case (gs_ctrl23) 

                  4'd01:                   begin
                     temp_imag_sign_CE = 1'b1;
                  end
                  
                  4'd02:                   begin
                     if (en_2) begin
                        if (!cycle2_state && (s_reg_95 && DFT_compute_LessThan_3Ux4U_1U_4_16_out1)) begin
                           temp_imag_sign_CE = 1'b1;
                        end
                        else begin
                           temp_imag_sign_CE = 1'b0;
                        end
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd03:                   begin
                     if (s_reg_81) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd04:                   begin
                     if (s_reg_81) begin
                        temp_imag_sign_CE = s_reg_81;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd05:                   begin
                     if (!DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && DFT_compute_LessThan_3Ux4U_1U_4_16_out1) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  4'd06:                   begin
                     if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                        temp_imag_sign_CE = 1'b0;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b1;
                     end
                  end
                  
                  4'd07:                   begin
                     case (o_dft_real_data_exp[4:0]) 

                        5'd00:                         begin
                           temp_imag_sign_CE = 1'b1;
                        end
                        
                        default:                         begin
                           if (!s_reg_90 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                              temp_imag_sign_CE = 1'b1;
                           end
                           else begin
                              temp_imag_sign_CE = 1'b0;
                           end
                        end
                        
                     endcase

                  end
                  
                  4'd08:                   begin
                     if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && !DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                        temp_imag_sign_CE = 1'b1;
                     end
                     else begin
                        temp_imag_sign_CE = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_sign_CE = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         always @(stall0 or s_reg_81 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or gs_ctrl24)
          begin :drive_temp_imag_sign_RW
            if (stall0) begin
               temp_imag_sign_RW = 1'b0;
            end
            else begin
               case (gs_ctrl24) 

                  2'd1:                   begin
                     temp_imag_sign_RW = 1'b1;
                  end
                  
                  2'd2:                   begin
                     if (s_reg_81) begin
                        temp_imag_sign_RW = 1'b1;
                     end
                     else begin
                        temp_imag_sign_RW = 1'b0;
                     end
                  end
                  
                  2'd3:                   begin
                     if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                        temp_imag_sign_RW = 1'b1;
                     end
                     else begin
                        temp_imag_sign_RW = 1'b0;
                     end
                  end
                  
                  default:                   begin
                     temp_imag_sign_RW = 1'b0;
                  end
                  
               endcase

            end
         end

         // resource: DFT_compute_Add_3Ux1U_4U_4  instance: DFT_compute_Add_3Ux1U_4U_4_12
         assign DFT_compute_Add_3Ux1U_4U_4_12_out1 = {1'b0, s_reg_80_slice} + 4'd01;

         // resource: DFT_compute_N_Muxb_1_2_3_4
         always @(i_real_data_sign or i_real_m_stall_reg_sign or i_real_m_stall_reg_full)
          begin :DFT_compute_N_Muxb_1_2_3_4_13
            if (i_real_m_stall_reg_full) begin
               DFT_compute_N_Muxb_1_2_3_4_13_out1 = i_real_m_stall_reg_sign;
            end
            else begin
               DFT_compute_N_Muxb_1_2_3_4_13_out1 = i_real_data_sign;
            end
         end

         // resource: DFT_compute_N_Mux_8_2_1_4
         always @(i_real_data_exp or i_real_m_stall_reg_exp or i_real_m_stall_reg_full)
          begin :DFT_compute_N_Mux_8_2_1_4_14
            if (i_real_m_stall_reg_full) begin
               DFT_compute_N_Mux_8_2_1_4_14_out1 = i_real_m_stall_reg_exp;
            end
            else begin
               DFT_compute_N_Mux_8_2_1_4_14_out1 = i_real_data_exp;
            end
         end

         // resource: DFT_compute_N_Mux_23_2_2_4
         always @(i_real_data_man or i_real_m_stall_reg_man or i_real_m_stall_reg_full)
          begin :DFT_compute_N_Mux_23_2_2_4_15
            if (i_real_m_stall_reg_full) begin
               DFT_compute_N_Mux_23_2_2_4_15_out1 = i_real_m_stall_reg_man;
            end
            else begin
               DFT_compute_N_Mux_23_2_2_4_15_out1 = i_real_data_man;
            end
         end

         // resource: mux_3bx2i1c
         always @(DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or gs_ctrl25)
          begin :drive_DFT_compute_LessThan_3Ux4U_1U_4_16_in2
            if (gs_ctrl25) begin
               DFT_compute_LessThan_3Ux4U_1U_4_16_in2 = DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0];
            end
            else begin
               DFT_compute_LessThan_3Ux4U_1U_4_16_in2 = 3'd0;
            end
         end

         // resource: mux_3bx2i1c
         always @(DFT_compute_Add_3Ux1U_4U_4_17_out1[2:0] or gs_ctrl25)
          begin :drive_DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice
            if (gs_ctrl25) begin
               DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice = {{DFT_compute_Add_3Ux1U_4U_4_17_out1[0], DFT_compute_Add_3Ux1U_4U_4_17_out1[1]}, DFT_compute_Add_3Ux1U_4U_4_17_out1[2]};
            end
            else begin
               DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice = 3'd0;
            end
         end

         // resource: DFT_compute_LessThan_3Ux4U_1U_4  instance: DFT_compute_LessThan_3Ux4U_1U_4_16
         assign DFT_compute_LessThan_3Ux4U_1U_4_16_out1 = {1'b0, DFT_compute_LessThan_3Ux4U_1U_4_16_in2} < {1'b0, DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice};

         // resource: DFT_compute_Add_3Ux1U_4U_4  instance: DFT_compute_Add_3Ux1U_4U_4_17
         assign DFT_compute_Add_3Ux1U_4U_4_17_out1 = {1'b0, s_reg_80_slice} + 4'd01;

         // resource: mux_2bx2i1c
         always @(gs_ctrl27 or s_reg_80_slice[1:0])
          begin :drive_DFT_compute_LeftShift_2Sx2U_5S_4_18_in1
            if (gs_ctrl27) begin
               DFT_compute_LeftShift_2Sx2U_5S_4_18_in1 = s_reg_80_slice[1:0];
            end
            else begin
               DFT_compute_LeftShift_2Sx2U_5S_4_18_in1 = 2'd1;
            end
         end

         // resource: DFT_compute_LeftShift_2Sx2U_5S_4  instance: DFT_compute_LeftShift_2Sx2U_5S_4_18
         assign DFT_compute_LeftShift_2Sx2U_5S_4_18_out1 = 5'd01 << DFT_compute_LeftShift_2Sx2U_5S_4_18_in1;

         // instance: drive_DFT_compute_int_to_cynw_cm_float_4_19_in1
         assign DFT_compute_int_to_cynw_cm_float_4_19_in1 = {{1'b0, { 3 {DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4]}}}, DFT_compute_LeftShift_2Sx2U_5S_4_18_out1};

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_out1 = {DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_sign, {DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp, DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man}};

         // resource: DFT_compute_Add_2Ux1U_3U_4  instance: DFT_compute_Add_2Ux1U_3U_4_20
         assign DFT_compute_Add_2Ux1U_3U_4_20_out1 = {1'b0, s_reg_80_slice[1:0]} + 3'd1;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_sign = 1'b1;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_exp = 8'd129;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_a_man = 23'd4788187;

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_sign = DFT_compute_int_to_cynw_cm_float_4_19_out1[31];

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_exp = DFT_compute_int_to_cynw_cm_float_4_19_out1[30:23];

         // instance: drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man
         assign DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_b_man = DFT_compute_int_to_cynw_cm_float_4_19_out1[22:0];

         // resource: mux_1bx2i2c
         always @(o_dft_real_data_exp[4:0] or s_reg_89[7:3] or s_reg_90 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or gs_ctrl28)
          begin :drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept
            case (gs_ctrl28) 

               3'd1:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_17_out1[3]) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b0;
                  end
               end
               
               3'd2:                begin
                  if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b0;
                  end
               end
               
               3'd3:                begin
                  if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b0;
                  end
               end
               
               3'd4:                begin
                  if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1)) begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b1;
                  end
                  else begin
                     DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b0;
                  end
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_accept = 1'b0;
               end
               
            endcase

         end

         // resource: mux_8bx2i1c
         always @(s_reg_89 or gs_ctrl29)
          begin :drive_DFT_compute_Add_8Ux1U_8U_4_22_in2
            if (gs_ctrl29) begin
               DFT_compute_Add_8Ux1U_8U_4_22_in2 = s_reg_89;
            end
            else begin
               DFT_compute_Add_8Ux1U_8U_4_22_in2 = 8'd000;
            end
         end

         // resource: DFT_compute_Add_8Ux1U_8U_4  instance: DFT_compute_Add_8Ux1U_8U_4_22
         assign DFT_compute_Add_8Ux1U_8U_4_22_out1 = DFT_compute_Add_8Ux1U_8U_4_22_in2 + 8'd001;

         // resource: DFT_compute_LessThan_8Ux8U_1U_4  instance: DFT_compute_LessThan_8Ux8U_1U_4_23
         assign DFT_compute_LessThan_8Ux8U_1U_4_23_out1 = DFT_compute_Add_8Ux1U_8U_4_22_out1 < s_reg_83;

         // resource: mux_1bx6i1c
         always @(s_reg_101[31] or temp_imag_sign_out1 or temp_real_sign_out1 or DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[31] or sreg_3[31] or gs_ctrl30)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign
            case (gs_ctrl30) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign = DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[31];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign = temp_real_sign_out1;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign = s_reg_101[31];
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign = temp_imag_sign_out1;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign = sreg_3[31];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_sign = 1'b0;
               end
               
            endcase

         end

         // resource: mux_8bx6i1c
         always @(s_reg_101[30:23] or temp_imag_exp_out1 or temp_real_exp_out1 or DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[30:23] or sreg_3[30:23] or gs_ctrl30)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp
            case (gs_ctrl30) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp = DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[30:23];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp = temp_real_exp_out1;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp = s_reg_101[30:23];
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp = temp_imag_exp_out1;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp = sreg_3[30:23];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_exp = 8'd000;
               end
               
            endcase

         end

         // resource: mux_23bx6i1c
         always @(s_reg_101[22:0] or temp_imag_man_out1 or temp_real_man_out1 or DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[22:0] or sreg_3[22:0] or gs_ctrl30)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man
            case (gs_ctrl30) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man = DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[22:0];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man = temp_real_man_out1;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man = s_reg_101[22:0];
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man = temp_imag_man_out1;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man = sreg_3[22:0];
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_a_man = 23'd0000000;
               end
               
            endcase

         end

         // resource: mux_1bx7i0c
         always @(s_reg_102 or s_reg_84 or s_reg_95 or DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[31] or DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[31] or DFT_compute_Not_1U_1U_4_29_out1 or DFT_compute_Not_1U_1U_4_32_out1 or gs_ctrl33)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign
            case (gs_ctrl33) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = DFT_compute_Not_1U_1U_4_29_out1;
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = DFT_compute_Not_1U_1U_4_32_out1;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[31];
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = s_reg_102;
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = s_reg_95;
               end
               
               3'd6:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = s_reg_84;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_sign = DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[31];
               end
               
            endcase

         end

         // resource: mux_8bx6i0c
         always @(s_reg_101[30:23] or s_reg_103 or s_reg_85 or DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[30:23] or DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[30:23] or sreg_4[30:23] or gs_ctrl30)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp
            case (gs_ctrl30) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp = s_reg_101[30:23];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp = s_reg_103;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp = DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[30:23];
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp = sreg_4[30:23];
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp = s_reg_85;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_exp = DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[30:23];
               end
               
            endcase

         end

         // resource: mux_23bx6i0c
         always @(s_reg_101[22:0] or s_reg_104 or s_reg_86 or DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[22:0] or DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[22:0] or sreg_4[22:0] or gs_ctrl30)
          begin :drive_DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man
            case (gs_ctrl30) 

               3'd1:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man = s_reg_101[22:0];
               end
               
               3'd2:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man = s_reg_104;
               end
               
               3'd3:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man = DFT_compute_cynw_cm_float_mul_E8_M23_1_28_x[22:0];
               end
               
               3'd4:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man = sreg_4[22:0];
               end
               
               3'd5:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man = s_reg_86;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_add2_E8_M23_1_24_b_man = DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_21_x[22:0];
               end
               
            endcase

         end

         // resource: DFT_compute_Add_3Ux3U_4U_4  instance: DFT_compute_Add_3Ux3U_4U_4_27
         assign DFT_compute_Add_3Ux3U_4U_4_27_out1 = {1'b0, s_reg_91[2:0]} + {1'b0, s_reg_83[2:0]};

         // resource: mux_1bx4i0c
         always @(o_dft_imag_data_sign or o_dft_real_data_sign or temp_imag_sign_out1 or temp_real_sign_out1 or gs_ctrl36)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign
            case (gs_ctrl36) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign = temp_real_sign_out1;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign = o_dft_imag_data_sign;
               end
               
               2'd3:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign = o_dft_real_data_sign;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_sign = temp_imag_sign_out1;
               end
               
            endcase

         end

         // resource: mux_8bx4i0c
         always @(o_dft_imag_data_exp or o_dft_real_data_exp or temp_imag_exp_out1 or temp_real_exp_out1 or gs_ctrl36)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp
            case (gs_ctrl36) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp = temp_real_exp_out1;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp = o_dft_imag_data_exp;
               end
               
               2'd3:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp = o_dft_real_data_exp;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_exp = temp_imag_exp_out1;
               end
               
            endcase

         end

         // resource: mux_23bx4i0c
         always @(o_dft_imag_data_man or o_dft_real_data_man or temp_imag_man_out1 or temp_real_man_out1 or gs_ctrl36)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man
            case (gs_ctrl36) 

               2'd1:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man = temp_real_man_out1;
               end
               
               2'd2:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man = o_dft_imag_data_man;
               end
               
               2'd3:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man = o_dft_real_data_man;
               end
               
               default:                begin
                  DFT_compute_cynw_cm_float_mul_E8_M23_1_28_a_man = temp_imag_man_out1;
               end
               
            endcase

         end

         // resource: mux_1bx2i0c
         always @(s_reg_95 or sreg_1[31] or gs_ctrl39)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign
            if (gs_ctrl39) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign = sreg_1[31];
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_sign = s_reg_95;
            end
         end

         // resource: mux_8bx2i0c
         always @(sreg_1[30:23] or sreg_4[30:23] or gs_ctrl39)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp
            if (gs_ctrl39) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp = sreg_1[30:23];
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_exp = sreg_4[30:23];
            end
         end

         // resource: mux_23bx2i0c
         always @(sreg_1[22:0] or sreg_4[22:0] or gs_ctrl39)
          begin :drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man
            if (gs_ctrl39) begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man = sreg_1[22:0];
            end
            else begin
               DFT_compute_cynw_cm_float_mul_E8_M23_1_28_b_man = sreg_4[22:0];
            end
         end

         // instance: drive_DFT_compute_Not_1U_1U_4_29_in1
         assign DFT_compute_Not_1U_1U_4_29_in1 = s_reg_101[31];

         // resource: DFT_compute_Not_1U_1U_4  instance: DFT_compute_Not_1U_1U_4_29
         assign DFT_compute_Not_1U_1U_4_29_out1 = !DFT_compute_Not_1U_1U_4_29_in1;

         // resource: mux_1bx2i0c
         always @(s_reg_102 or s_reg_95 or gs_ctrl42)
          begin :drive_DFT_compute_Not_1U_1U_4_32_in1
            if (gs_ctrl42) begin
               DFT_compute_Not_1U_1U_4_32_in1 = s_reg_95;
            end
            else begin
               DFT_compute_Not_1U_1U_4_32_in1 = s_reg_102;
            end
         end

         // resource: DFT_compute_Not_1U_1U_4  instance: DFT_compute_Not_1U_1U_4_32
         assign DFT_compute_Not_1U_1U_4_32_out1 = !DFT_compute_Not_1U_1U_4_32_in1;

         // resource: DFT_compute_Add_8Ux8U_8U_4  instance: DFT_compute_Add_8Ux8U_8U_4_40
         assign DFT_compute_Add_8Ux8U_8U_4_40_out1 = s_reg_91 + s_reg_82;

         // instance: drive_DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2
         assign DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2 = {1'b0, s_reg_80_slice};

         // resource: DFT_compute_LessThanEQ_4Sx3S_1U_4  instance: DFT_compute_LessThanEQ_4Sx3S_1U_4_42
         assign DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 = DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2[3] ^ DFT_compute_LessThanEQ_4Sx3S_1U_4_42_in2 <= 4'd03;

         // resource: DFT_compute_Add_3Ux1U_4U_4  instance: DFT_compute_Add_3Ux1U_4U_4_43
         assign DFT_compute_Add_3Ux1U_4U_4_43_out1 = {1'b0, s_reg_80_slice} + 4'd01;

         // resource: mux_1bx3i2c
         always @(DFT_compute_gen_busy_r_1_2_out1[0] or cycle1_state or global_state)
          begin :drive_rdy_1
            case (global_state) 

               6'd03:                begin
                  if (cycle1_state) begin
                     rdy_1 = 1'b1;
                  end
                  else begin
                     rdy_1 = !DFT_compute_gen_busy_r_1_2_out1[0];
                  end
               end
               
               default:                begin
                  rdy_1 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_vld_0
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd02:                      begin
                        vld_0 <= 1'b0;
                     end
                     
                     6'd03:                      begin
                        vld_0 <= en_0 | vld_0 & !rdy_1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // instance: drive_rdy_0
         assign rdy_0 = !vld_0 | rdy_1;

         // resource: mux_1bx2i1c
         always @(rdy_0 or global_state)
          begin :drive_en_0
            case (global_state) 

               6'd03:                begin
                  en_0 = rdy_0;
               end
               
               default:                begin
                  en_0 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         always @(rdy_1 or vld_0 or global_state)
          begin :drive_en_1
            case (global_state) 

               6'd03:                begin
                  en_1 = vld_0 & rdy_1;
               end
               
               default:                begin
                  en_1 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_vld_1
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd02:                      begin
                        vld_1 <= 1'b0;
                     end
                     
                     6'd03:                      begin
                        vld_1 <= en_1;
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         always @(vld_1 or global_state)
          begin :drive_en_2
            case (global_state) 

               6'd03:                begin
                  en_2 = vld_1;
               end
               
               default:                begin
                  en_2 = 1'b0;
               end
               
            endcase

         end

         // resource: mux_1bx3i1c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_cycle1_state
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd02:                      begin
                        cycle1_state <= 1'b1;
                     end
                     
                     6'd03:                      begin
                        if (en_0) begin
                           if (en_1) begin
                              if (cycle1_state) begin
                                 cycle1_state <= drain;
                              end
                              else begin
                                 cycle1_state <= s_reg_81;
                              end
                           end
                           else begin
                              cycle1_state <= drain;
                           end
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_1bx2i1c
         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_cycle2_state
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd02:                      begin
                        cycle2_state <= 1'b1;
                     end
                     
                     6'd03:                      begin
                        if (en_1) begin
                           cycle2_state <= cycle1_state;
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_in1 or DFT_compute_int_to_cynw_cm_float_4_19_amtmp021 or DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3)
          begin :DFT_compute_int_to_cynw_cm_float_4_19_p12
            if ((|DFT_compute_int_to_cynw_cm_float_4_19_in1) && !({{ 23 {DFT_compute_int_to_cynw_cm_float_4_19_in1[8]}}, DFT_compute_int_to_cynw_cm_float_4_19_in1} == 32'd2147483648)) begin
               DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man = DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3 + {22'b0000000000000000000000, DFT_compute_int_to_cynw_cm_float_4_19_amtmp021};
            end
            else begin
               DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_man = 23'd0000000;
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_in1 or DFT_compute_int_to_cynw_cm_float_4_19_amtmp021 or DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3 or DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3)
          begin :DFT_compute_int_to_cynw_cm_float_4_19_p11
            if ((|DFT_compute_int_to_cynw_cm_float_4_19_in1)) begin
               if ({{ 23 {DFT_compute_int_to_cynw_cm_float_4_19_in1[8]}}, DFT_compute_int_to_cynw_cm_float_4_19_in1} == 32'd2147483648) begin
                  DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp = 8'd158;
               end
               else begin
                  DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp = {{ 2 {DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[5]}}, DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3} + 8'd127 + {7'b0000000, DFT_compute_int_to_cynw_cm_float_4_19_amtmp021 & (&DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3)};
               end
            end
            else begin
               DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_exp = 8'd000;
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_cf_i5_sign = (|DFT_compute_int_to_cynw_cm_float_4_19_in1) & ({{ 23 {DFT_compute_int_to_cynw_cm_float_4_19_in1[8]}}, DFT_compute_int_to_cynw_cm_float_4_19_in1} == 32'd2147483648 | DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3);

         assign t_2 = {DFT_compute_int_to_cynw_cm_float_4_19_cil_i3[5], DFT_compute_int_to_cynw_cm_float_4_19_cil_i3} - 7'd002;

         assign t_3 = {DFT_compute_int_to_cynw_cm_float_4_19_cil_i3[5], DFT_compute_int_to_cynw_cm_float_4_19_cil_i3} - 7'd001;

         assign t_4 = DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3 >> {(|t_3[6]), DFT_compute_int_to_cynw_cm_float_4_19_cil_i3 - 6'd01};

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_amtmp021 = DFT_compute_int_to_cynw_cm_float_4_19_amtmp020 & t_4[0] & (DFT_compute_int_to_cynw_cm_float_4_19_amtmp020 & ((DFT_compute_int_to_cynw_cm_float_4_19_cil_i3[5] ^ DFT_compute_int_to_cynw_cm_float_4_19_cil_i3 > 6'd01) & (|(DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3 & ~(32'd4294967294 << {(|t_2[6]), DFT_compute_int_to_cynw_cm_float_4_19_cil_i3 - 6'd02})))) | DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3[0]);

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_cirzMan_i3 = u_4082;

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[31:16] or u_4083)
          begin :DFT_compute_int_to_cynw_cm_float_4_19_p4
            if ((|DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[31:16])) begin
               if ((|DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[31:25])) begin
                  if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[31]) begin
                     DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd31;
                  end
                  else begin
                     if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[30]) begin
                        DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd30;
                     end
                     else begin
                        if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[29]) begin
                           DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd29;
                        end
                        else begin
                           if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[28]) begin
                              DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd28;
                           end
                           else begin
                              if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[27]) begin
                                 DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd27;
                              end
                              else begin
                                 if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[26]) begin
                                    DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd26;
                                 end
                                 else begin
                                    DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd25;
                                 end
                              end
                           end
                        end
                     end
                  end
               end
               else begin
                  if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[24]) begin
                     DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd24;
                  end
                  else begin
                     if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[23]) begin
                        DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd23;
                     end
                     else begin
                        if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[22]) begin
                           DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd22;
                        end
                        else begin
                           if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[21]) begin
                              DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd21;
                           end
                           else begin
                              if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[20]) begin
                                 DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd20;
                              end
                              else begin
                                 if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[19]) begin
                                    DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd19;
                                 end
                                 else begin
                                    if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[18]) begin
                                       DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = 6'd18;
                                    end
                                    else begin
                                       DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = {5'd08, DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[17]};
                                    end
                                 end
                              end
                           end
                        end
                     end
                  end
               end
            end
            else begin
               DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 = {u_4083[4], u_4083};
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3 = DFT_compute_int_to_cynw_cm_float_4_19_in1[8];

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3)
          begin :DFT_compute_int_to_cynw_cm_float_4_19_p5
            if (DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[5] ^ DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 > 6'd23) begin
               DFT_compute_int_to_cynw_cm_float_4_19_cil_i3 = DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 - 6'd23;
            end
            else begin
               DFT_compute_int_to_cynw_cm_float_4_19_cil_i3 = 6'd00;
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_in1 or DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3)
          begin :DFT_compute_int_to_cynw_cm_float_4_19_p3
            if (DFT_compute_int_to_cynw_cm_float_4_19_cizSign_i3) begin
               DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3 = -{{ 23 {DFT_compute_int_to_cynw_cm_float_4_19_in1[8]}}, DFT_compute_int_to_cynw_cm_float_4_19_in1};
            end
            else begin
               DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3 = {{ 23 {DFT_compute_int_to_cynw_cm_float_4_19_in1[8]}}, DFT_compute_int_to_cynw_cm_float_4_19_in1};
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_amtmp020 = DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[5] ^ DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3 > 6'd23;

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         assign DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3 = (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3 & ~(32'd4294967294 << {(|DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[5]), DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[4:0]})) >> DFT_compute_int_to_cynw_cm_float_4_19_cil_i3;

         assign t_5 = 6'd23 - DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3;

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[4:0] or DFT_compute_int_to_cynw_cm_float_4_19_amtmp020 or DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3[22:0] or t_5[5])
          begin :mux_4082
            if (DFT_compute_int_to_cynw_cm_float_4_19_amtmp020) begin
               u_4082 = DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3[22:0];
            end
            else begin
               u_4082 = DFT_compute_int_to_cynw_cm_float_4_19_cizManp1_i3[22:0] << {(|t_5[5]), 5'd23 - DFT_compute_int_to_cynw_cm_float_4_19_ciu_i3[4:0]};
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[15:8] or u_4084)
          begin :mux_4083
            if ((|DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[15:8])) begin
               if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[15]) begin
                  u_4083 = 5'd15;
               end
               else begin
                  if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[14]) begin
                     u_4083 = 5'd14;
                  end
                  else begin
                     if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[13]) begin
                        u_4083 = 5'd13;
                     end
                     else begin
                        if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[12]) begin
                           u_4083 = 5'd12;
                        end
                        else begin
                           if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[11]) begin
                              u_4083 = 5'd11;
                           end
                           else begin
                              if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[10]) begin
                                 u_4083 = 5'd10;
                              end
                              else begin
                                 u_4083 = {4'd04, DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[9]};
                              end
                           end
                        end
                     end
                  end
               end
            end
            else begin
               u_4083 = {u_4084[3], u_4084};
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[7:4] or u_4085)
          begin :mux_4084
            if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[7]) begin
               u_4084 = 4'd07;
            end
            else begin
               if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[6]) begin
                  u_4084 = 4'd06;
               end
               else begin
                  if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[5]) begin
                     u_4084 = 4'd05;
                  end
                  else begin
                     if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[4]) begin
                        u_4084 = 4'd04;
                     end
                     else begin
                        u_4084 = {u_4085[2], u_4085};
                     end
                  end
               end
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[3:2] or u_4086)
          begin :mux_4085
            if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[3]) begin
               u_4085 = 3'd3;
            end
            else begin
               if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[2]) begin
                  u_4085 = 3'd2;
               end
               else begin
                  u_4085 = {u_4086[1], u_4086};
               end
            end
         end

         // resource: DFT_compute_int_to_cynw_cm_float_4  instance: DFT_compute_int_to_cynw_cm_float_4_19
         always @(DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[1:0])
          begin :mux_4086
            if (DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[1]) begin
               u_4086 = 2'd1;
            end
            else begin
               u_4086 = { 2 {~DFT_compute_int_to_cynw_cm_float_4_19_cizSig_i3[0]}};
            end
         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_sreg_1
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd26:                      begin
                        sreg_1 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x[31:0];
                     end
                     
                     6'd34:                      begin
                        if (5'd00 == o_dft_real_data_exp[4:0]) begin
                           sreg_1 <= DFT_compute_cynw_cm_float_cos_E8_M23_0_25_x[31:0];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_5
         always @(posedge i_clk)
          begin :drive_sreg_2
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd07:                      begin
                        if (DFT_compute_Add_3Ux1U_4U_4_17_out1[3] && 4'd00 != DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]) begin
                           sreg_2 <= DFT_compute_LeftShift_2Sx2U_5S_4_18_out1;
                        end
                     end
                     
                     6'd16:                      begin
                        if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 && 4'd00 != DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]) begin
                           sreg_2 <= DFT_compute_LeftShift_2Sx2U_5S_4_18_out1;
                        end
                     end
                     
                     6'd34:                      begin
                        if (5'd00 != o_dft_real_data_exp[4:0] && (!s_reg_90 && (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 && 4'd00 != DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]))) begin
                           sreg_2 <= DFT_compute_LeftShift_2Sx2U_5S_4_18_out1;
                        end
                     end
                     
                     6'd35:                      begin
                        if (5'd00 != s_reg_89[7:3] && (!DFT_compute_LessThan_8Ux8U_1U_4_23_out1 && (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 && 4'd00 != DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]))) begin
                           sreg_2 <= DFT_compute_LeftShift_2Sx2U_5S_4_18_out1;
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_32
         always @(posedge i_clk)
          begin :drive_sreg_3
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd25:                      begin
                        sreg_3 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x;
                     end
                     
                     6'd35:                      begin
                        case (s_reg_89[7:3]) 

                           5'd00:                            begin
                              sreg_3 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x;
                           end
                           
                           default:                            begin
                              if (DFT_compute_LessThan_8Ux8U_1U_4_23_out1) begin
                                 sreg_3 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x;
                              end
                           end
                           
                        endcase

                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: mux_31bx2i0c
         // resource: regr_en_31
         always @(posedge i_clk)
          begin :drive_sreg_4
            case (stall0) 

               1'b1:                begin
               end
               
               1'b0:                begin
                  case (global_state) 

                     6'd26:                      begin
                        sreg_4 <= DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x[30:0];
                     end
                     
                     6'd30:                      begin
                        sreg_4 <= DFT_compute_cynw_cm_float_add2_E8_M23_1_24_x[30:0];
                     end
                     
                     6'd34:                      begin
                        if (5'd00 == o_dft_real_data_exp[4:0]) begin
                           sreg_4 <= DFT_compute_cynw_cm_float_sin_E8_M23_0_26_x[30:0];
                        end
                     end
                     
                  endcase

               end
               
            endcase

         end

         // resource: regr_en_sc_6
         always @(posedge i_clk)
          begin :drive_global_state
            if (i_rst == 1'b0) begin
               global_state <= 6'd00;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     global_state <= global_state_next;
                  end
                  
               endcase

            end
         end

         // resource: mux_6bx10i9c
         always @(o_dft_real_data_exp[4:0] or s_reg_89[7:3] or s_reg_90 or s_reg_95 or DFT_compute_Add_3Ux1U_4U_4_17_out1[3] or DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1] or DFT_compute_LessThan_8Ux8U_1U_4_23_out1 or DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1 or DFT_compute_Add_3Ux1U_4U_4_43_out1[3] or en_2 or cycle2_state or global_state)
          begin :drive_global_state_next
            case (global_state) 

               6'd03:                begin
                  if (en_2) begin
                     if (!cycle2_state && s_reg_95) begin
                        global_state_next = global_state + 6'd01;
                     end
                     else begin
                        global_state_next = 6'd03;
                     end
                  end
                  else begin
                     global_state_next = 6'd03;
                  end
               end
               
               6'd07:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_17_out1[3]) begin
                     case (DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]) 

                        4'd00:                         begin
                           global_state_next = global_state + 6'd01;
                        end
                        
                        default:                         begin
                           global_state_next = 6'd17;
                        end
                        
                     endcase

                  end
                  else begin
                     global_state_next = 6'd04;
                  end
               end
               
               6'd16:                begin
                  if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                     case (DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]) 

                        4'd00:                         begin
                           global_state_next = 6'd08;
                        end
                        
                        default:                         begin
                           global_state_next = global_state + 6'd01;
                        end
                        
                     endcase

                  end
                  else begin
                     global_state_next = 6'd36;
                  end
               end
               
               6'd34:                begin
                  case (o_dft_real_data_exp[4:0]) 

                     5'd00:                      begin
                        global_state_next = 6'd27;
                     end
                     
                     default:                      begin
                        if (s_reg_90) begin
                           global_state_next = global_state + 6'd01;
                        end
                        else begin
                           if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                              case (DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]) 

                                 4'd00:                                  begin
                                    global_state_next = 6'd08;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 6'd17;
                                 end
                                 
                              endcase

                           end
                           else begin
                              global_state_next = 6'd36;
                           end
                        end
                     end
                     
                  endcase

               end
               
               6'd35:                begin
                  case (s_reg_89[7:3]) 

                     5'd00:                      begin
                        global_state_next = 6'd26;
                     end
                     
                     default:                      begin
                        if (DFT_compute_LessThan_8Ux8U_1U_4_23_out1) begin
                           global_state_next = 6'd35;
                        end
                        else begin
                           if (DFT_compute_LessThanEQ_4Sx3S_1U_4_42_out1) begin
                              case (DFT_compute_LeftShift_2Sx2U_5S_4_18_out1[4:1]) 

                                 4'd00:                                  begin
                                    global_state_next = 6'd08;
                                 end
                                 
                                 default:                                  begin
                                    global_state_next = 6'd17;
                                 end
                                 
                              endcase

                           end
                           else begin
                              global_state_next = global_state + 6'd01;
                           end
                        end
                     end
                     
                  endcase

               end
               
               6'd38:                begin
                  if (DFT_compute_Add_3Ux1U_4U_4_43_out1[3]) begin
                     global_state_next = 6'd01;
                  end
                  else begin
                     global_state_next = 6'd36;
                  end
               end
               
               default:                begin
                  global_state_next = global_state + 6'd01;
               end
               
            endcase

         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl0
            if (i_rst == 1'b0) begin
               gs_ctrl0 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd03:                         begin
                           gs_ctrl0 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl0 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx7i7c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl1
            if (i_rst == 1'b0) begin
               gs_ctrl1 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd03:                         begin
                           gs_ctrl1 <= 3'd1;
                        end
                        
                        6'd04, 6'd06, 6'd27, 6'd29:                         begin
                           gs_ctrl1 <= 3'd2;
                        end
                        
                        6'd05, 6'd36:                         begin
                           gs_ctrl1 <= 3'd3;
                        end
                        
                        6'd07:                         begin
                           gs_ctrl1 <= 3'd4;
                        end
                        
                        6'd28, 6'd31, 6'd32:                         begin
                           gs_ctrl1 <= 3'd5;
                        end
                        
                        6'd38:                         begin
                           gs_ctrl1 <= 3'd6;
                        end
                        
                        default:                         begin
                           gs_ctrl1 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl2
            if (i_rst == 1'b0) begin
               gs_ctrl2 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd03:                         begin
                           gs_ctrl2 <= 3'd1;
                        end
                        
                        6'd05:                         begin
                           gs_ctrl2 <= 3'd2;
                        end
                        
                        6'd06:                         begin
                           gs_ctrl2 <= 3'd3;
                        end
                        
                        6'd29, 6'd32:                         begin
                           gs_ctrl2 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl2 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl3
            if (i_rst == 1'b0) begin
               gs_ctrl3 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd01, 6'd27, 6'd28, 6'd29, 6'd31, 6'd32, 6'd36, 6'd38:                         begin
                           gs_ctrl3 <= 4'd01;
                        end
                        
                        6'd03:                         begin
                           gs_ctrl3 <= 4'd02;
                        end
                        
                        6'd04:                         begin
                           gs_ctrl3 <= 4'd03;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl3 <= 4'd04;
                        end
                        
                        6'd07:                         begin
                           gs_ctrl3 <= 4'd05;
                        end
                        
                        6'd16:                         begin
                           gs_ctrl3 <= 4'd06;
                        end
                        
                        6'd34:                         begin
                           gs_ctrl3 <= 4'd07;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl3 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl3 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_ss_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl4
            if (i_rst == 1'b0) begin
               gs_ctrl4 <= 3'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd01, 6'd29, 6'd32, 6'd36:                         begin
                           gs_ctrl4 <= 3'd1;
                        end
                        
                        6'd03:                         begin
                           gs_ctrl4 <= 3'd2;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl4 <= 3'd3;
                        end
                        
                        6'd38:                         begin
                           gs_ctrl4 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl4 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx8i8c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl9
            if (i_rst == 1'b0) begin
               gs_ctrl9 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd04, 6'd06, 6'd31:                         begin
                           gs_ctrl9 <= 3'd1;
                        end
                        
                        6'd05, 6'd36:                         begin
                           gs_ctrl9 <= 3'd2;
                        end
                        
                        6'd07:                         begin
                           gs_ctrl9 <= 3'd3;
                        end
                        
                        6'd26:                         begin
                           gs_ctrl9 <= 3'd4;
                        end
                        
                        6'd30, 6'd32, 6'd33:                         begin
                           gs_ctrl9 <= 3'd5;
                        end
                        
                        6'd34:                         begin
                           gs_ctrl9 <= 3'd6;
                        end
                        
                        6'd38:                         begin
                           gs_ctrl9 <= 3'd7;
                        end
                        
                        default:                         begin
                           gs_ctrl9 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl10
            if (i_rst == 1'b0) begin
               gs_ctrl10 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd05:                         begin
                           gs_ctrl10 <= 2'd1;
                        end
                        
                        6'd06:                         begin
                           gs_ctrl10 <= 2'd2;
                        end
                        
                        6'd31, 6'd33:                         begin
                           gs_ctrl10 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl10 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl11
            if (i_rst == 1'b0) begin
               gs_ctrl11 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd01, 6'd26, 6'd30, 6'd31, 6'd32, 6'd33, 6'd36, 6'd38:                         begin
                           gs_ctrl11 <= 4'd01;
                        end
                        
                        6'd03:                         begin
                           gs_ctrl11 <= 4'd02;
                        end
                        
                        6'd04:                         begin
                           gs_ctrl11 <= 4'd03;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl11 <= 4'd04;
                        end
                        
                        6'd07:                         begin
                           gs_ctrl11 <= 4'd05;
                        end
                        
                        6'd16:                         begin
                           gs_ctrl11 <= 4'd06;
                        end
                        
                        6'd34:                         begin
                           gs_ctrl11 <= 4'd07;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl11 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl11 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl12
            if (i_rst == 1'b0) begin
               gs_ctrl12 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd01, 6'd31, 6'd33, 6'd36:                         begin
                           gs_ctrl12 <= 2'd1;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl12 <= 2'd2;
                        end
                        
                        6'd38:                         begin
                           gs_ctrl12 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl12 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl19
            if (i_rst == 1'b0) begin
               gs_ctrl19 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd27, 6'd28, 6'd29, 6'd31, 6'd32, 6'd36, 6'd38:                         begin
                           gs_ctrl19 <= 4'd01;
                        end
                        
                        6'd03:                         begin
                           gs_ctrl19 <= 4'd02;
                        end
                        
                        6'd04:                         begin
                           gs_ctrl19 <= 4'd03;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl19 <= 4'd04;
                        end
                        
                        6'd07:                         begin
                           gs_ctrl19 <= 4'd05;
                        end
                        
                        6'd16:                         begin
                           gs_ctrl19 <= 4'd06;
                        end
                        
                        6'd34:                         begin
                           gs_ctrl19 <= 4'd07;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl19 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl19 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_ss_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl20
            if (i_rst == 1'b0) begin
               gs_ctrl20 <= 3'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd29, 6'd32, 6'd36:                         begin
                           gs_ctrl20 <= 3'd1;
                        end
                        
                        6'd03:                         begin
                           gs_ctrl20 <= 3'd2;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl20 <= 3'd3;
                        end
                        
                        6'd38:                         begin
                           gs_ctrl20 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl20 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_4bx9i9c
         // resource: regr_en_ss_sc_4
         always @(posedge i_clk)
          begin :drive_gs_ctrl23
            if (i_rst == 1'b0) begin
               gs_ctrl23 <= 4'd01;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd26, 6'd30, 6'd31, 6'd32, 6'd33, 6'd36, 6'd38:                         begin
                           gs_ctrl23 <= 4'd01;
                        end
                        
                        6'd03:                         begin
                           gs_ctrl23 <= 4'd02;
                        end
                        
                        6'd04:                         begin
                           gs_ctrl23 <= 4'd03;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl23 <= 4'd04;
                        end
                        
                        6'd07:                         begin
                           gs_ctrl23 <= 4'd05;
                        end
                        
                        6'd16:                         begin
                           gs_ctrl23 <= 4'd06;
                        end
                        
                        6'd34:                         begin
                           gs_ctrl23 <= 4'd07;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl23 <= 4'd08;
                        end
                        
                        default:                         begin
                           gs_ctrl23 <= 4'd00;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_ss_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl24
            if (i_rst == 1'b0) begin
               gs_ctrl24 <= 2'd1;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd00, 6'd31, 6'd33, 6'd36:                         begin
                           gs_ctrl24 <= 2'd1;
                        end
                        
                        6'd05, 6'd06:                         begin
                           gs_ctrl24 <= 2'd2;
                        end
                        
                        6'd38:                         begin
                           gs_ctrl24 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl24 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl25
            if (i_rst == 1'b0) begin
               gs_ctrl25 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd07:                         begin
                           gs_ctrl25 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl25 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl27
            if (i_rst == 1'b0) begin
               gs_ctrl27 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd16, 6'd34, 6'd35:                         begin
                           gs_ctrl27 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl27 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx5i5c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl28
            if (i_rst == 1'b0) begin
               gs_ctrl28 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd07:                         begin
                           gs_ctrl28 <= 3'd1;
                        end
                        
                        6'd16:                         begin
                           gs_ctrl28 <= 3'd2;
                        end
                        
                        6'd34:                         begin
                           gs_ctrl28 <= 3'd3;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl28 <= 3'd4;
                        end
                        
                        default:                         begin
                           gs_ctrl28 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl29
            if (i_rst == 1'b0) begin
               gs_ctrl29 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd35:                         begin
                           gs_ctrl29 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl29 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx6i6c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl30
            if (i_rst == 1'b0) begin
               gs_ctrl30 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd28:                         begin
                           gs_ctrl30 <= 3'd1;
                        end
                        
                        6'd29, 6'd32:                         begin
                           gs_ctrl30 <= 3'd2;
                        end
                        
                        6'd30:                         begin
                           gs_ctrl30 <= 3'd3;
                        end
                        
                        6'd31, 6'd33:                         begin
                           gs_ctrl30 <= 3'd4;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl30 <= 3'd5;
                        end
                        
                        default:                         begin
                           gs_ctrl30 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_3bx7i7c
         // resource: regr_en_sc_3
         always @(posedge i_clk)
          begin :drive_gs_ctrl33
            if (i_rst == 1'b0) begin
               gs_ctrl33 <= 3'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd28:                         begin
                           gs_ctrl33 <= 3'd1;
                        end
                        
                        6'd29, 6'd31:                         begin
                           gs_ctrl33 <= 3'd2;
                        end
                        
                        6'd30:                         begin
                           gs_ctrl33 <= 3'd3;
                        end
                        
                        6'd32:                         begin
                           gs_ctrl33 <= 3'd4;
                        end
                        
                        6'd33:                         begin
                           gs_ctrl33 <= 3'd5;
                        end
                        
                        6'd35:                         begin
                           gs_ctrl33 <= 3'd6;
                        end
                        
                        default:                         begin
                           gs_ctrl33 <= 3'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_2bx4i4c
         // resource: regr_en_sc_2
         always @(posedge i_clk)
          begin :drive_gs_ctrl36
            if (i_rst == 1'b0) begin
               gs_ctrl36 <= 2'd0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd28:                         begin
                           gs_ctrl36 <= 2'd1;
                        end
                        
                        6'd29:                         begin
                           gs_ctrl36 <= 2'd2;
                        end
                        
                        6'd30:                         begin
                           gs_ctrl36 <= 2'd3;
                        end
                        
                        default:                         begin
                           gs_ctrl36 <= 2'd0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl39
            if (i_rst == 1'b0) begin
               gs_ctrl39 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd28, 6'd29:                         begin
                           gs_ctrl39 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl39 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // resource: mux_1bx2i2c
         // resource: regr_en_sc_1
         always @(posedge i_clk)
          begin :drive_gs_ctrl42
            if (i_rst == 1'b0) begin
               gs_ctrl42 <= 1'b0;
            end
            else begin
               case (stall0) 

                  1'b1:                   begin
                  end
                  
                  1'b0:                   begin
                     case (global_state_next) 

                        6'd31:                         begin
                           gs_ctrl42 <= 1'b1;
                        end
                        
                        default:                         begin
                           gs_ctrl42 <= 1'b0;
                        end
                        
                     endcase

                  end
                  
               endcase

            end
         end

         // instance: drive_i_real_busy
         assign i_real_busy = DFT_compute_gen_busy_r_1_2_out1[2];

         // instance: drive_i_real_m_data_is_valid
         assign i_real_m_data_is_valid = DFT_compute_gen_busy_r_1_2_out1[1];

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_out1 = {DFT_compute_gen_busy_r_1_2_gnew_busy, {DFT_compute_gen_busy_r_1_2_gdiv, DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next}};

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next = ~DFT_compute_gen_busy_r_1_2_gdiv;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gdiv = i_real_vld & !DFT_compute_gen_busy_r_1_2_gnew_req | i_real_m_stall_reg_full;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gnew_busy = DFT_compute_gen_busy_r_1_2_gnew_req | i_real_m_stall_reg_full;

         // resource: DFT_compute_gen_busy_r_1  instance: DFT_compute_gen_busy_r_1_2
         assign DFT_compute_gen_busy_r_1_2_gnew_req = i_real_m_busy_req_0 & (i_real_m_unvalidated_req | i_real_vld);

         // resource: regr_ss_1
         always @(posedge i_clk)
          begin :drive_i_real_m_unvalidated_req
            if (i_rst == 1'b0) begin
               i_real_m_unvalidated_req <= 1'd1;
            end
            else begin
               i_real_m_unvalidated_req <= DFT_compute_N_Muxb_1_2_3_4_1_out1;
            end
         end

         // resource: DFT_compute_N_Muxb_1_2_3_4
         always @(i_real_vld or i_real_m_busy_req_0 or i_real_m_unvalidated_req)
          begin :DFT_compute_N_Muxb_1_2_3_4_1
            if (i_real_m_busy_req_0) begin
               DFT_compute_N_Muxb_1_2_3_4_1_out1 = i_real_m_unvalidated_req;
            end
            else begin
               DFT_compute_N_Muxb_1_2_3_4_1_out1 = i_real_vld;
            end
         end

         // resource: regr_en_1
         always @(posedge i_clk)
          begin :drive_i_real_m_stall_reg_sign
            case (DFT_compute_And_1Ux1U_1U_4_46_out1) 

               1'b1:                begin
                  i_real_m_stall_reg_sign <= i_real_data_sign;
               end
               
               1'b0:                begin
               end
               
            endcase

         end

         // resource: regr_en_8
         always @(posedge i_clk)
          begin :drive_i_real_m_stall_reg_exp
            case (DFT_compute_And_1Ux1U_1U_4_46_out1) 

               1'b1:                begin
                  i_real_m_stall_reg_exp <= i_real_data_exp;
               end
               
               1'b0:                begin
               end
               
            endcase

         end

         // resource: regr_en_23
         always @(posedge i_clk)
          begin :drive_i_real_m_stall_reg_man
            case (DFT_compute_And_1Ux1U_1U_4_46_out1) 

               1'b1:                begin
                  i_real_m_stall_reg_man <= i_real_data_man;
               end
               
               1'b0:                begin
               end
               
            endcase

         end

         // resource: DFT_compute_Not_1U_1U_4  instance: DFT_compute_Not_1U_1U_4_44
         assign DFT_compute_Not_1U_1U_4_44_out1 = !i_real_m_stall_reg_full;

         // resource: DFT_compute_And_1Ux1U_1U_4  instance: DFT_compute_And_1Ux1U_1U_4_45
         assign DFT_compute_And_1Ux1U_1U_4_45_out1 = i_real_m_data_is_valid & i_real_m_stalling;

         // resource: DFT_compute_And_1Ux1U_1U_4  instance: DFT_compute_And_1Ux1U_1U_4_46
         assign DFT_compute_And_1Ux1U_1U_4_46_out1 = DFT_compute_And_1Ux1U_1U_4_45_out1 & DFT_compute_Not_1U_1U_4_44_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_i_real_m_stall_reg_full
            if (i_rst == 1'b0) begin
               i_real_m_stall_reg_full <= 1'd0;
            end
            else begin
               i_real_m_stall_reg_full <= DFT_compute_And_1Ux1U_1U_4_47_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_4  instance: DFT_compute_And_1Ux1U_1U_4_47
         assign DFT_compute_And_1Ux1U_1U_4_47_out1 = i_real_m_data_is_valid & i_real_m_stalling;

         // instance: drive_o_dft_real_vld
         assign o_dft_real_vld = DFT_compute_Or_1Ux1U_1U_4_5_out1;

         // resource: DFT_compute_Or_1Ux1U_1U_4  instance: DFT_compute_Or_1Ux1U_1U_4_5
         assign DFT_compute_Or_1Ux1U_1U_4_5_out1 = o_dft_real_m_unacked_req | DFT_compute_Xor_1Ux1U_1U_1_4_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_unacked_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_unacked_req <= 1'd0;
            end
            else begin
               o_dft_real_m_unacked_req <= DFT_compute_And_1Ux1U_1U_1_6_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_1  instance: DFT_compute_And_1Ux1U_1U_1_6
         assign DFT_compute_And_1Ux1U_1U_1_6_out1 = o_dft_real_busy & o_dft_real_vld;

         // resource: DFT_compute_Xor_1Ux1U_1U_1  instance: DFT_compute_Xor_1Ux1U_1U_1_4
         assign DFT_compute_Xor_1Ux1U_1U_1_4_out1 = o_dft_real_m_req_m_trig_req ^ o_dft_real_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_real_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_dft_real_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_dft_real_m_req_m_prev_trig_req <= o_dft_real_m_req_m_trig_req;
            end
         end

         // resource: DFT_compute_Not_1U_1U_1  instance: DFT_compute_Not_1U_1U_1_7
         assign DFT_compute_Not_1U_1U_1_7_out1 = !o_dft_real_m_req_m_trig_req;

         // instance: drive_o_dft_imag_vld
         assign o_dft_imag_vld = DFT_compute_Or_1Ux1U_1U_4_9_out1;

         // resource: DFT_compute_Or_1Ux1U_1U_4  instance: DFT_compute_Or_1Ux1U_1U_4_9
         assign DFT_compute_Or_1Ux1U_1U_4_9_out1 = o_dft_imag_m_unacked_req | DFT_compute_Xor_1Ux1U_1U_1_8_out1;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_unacked_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_unacked_req <= 1'd0;
            end
            else begin
               o_dft_imag_m_unacked_req <= DFT_compute_And_1Ux1U_1U_1_10_out1;
            end
         end

         // resource: DFT_compute_And_1Ux1U_1U_1  instance: DFT_compute_And_1Ux1U_1U_1_10
         assign DFT_compute_And_1Ux1U_1U_1_10_out1 = o_dft_imag_busy & o_dft_imag_vld;

         // resource: DFT_compute_Xor_1Ux1U_1U_1  instance: DFT_compute_Xor_1Ux1U_1U_1_8
         assign DFT_compute_Xor_1Ux1U_1U_1_8_out1 = o_dft_imag_m_req_m_trig_req ^ o_dft_imag_m_req_m_prev_trig_req;

         // resource: regr_sc_1
         always @(posedge i_clk)
          begin :drive_o_dft_imag_m_req_m_prev_trig_req
            if (i_rst == 1'b0) begin
               o_dft_imag_m_req_m_prev_trig_req <= 1'd0;
            end
            else begin
               o_dft_imag_m_req_m_prev_trig_req <= o_dft_imag_m_req_m_trig_req;
            end
         end

         // resource: DFT_compute_Not_1U_1U_1  instance: DFT_compute_Not_1U_1U_1_11
         assign DFT_compute_Not_1U_1U_1_11_out1 = !o_dft_imag_m_req_m_trig_req;

         // instance: drive_s_reg_82
         assign s_reg_82 = {{ 3 {sreg_2[4]}}, sreg_2};

         // instance: drive_s_reg_83
         assign s_reg_83 = {{1'b0, { 3 {sreg_2[4]}}}, sreg_2[4:1]};


endmodule

