

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
af21109e42ed557d3c7bf0905dd7ef40  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55d40d6a8f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55d40d6a8dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 7466
gpu_sim_insn = 1245360
gpu_ipc =     166.8042
gpu_tot_sim_cycle = 7466
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     166.8042
gpu_tot_issued_cta = 128
gpu_occupancy = 81.0665% 
gpu_tot_occupancy = 81.0665% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2898
partiton_level_parallism_total  =       0.2898
partiton_level_parallism_util =       4.0449
partiton_level_parallism_util_total  =       4.0449
L2_BW  =       8.2763 GB/Sec
L2_BW_total  =       8.2763 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 2017
	L1I_total_cache_miss_rate = 0.0892
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 82779
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2017
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 82779
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 82779
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
226, 22, 23, 23, 22, 23, 23, 22, 23, 23, 23, 23, 23, 23, 23, 22, 68, 68, 68, 69, 69, 68, 69, 67, 69, 69, 67, 69, 69, 68, 69, 68, 68, 67, 69, 67, 69, 68, 68, 68, 68, 67, 68, 69, 67, 67, 68, 68, 68, 68, 69, 68, 69, 69, 69, 69, 66, 65, 67, 67, 68, 68, 69, 68, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52890	W0_Idle:54908	W0_Scoreboard:26291	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:7715	WS1:7646	WS2:7598	WS3:7636	
dual_issue_nums: WS0:1356	WS1:1297	WS2:1321	WS3:1302	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 344 {8:43,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 6880 {40:172,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 18 
max_icnt2sh_latency = 19 
averagemflatency = 140 
avg_icnt2mem_latency = 9 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:7 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2106 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1010 	873 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1935 	171 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304      1169         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2040      1617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2330         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 20/6 = 3.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none        4663    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0         0       143       144       145       145         0         0         0         0         0       136         0         0
dram[1]:          0         0         0         0       145       146       145       145         0         0       136         0         0         0         0         0
dram[2]:          0         0         0         0       149       144       147       148         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       145       146       149       150         0         0       136         0       136         0         0         0
dram[4]:          0         0         0         0       146       143       148       148         0         0         0         0         0         0         0       136
dram[5]:        136         0         0       136       144       145       149       151       136       136         0         0         0         0         0         0
dram[6]:          0         0         0       136       153       146       151       152         0         0         0         0         0         0       136         0
dram[7]:          0         0         0         0       147       148       153       153         0         0         0         0         0         0         0         0
dram[8]:        136         0         0         0       258       140       152       153         0       136         0       136       136         0         0         0
dram[9]:          0         0         0         0       141       142       154       155       136         0       136       136         0         0         0         0
dram[10]:          0         0         0         0       153       148       151       152         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       145       146       153       153       136         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13381 n_act=3 n_pre=1 n_ref_event=94369279462048 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001642
n_activity=186 dram_eff=0.1183
bk0: 7a 13336i bk1: 4a 13370i bk2: 0a 13394i bk3: 0a 13395i bk4: 0a 13395i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13397i bk14: 0a 13397i bk15: 0a 13397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001642 
total_CMD = 13396 
util_bw = 22 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 13296 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13381 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 94369279462048 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000299 
CoL_Bus_Util = 0.000821 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00992834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13386 n_act=2 n_pre=0 n_ref_event=94369280321680 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=104 dram_eff=0.1538
bk0: 4a 13371i bk1: 4a 13370i bk2: 0a 13394i bk3: 0a 13395i bk4: 0a 13395i bk5: 0a 13395i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13397i bk13: 0a 13397i bk14: 0a 13397i bk15: 0a 13397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001194 
total_CMD = 13396 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 13336 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13386 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94369280321680 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00806211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=4568229571824690154 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13394 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001493
n_activity=52 dram_eff=0.03846
bk0: 0a 13396i bk1: 0a 13397i bk2: 0a 13397i bk3: 0a 13397i bk4: 1a 13380i bk5: 0a 13395i bk6: 0a 13395i bk7: 0a 13395i bk8: 0a 13395i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 13396 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 13378 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13394 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13396 n_nop=13396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13396i bk1: 0a 13396i bk2: 0a 13396i bk3: 0a 13396i bk4: 0a 13396i bk5: 0a 13396i bk6: 0a 13396i bk7: 0a 13396i bk8: 0a 13396i bk9: 0a 13396i bk10: 0a 13396i bk11: 0a 13396i bk12: 0a 13396i bk13: 0a 13396i bk14: 0a 13396i bk15: 0a 13396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13396 
n_nop = 13396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186, Miss = 7, Miss_rate = 0.038, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 142, Miss = 4, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 4, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 106, Miss = 1, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2307
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 0.0087
L2_total_cache_pending_hits = 182
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2307
icnt_total_pkts_simt_to_mem=2164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.34265
	minimum = 5
	maximum = 24
Network latency average = 6.34265
	minimum = 5
	maximum = 24
Slowest packet = 1044
Flit latency average = 6.34265
	minimum = 5
	maximum = 24
Slowest flit = 1044
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157592
	minimum = 0.011251 (at node 18)
	maximum = 0.0300027 (at node 0)
Accepted packet rate average = 0.0157592
	minimum = 0.011251 (at node 18)
	maximum = 0.0317439 (at node 0)
Injected flit rate average = 0.0157592
	minimum = 0.011251 (at node 18)
	maximum = 0.0300027 (at node 0)
Accepted flit rate average= 0.0157592
	minimum = 0.011251 (at node 18)
	maximum = 0.0317439 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.34265 (1 samples)
	minimum = 5 (1 samples)
	maximum = 24 (1 samples)
Network latency average = 6.34265 (1 samples)
	minimum = 5 (1 samples)
	maximum = 24 (1 samples)
Flit latency average = 6.34265 (1 samples)
	minimum = 5 (1 samples)
	maximum = 24 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0157592 (1 samples)
	minimum = 0.011251 (1 samples)
	maximum = 0.0300027 (1 samples)
Accepted packet rate average = 0.0157592 (1 samples)
	minimum = 0.011251 (1 samples)
	maximum = 0.0317439 (1 samples)
Injected flit rate average = 0.0157592 (1 samples)
	minimum = 0.011251 (1 samples)
	maximum = 0.0300027 (1 samples)
Accepted flit rate average = 0.0157592 (1 samples)
	minimum = 0.011251 (1 samples)
	maximum = 0.0317439 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 3733 (cycle/sec)
gpgpu_silicon_slowdown = 224216x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1991
gpu_sim_insn = 1114192
gpu_ipc =     559.6143
gpu_tot_sim_cycle = 9457
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     249.5032
gpu_tot_issued_cta = 256
gpu_occupancy = 87.5753% 
gpu_tot_occupancy = 83.5303% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0588
partiton_level_parallism_total  =       0.4517
partiton_level_parallism_util =       3.8467
partiton_level_parallism_util_total  =       3.9446
L2_BW  =      29.4880 GB/Sec
L2_BW_total  =      12.7420 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 3361
	L1I_total_cache_miss_rate = 0.0779
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3361
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
267, 64, 64, 63, 64, 65, 65, 64, 64, 65, 63, 63, 64, 65, 65, 62, 107, 108, 110, 110, 111, 110, 108, 109, 110, 111, 109, 111, 110, 110, 109, 108, 110, 107, 110, 108, 109, 110, 109, 110, 109, 107, 109, 111, 109, 107, 110, 107, 109, 110, 111, 109, 109, 110, 110, 109, 106, 105, 107, 108, 107, 107, 111, 109, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79381	W0_Idle:80823	W0_Scoreboard:45722	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:14358	WS1:14251	WS2:14201	WS3:14247	
dual_issue_nums: WS0:2659	WS1:2619	WS2:2633	WS3:2610	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 568 {8:71,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 11360 {40:284,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 18 
max_icnt2sh_latency = 19 
averagemflatency = 139 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 9 
mrq_lat_table:9 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4186 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2284 	1692 	296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3992 	194 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304      1169         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2040      1617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       425       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2330         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28/8 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 28
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none        4663    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0         0       143       144       145       145       143       141       138       139         0       136         0         0
dram[1]:          0         0         0         0       145       146       145       145       143       144       139       139         0         0         0         0
dram[2]:          0         0         0         0       149       144       147       148       141       141       139       141         0         0         0         0
dram[3]:          0         0         0         0       145       146       149       150       142       144       141       141       136         0         0         0
dram[4]:          0         0         0         0       146       143       148       148       140       142       140       141         0         0         0       136
dram[5]:        136         0         0       136       144       145       149       151       143       147       143       143         0         0         0         0
dram[6]:          0         0         0       136       153       146       151       152       144       145       139       137         0         0       136         0
dram[7]:          0         0         0         0       147       148       153       153       147       150       139       141         0         0         0         0
dram[8]:        136         0         0         0       258       140       152       153       140       141       139       138       136         0         0         0
dram[9]:          0         0         0         0       141       142       154       155       141       143       138       143         0         0         0         0
dram[10]:          0         0         0         0       153       148       151       152       144       144       138       137         0         0         0         0
dram[11]:          0         0         0         0       145       146       153       153       144       145       138       139         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16953 n_act=3 n_pre=1 n_ref_event=94369279462048 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001297
n_activity=186 dram_eff=0.1183
bk0: 7a 16908i bk1: 4a 16942i bk2: 0a 16966i bk3: 0a 16967i bk4: 0a 16967i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16969i bk14: 0a 16969i bk15: 0a 16969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001297 
total_CMD = 16968 
util_bw = 22 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 16868 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16953 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 94369279462048 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.000884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00783828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16958 n_act=2 n_pre=0 n_ref_event=94369280321680 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000943
n_activity=104 dram_eff=0.1538
bk0: 4a 16943i bk1: 4a 16942i bk2: 0a 16966i bk3: 0a 16967i bk4: 0a 16967i bk5: 0a 16967i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16969i bk13: 0a 16969i bk14: 0a 16969i bk15: 0a 16969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000943 
total_CMD = 16968 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 16908 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16958 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94369280321680 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00636492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16958 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000943
n_activity=104 dram_eff=0.1538
bk0: 4a 16944i bk1: 4a 16943i bk2: 0a 16967i bk3: 0a 16967i bk4: 0a 16967i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000943 
total_CMD = 16968 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 16908 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16958 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00618812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=4568229571824690154 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16966 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001179
n_activity=52 dram_eff=0.03846
bk0: 0a 16968i bk1: 0a 16969i bk2: 0a 16969i bk3: 0a 16969i bk4: 1a 16952i bk5: 0a 16967i bk6: 0a 16967i bk7: 0a 16967i bk8: 0a 16967i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 16968 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 16950 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16966 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000059 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16968 n_nop=16968 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16968i bk1: 0a 16968i bk2: 0a 16968i bk3: 0a 16968i bk4: 0a 16968i bk5: 0a 16968i bk6: 0a 16968i bk7: 0a 16968i bk8: 0a 16968i bk9: 0a 16968i bk10: 0a 16968i bk11: 0a 16968i bk12: 0a 16968i bk13: 0a 16968i bk14: 0a 16968i bk15: 0a 16968i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16968 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16968 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16968 
n_nop = 16968 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282, Miss = 7, Miss_rate = 0.025, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 229, Miss = 4, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 190, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 174, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4499
L2_total_cache_misses = 28
L2_total_cache_miss_rate = 0.0062
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 284
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4499
icnt_total_pkts_simt_to_mem=4272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.55721
	minimum = 5
	maximum = 19
Network latency average = 5.55721
	minimum = 5
	maximum = 19
Slowest packet = 7265
Flit latency average = 5.55721
	minimum = 5
	maximum = 19
Slowest flit = 7265
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0568347
	minimum = 0.0421899 (at node 22)
	maximum = 0.0853842 (at node 4)
Accepted packet rate average = 0.0568347
	minimum = 0.0421899 (at node 22)
	maximum = 0.0883978 (at node 4)
Injected flit rate average = 0.0568347
	minimum = 0.0421899 (at node 22)
	maximum = 0.0853842 (at node 4)
Accepted flit rate average= 0.0568347
	minimum = 0.0421899 (at node 22)
	maximum = 0.0883978 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.94993 (2 samples)
	minimum = 5 (2 samples)
	maximum = 21.5 (2 samples)
Network latency average = 5.94993 (2 samples)
	minimum = 5 (2 samples)
	maximum = 21.5 (2 samples)
Flit latency average = 5.94993 (2 samples)
	minimum = 5 (2 samples)
	maximum = 21.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0362969 (2 samples)
	minimum = 0.0267204 (2 samples)
	maximum = 0.0576935 (2 samples)
Accepted packet rate average = 0.0362969 (2 samples)
	minimum = 0.0267204 (2 samples)
	maximum = 0.0600708 (2 samples)
Injected flit rate average = 0.0362969 (2 samples)
	minimum = 0.0267204 (2 samples)
	maximum = 0.0576935 (2 samples)
Accepted flit rate average = 0.0362969 (2 samples)
	minimum = 0.0267204 (2 samples)
	maximum = 0.0600708 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 3152 (cycle/sec)
gpgpu_silicon_slowdown = 265545x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7969
gpu_sim_insn = 1246360
gpu_ipc =     156.4010
gpu_tot_sim_cycle = 17426
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     206.9271
gpu_tot_issued_cta = 384
gpu_occupancy = 37.1827% 
gpu_tot_occupancy = 63.5206% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3049
partiton_level_parallism_total  =       0.3846
partiton_level_parallism_util =       2.5714
partiton_level_parallism_util_total  =       3.3047
L2_BW  =       8.2278 GB/Sec
L2_BW_total  =      10.6776 GB/Sec
gpu_total_sim_rate=721182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 3368
	L1I_total_cache_miss_rate = 0.0508
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38016
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62952
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3368
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
312, 110, 110, 109, 110, 111, 111, 110, 110, 111, 109, 108, 110, 111, 111, 108, 153, 153, 156, 155, 157, 283, 154, 155, 156, 157, 155, 157, 156, 155, 154, 154, 155, 151, 156, 153, 153, 155, 155, 156, 155, 153, 155, 157, 155, 151, 155, 152, 153, 155, 156, 154, 155, 155, 156, 155, 152, 151, 151, 153, 152, 152, 156, 152, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115184	W0_Idle:167369	W0_Scoreboard:94729	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:22179	WS1:21993	WS2:21650	WS3:21835	
dual_issue_nums: WS0:4155	WS1:4081	WS2:4075	WS3:4014	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 616 {8:77,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 12320 {40:308,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 18 
max_icnt2sh_latency = 19 
averagemflatency = 138 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:20 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6600 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3816 	2492 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6387 	223 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304      1169         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2040      1617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       425       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1464         0         0         0         0         0         0         0         0         0         0         0      1452 
dram[4]:         0         0      1931         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2330         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1849         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 39/12 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         2 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 39
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none       20669    none      none      none      none      none      none      none      none  
dram[1]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none        1074    none      none      none      none      none      none      none      none      none      none      none         593
dram[4]:     none      none        2298    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        7520    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none       19888    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none        4759    none      none      none      none  
dram[8]:     none      none        2029    none        7943    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none        8610    none      none      none      none      none        4750    none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0       136       143       144       145       258       143       141       138       139       136       136         0         0
dram[1]:        136       136       136         0       145       146       145       145       143       144       139       139         0         0         0         0
dram[2]:          0         0         0         0       149       144       147       148       141       141       139       141       136       136       136       136
dram[3]:        136         0         0       258       145       146       149       150       142       144       141       141       136       136         0       258
dram[4]:          0       136       258       136       146       143       149       150       140       142       140       141         0         0         0       136
dram[5]:        136       136         0       136       144       258       149       151       143       147       143       143       136       136         0         0
dram[6]:          0         0         0       136       153       146       151       258       144       145       139       137       136       136       136         0
dram[7]:          0         0         0         0       147       148       153       153       147       150       139       258       136       136         0       136
dram[8]:        136         0       258         0       258       140       152       153       140       141       139       138       136       136       136         0
dram[9]:          0       136         0         0       258       143       154       155       141       143       258       143         0         0         0         0
dram[10]:          0       136         0         0       153       148       151       152       144       144       138       137       136         0         0         0
dram[11]:        136       136         0       136       147       147       153       153       144       145       138       139       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31250 n_act=4 n_pre=1 n_ref_event=94369279462048 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007676
n_activity=238 dram_eff=0.1008
bk0: 7a 31207i bk1: 4a 31241i bk2: 0a 31265i bk3: 0a 31266i bk4: 0a 31266i bk5: 0a 31267i bk6: 0a 31267i bk7: 1a 31251i bk8: 0a 31266i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31268i bk14: 0a 31268i bk15: 0a 31268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000768 
total_CMD = 31267 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 16 
Idle = 31149 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31250 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 94369279462048 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00425369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31257 n_act=2 n_pre=0 n_ref_event=94369280321680 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005117
n_activity=104 dram_eff=0.1538
bk0: 4a 31242i bk1: 4a 31241i bk2: 0a 31265i bk3: 0a 31266i bk4: 0a 31266i bk5: 0a 31266i bk6: 0a 31267i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31268i bk13: 0a 31268i bk14: 0a 31268i bk15: 0a 31268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 31267 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 31207 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31257 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94369280321680 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00345412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31257 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005117
n_activity=104 dram_eff=0.1538
bk0: 4a 31243i bk1: 4a 31242i bk2: 0a 31266i bk3: 0a 31266i bk4: 0a 31266i bk5: 0a 31267i bk6: 0a 31267i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 0a 31268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 31267 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 31207 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31257 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00335817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31262 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001919
n_activity=89 dram_eff=0.06742
bk0: 0a 31266i bk1: 0a 31268i bk2: 0a 31268i bk3: 1a 31251i bk4: 0a 31266i bk5: 0a 31266i bk6: 0a 31266i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 2a 31251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 31267 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 31229 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31262 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31265 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.397e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31267i bk1: 0a 31268i bk2: 1a 31251i bk3: 0a 31266i bk4: 0a 31266i bk5: 0a 31267i bk6: 0a 31267i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31267 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31249 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31265 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31265 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.397e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31267i bk1: 0a 31268i bk2: 0a 31268i bk3: 0a 31268i bk4: 0a 31268i bk5: 1a 31251i bk6: 0a 31266i bk7: 0a 31266i bk8: 0a 31266i bk9: 0a 31266i bk10: 0a 31266i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31267 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31249 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31265 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31265 n_act=1 n_pre=0 n_ref_event=4568229571824690154 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.397e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31267i bk1: 0a 31268i bk2: 0a 31268i bk3: 0a 31268i bk4: 0a 31268i bk5: 0a 31268i bk6: 0a 31268i bk7: 1a 31251i bk8: 0a 31266i bk9: 0a 31266i bk10: 0a 31266i bk11: 0a 31266i bk12: 0a 31266i bk13: 0a 31266i bk14: 0a 31266i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31267 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31249 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31265 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31265 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.397e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31266i bk1: 0a 31267i bk2: 0a 31267i bk3: 0a 31267i bk4: 0a 31267i bk5: 0a 31267i bk6: 0a 31267i bk7: 0a 31268i bk8: 0a 31268i bk9: 0a 31268i bk10: 0a 31268i bk11: 1a 31251i bk12: 0a 31266i bk13: 0a 31266i bk14: 0a 31266i bk15: 0a 31266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31267 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31249 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31265 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31263 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001279
n_activity=104 dram_eff=0.03846
bk0: 0a 31268i bk1: 0a 31269i bk2: 1a 31252i bk3: 0a 31267i bk4: 1a 31250i bk5: 0a 31265i bk6: 0a 31266i bk7: 0a 31266i bk8: 0a 31266i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 31267 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 31231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31263 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31263 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001279
n_activity=104 dram_eff=0.03846
bk0: 0a 31267i bk1: 0a 31268i bk2: 0a 31268i bk3: 0a 31268i bk4: 1a 31251i bk5: 0a 31267i bk6: 0a 31267i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 1a 31250i bk11: 0a 31265i bk12: 0a 31266i bk13: 0a 31266i bk14: 0a 31267i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 31267 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 31231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31263 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31267i bk1: 0a 31267i bk2: 0a 31267i bk3: 0a 31267i bk4: 0a 31267i bk5: 0a 31267i bk6: 0a 31267i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31267 n_nop=31267 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31267i bk1: 0a 31267i bk2: 0a 31267i bk3: 0a 31267i bk4: 0a 31267i bk5: 0a 31267i bk6: 0a 31267i bk7: 0a 31267i bk8: 0a 31267i bk9: 0a 31267i bk10: 0a 31267i bk11: 0a 31267i bk12: 0a 31267i bk13: 0a 31267i bk14: 0a 31267i bk15: 0a 31267i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31267 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31267 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31267 
n_nop = 31267 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 373, Miss = 7, Miss_rate = 0.019, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 295, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 327, Miss = 4, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 319, Miss = 4, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 321, Miss = 4, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 274, Miss = 3, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 289, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 266, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 277, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 273, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 317, Miss = 2, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 268, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 290, Miss = 2, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 279, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 268, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6947
L2_total_cache_misses = 39
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 308
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6947
icnt_total_pkts_simt_to_mem=6702
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.69844
	minimum = 5
	maximum = 19
Network latency average = 5.69557
	minimum = 5
	maximum = 19
Slowest packet = 11323
Flit latency average = 5.69557
	minimum = 5
	maximum = 19
Slowest flit = 11323
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161085
	minimum = 0.0112938 (at node 35)
	maximum = 0.0314971 (at node 11)
Accepted packet rate average = 0.0161085
	minimum = 0.0112938 (at node 35)
	maximum = 0.0318735 (at node 11)
Injected flit rate average = 0.0161085
	minimum = 0.0112938 (at node 35)
	maximum = 0.0314971 (at node 11)
Accepted flit rate average= 0.0161085
	minimum = 0.0112938 (at node 35)
	maximum = 0.0318735 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.8661 (3 samples)
	minimum = 5 (3 samples)
	maximum = 20.6667 (3 samples)
Network latency average = 5.86514 (3 samples)
	minimum = 5 (3 samples)
	maximum = 20.6667 (3 samples)
Flit latency average = 5.86514 (3 samples)
	minimum = 5 (3 samples)
	maximum = 20.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0295674 (3 samples)
	minimum = 0.0215782 (3 samples)
	maximum = 0.0489613 (3 samples)
Accepted packet rate average = 0.0295674 (3 samples)
	minimum = 0.0215782 (3 samples)
	maximum = 0.0506717 (3 samples)
Injected flit rate average = 0.0295674 (3 samples)
	minimum = 0.0215782 (3 samples)
	maximum = 0.0489613 (3 samples)
Accepted flit rate average = 0.0295674 (3 samples)
	minimum = 0.0215782 (3 samples)
	maximum = 0.0506717 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 721182 (inst/sec)
gpgpu_simulation_rate = 3485 (cycle/sec)
gpgpu_silicon_slowdown = 240172x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1679
gpu_sim_insn = 1114592
gpu_ipc =     663.8428
gpu_tot_sim_cycle = 19105
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     247.0821
gpu_tot_issued_cta = 512
gpu_occupancy = 78.7429% 
gpu_tot_occupancy = 65.6399% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3294
partiton_level_parallism_total  =       0.4676
partiton_level_parallism_util =       2.9563
partiton_level_parallism_util_total  =       3.2102
L2_BW  =      35.6057 GB/Sec
L2_BW_total  =      12.8684 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 3368
	L1I_total_cache_miss_rate = 0.0387
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83662
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3368
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
375, 173, 173, 171, 185, 174, 174, 173, 185, 174, 170, 171, 173, 174, 174, 182, 194, 194, 197, 197, 199, 337, 196, 197, 198, 199, 197, 199, 197, 197, 196, 196, 195, 192, 209, 194, 194, 196, 197, 196, 197, 195, 197, 211, 195, 191, 196, 194, 194, 207, 196, 194, 196, 196, 198, 197, 194, 193, 192, 195, 193, 206, 196, 192, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:139368	W0_Idle:174090	W0_Scoreboard:109998	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:28662	WS1:28533	WS2:28120	WS3:28360	
dual_issue_nums: WS0:5582	WS1:5496	WS2:5492	WS3:5431	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 616 {8:77,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 12320 {40:308,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 18 
max_icnt2sh_latency = 19 
averagemflatency = 138 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:20 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8832 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5142 	3333 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8503 	339 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304      1169         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2040      1617         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       425       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1464         0         0         0         0         0         0         0         0         0         0         0      1452 
dram[4]:         0         0      1931         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2330         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1849         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 39/12 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         2 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 39
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none       20805    none      none      none      none      none      none      none      none  
dram[1]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none        1074    none      none      none      none      none      none      none      none      none      none      none         593
dram[4]:     none      none        2298    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        7520    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none       20024    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none        7490    none      none      none      none  
dram[8]:     none      none        2029    none        7943    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none        8610    none      none      none      none      none        7751    none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0       136       143       144       145       258       146       148       139       140       136       136         0         0
dram[1]:        136       136       136         0       145       146       145       145       149       149       140       139         0         0         0         0
dram[2]:          0         0         0         0       149       144       147       148       147       148       139       141       136       136       136       136
dram[3]:        136         0         0       258       145       146       149       150       151       151       141       141       136       136         0       258
dram[4]:          0       136       258       136       146       143       149       150       144       144       140       141         0         0         0       136
dram[5]:        136       136         0       136       144       258       149       151       145       147       143       143       136       136         0         0
dram[6]:          0         0         0       136       153       146       151       258       144       145       139       139       136       136       136         0
dram[7]:          0         0         0         0       147       148       153       153       147       150       139       258       136       136         0       136
dram[8]:        136         0       258         0       258       140       152       153       146       145       139       139       136       136       136         0
dram[9]:          0       136         0         0       258       143       154       155       145       149       258       143         0         0         0         0
dram[10]:          0       136         0         0       153       148       151       152       144       144       139       138       136         0         0         0
dram[11]:        136       136         0       136       147       147       153       153       145       151       138       139       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34262 n_act=4 n_pre=1 n_ref_event=94369279462048 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007001
n_activity=238 dram_eff=0.1008
bk0: 7a 34219i bk1: 4a 34253i bk2: 0a 34277i bk3: 0a 34278i bk4: 0a 34278i bk5: 0a 34279i bk6: 0a 34279i bk7: 1a 34263i bk8: 0a 34278i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34280i bk14: 0a 34280i bk15: 0a 34280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000700 
total_CMD = 34279 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 16 
Idle = 34161 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34262 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 94369279462048 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00387993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34269 n_act=2 n_pre=0 n_ref_event=94369280321680 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004668
n_activity=104 dram_eff=0.1538
bk0: 4a 34254i bk1: 4a 34253i bk2: 0a 34277i bk3: 0a 34278i bk4: 0a 34278i bk5: 0a 34278i bk6: 0a 34279i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34280i bk13: 0a 34280i bk14: 0a 34280i bk15: 0a 34280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000467 
total_CMD = 34279 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 34219 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94369280321680 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315062
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34269 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004668
n_activity=104 dram_eff=0.1538
bk0: 4a 34255i bk1: 4a 34254i bk2: 0a 34278i bk3: 0a 34278i bk4: 0a 34278i bk5: 0a 34279i bk6: 0a 34279i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 0a 34280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000467 
total_CMD = 34279 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 34219 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34274 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000175
n_activity=89 dram_eff=0.06742
bk0: 0a 34278i bk1: 0a 34280i bk2: 0a 34280i bk3: 1a 34263i bk4: 0a 34278i bk5: 0a 34278i bk6: 0a 34278i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 2a 34263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 34279 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 34241 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34274 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34277 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.834e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 34279i bk1: 0a 34280i bk2: 1a 34263i bk3: 0a 34278i bk4: 0a 34278i bk5: 0a 34279i bk6: 0a 34279i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 34279 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 34261 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34277 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34277 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.834e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 34279i bk1: 0a 34280i bk2: 0a 34280i bk3: 0a 34280i bk4: 0a 34280i bk5: 1a 34263i bk6: 0a 34278i bk7: 0a 34278i bk8: 0a 34278i bk9: 0a 34278i bk10: 0a 34278i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 34279 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 34261 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34277 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34277 n_act=1 n_pre=0 n_ref_event=4568229571824690154 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.834e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 34279i bk1: 0a 34280i bk2: 0a 34280i bk3: 0a 34280i bk4: 0a 34280i bk5: 0a 34280i bk6: 0a 34280i bk7: 1a 34263i bk8: 0a 34278i bk9: 0a 34278i bk10: 0a 34278i bk11: 0a 34278i bk12: 0a 34278i bk13: 0a 34278i bk14: 0a 34278i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 34279 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 34261 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34277 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34277 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.834e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 34278i bk1: 0a 34279i bk2: 0a 34279i bk3: 0a 34279i bk4: 0a 34279i bk5: 0a 34279i bk6: 0a 34279i bk7: 0a 34280i bk8: 0a 34280i bk9: 0a 34280i bk10: 0a 34280i bk11: 1a 34263i bk12: 0a 34278i bk13: 0a 34278i bk14: 0a 34278i bk15: 0a 34278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 34279 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 34261 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34277 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34275 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001167
n_activity=104 dram_eff=0.03846
bk0: 0a 34280i bk1: 0a 34281i bk2: 1a 34264i bk3: 0a 34279i bk4: 1a 34262i bk5: 0a 34277i bk6: 0a 34278i bk7: 0a 34278i bk8: 0a 34278i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 34279 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 34243 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34275 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34275 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001167
n_activity=104 dram_eff=0.03846
bk0: 0a 34279i bk1: 0a 34280i bk2: 0a 34280i bk3: 0a 34280i bk4: 1a 34263i bk5: 0a 34279i bk6: 0a 34279i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 1a 34262i bk11: 0a 34277i bk12: 0a 34278i bk13: 0a 34278i bk14: 0a 34279i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 34279 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 34243 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34275 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34279 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34279i bk1: 0a 34279i bk2: 0a 34279i bk3: 0a 34279i bk4: 0a 34279i bk5: 0a 34279i bk6: 0a 34279i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34279 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34279 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34279 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=34279 n_nop=34279 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 34279i bk1: 0a 34279i bk2: 0a 34279i bk3: 0a 34279i bk4: 0a 34279i bk5: 0a 34279i bk6: 0a 34279i bk7: 0a 34279i bk8: 0a 34279i bk9: 0a 34279i bk10: 0a 34279i bk11: 0a 34279i bk12: 0a 34279i bk13: 0a 34279i bk14: 0a 34279i bk15: 0a 34279i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 34279 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 34279 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34279 
n_nop = 34279 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 514, Miss = 7, Miss_rate = 0.014, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 5, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 387, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 421, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 413, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 413, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 367, Miss = 3, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 361, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 354, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 371, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 365, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 362, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 408, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 378, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 353, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9179
L2_total_cache_misses = 39
L2_total_cache_miss_rate = 0.0042
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 308
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9179
icnt_total_pkts_simt_to_mem=8934
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.62948
	minimum = 5
	maximum = 20
Network latency average = 5.62948
	minimum = 5
	maximum = 20
Slowest packet = 14463
Flit latency average = 5.62948
	minimum = 5
	maximum = 20
Slowest flit = 14463
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0699665
	minimum = 0.0524122 (at node 24)
	maximum = 0.114354 (at node 3)
Accepted packet rate average = 0.0699665
	minimum = 0.0524122 (at node 24)
	maximum = 0.114354 (at node 3)
Injected flit rate average = 0.0699665
	minimum = 0.0524122 (at node 24)
	maximum = 0.114354 (at node 3)
Accepted flit rate average= 0.0699665
	minimum = 0.0524122 (at node 24)
	maximum = 0.114354 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.80695 (4 samples)
	minimum = 5 (4 samples)
	maximum = 20.5 (4 samples)
Network latency average = 5.80623 (4 samples)
	minimum = 5 (4 samples)
	maximum = 20.5 (4 samples)
Flit latency average = 5.80623 (4 samples)
	minimum = 5 (4 samples)
	maximum = 20.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0396672 (4 samples)
	minimum = 0.0292867 (4 samples)
	maximum = 0.0653094 (4 samples)
Accepted packet rate average = 0.0396672 (4 samples)
	minimum = 0.0292867 (4 samples)
	maximum = 0.0665922 (4 samples)
Injected flit rate average = 0.0396672 (4 samples)
	minimum = 0.0292867 (4 samples)
	maximum = 0.0653094 (4 samples)
Accepted flit rate average = 0.0396672 (4 samples)
	minimum = 0.0292867 (4 samples)
	maximum = 0.0665922 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 3184 (cycle/sec)
gpgpu_silicon_slowdown = 262876x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 10798
gpu_sim_insn = 1252440
gpu_ipc =     115.9881
gpu_tot_sim_cycle = 29903
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     199.7440
gpu_tot_issued_cta = 640
gpu_occupancy = 20.4414% 
gpu_tot_occupancy = 46.1821% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4055
partiton_level_parallism_total  =       0.4452
partiton_level_parallism_util =       1.6701
partiton_level_parallism_util_total  =       2.4631
L2_BW  =      10.9140 GB/Sec
L2_BW_total  =      12.1627 GB/Sec
gpu_total_sim_rate=663660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0298
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 110085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
443, 240, 241, 239, 252, 243, 243, 242, 253, 243, 239, 240, 241, 242, 243, 251, 263, 262, 266, 266, 268, 406, 265, 503, 267, 268, 266, 268, 266, 266, 265, 263, 218, 215, 231, 217, 217, 217, 219, 219, 220, 218, 219, 234, 217, 213, 217, 298, 216, 230, 219, 319, 219, 219, 220, 220, 215, 215, 215, 217, 216, 228, 321, 213, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:176322	W0_Idle:349503	W0_Scoreboard:278037	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:37647	WS1:37777	WS2:36498	WS3:37547	
dual_issue_nums: WS0:7183	WS1:7128	WS2:7026	WS3:7008	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 18 
max_icnt2sh_latency = 19 
averagemflatency = 138 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:92 	0 	1 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13140 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8779 	4028 	506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12792 	422 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         1         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1233      1169      3634         0      4315      1454         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2040      1617      1987         0         0      2113      1464         0         0         0         0         0         0         0         0         0 
dram[2]:       425       931         0         0         0         0         0         0      1355         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1464      2031         0         0         0         0      1354         0         0         0      1439         0      1452 
dram[4]:         0      2007      1931         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      1963      2007      1457         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0      1340         0         0         0         0      1336         0         0         0         0 
dram[7]:         0         0      2026         0         0         0         0         0         0         0         0         0      1449      6407         0         0 
dram[8]:         0         0      2002      2021      2330         0      1746      5355         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1849         0         0         0         0         0         0         0         0         0      1442         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1749         0      1983         0      1677      7298         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  4.000000  1.333333      -nan  1.000000  3.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  1.000000      -nan       inf  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[3]:      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000 
dram[4]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[5]:      -nan      -nan  2.000000  2.000000  2.000000       inf      -nan       inf      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan  2.000000       inf      -nan      -nan      -nan  1.000000      -nan      -nan       inf       inf 
dram[7]:      -nan       inf  1.000000      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan       inf  2.000000  1.000000      -nan      -nan 
dram[8]:       inf      -nan  2.000000  1.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf       inf       inf       inf  2.000000      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[11]:  1.000000       inf  2.000000      -nan  2.000000  1.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/45 = 2.511111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         4         0         3         3         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         1         0         1         1         1         0         0         0         0         0         1         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         3         0         0         0         0         0         0         1 
dram[3]:         0         0         0         1         2         0         0         0         0         2         0         0         0         2         0         2 
dram[4]:         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         0         2         2         2         1         0         2         0         0         0         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         2         1         0         0         0         1         0         0         1         1 
dram[7]:         0         1         1         0         2         1         0         0         0         0         0         1         2         1         0         0 
dram[8]:         1         0         2         1         2         0         1         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         1         1         1         2         0 
dram[10]:         1         1         0         0         0         1         0         0         1         0         0         0         0         1         0         0 
dram[11]:         1         1         2         0         2         1         0         0         1         0         0         0         0         0         0         0 
total dram reads = 113
min_bank_accesses = 0!
chip skew: 23/3 = 7.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1475         0      2204    none        3870      4548    none       29972    none      none      none      none      none      none      none      none  
dram[1]:        714       272      3114    none       11801     12891     27737    none      none      none      none      none        2842    none      none      none  
dram[2]:         68         0    none      none      none      none      none      none        7161    none      none      none      none      none      none        5153
dram[3]:     none      none      none        1482      6982    none      none      none      none       10262    none      none      none        1138    none        1001
dram[4]:     none        2706      2434    none      none      none      none      none      none      none      none      none      none      none      none        3386
dram[5]:     none      none        3381      2233      5382     10384    none       16145    none      none      none        8315    none      none      none      none  
dram[6]:     none      none      none      none      none      none       15601     29093    none      none      none        9249    none      none        3113      1618
dram[7]:     none        3387      2572    none        7123     11464    none      none      none      none      none        8306      3530      1618    none      none  
dram[8]:       5018    none        2304      2026      7029    none       31479     28407    none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none       12164    none      none      none      none      none       10063     11428      2842      3795      1002    none  
dram[10]:       1485      2978    none      none      none       13444    none      none       21632    none      none      none      none        3522    none      none  
dram[11]:       4066      2026      2847    none        5843     10638    none      none       20728    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0       268       137       267       267       146       258       146       148       139       140       137       136       136       136
dram[1]:        136       136       258       136       258       257       258       145       149       149       140       139       258       137       136       136
dram[2]:        136         0       136       136       149       144       147       148       266       148       139       141       137       136       137       257
dram[3]:        136       136       136       258       259       146       149       150       151       266       141       141       136       258       136       258
dram[4]:        136       258       258       136       146       144       149       150       144       144       140       141       136       136       136       258
dram[5]:        136       136       258       266       258       258       149       258       145       147       143       258       136       136       136       136
dram[6]:        136       136       136       136       153       146       259       258       144       145       139       258       136       136       257       258
dram[7]:        136       258       258       136       258       258       153       153       147       150       139       258       267       258       136       136
dram[8]:        258       136       267       258       258       142       258       258       146       145       139       139       136       136       137       136
dram[9]:        136       136       136       136       258       143       154       155       145       149       258       258       258       258       259       136
dram[10]:        261       258         0       136       153       258       151       152       258       144       139       138       136       258         0       136
dram[11]:        258       258       267       137       258       258       153       153       258       151       138       139       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53610 n_act=14 n_pre=8 n_ref_event=94369279462048 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008573
n_activity=858 dram_eff=0.05361
bk0: 8a 53565i bk1: 4a 53630i bk2: 4a 53540i bk3: 0a 53651i bk4: 3a 53573i bk5: 3a 53602i bk6: 0a 53651i bk7: 1a 53637i bk8: 0a 53653i bk9: 0a 53655i bk10: 0a 53655i bk11: 0a 53655i bk12: 0a 53656i bk13: 0a 53657i bk14: 0a 53657i bk15: 0a 53658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521739
Row_Buffer_Locality_read = 0.521739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000857 
total_CMD = 53655 
util_bw = 46 
Wasted_Col = 238 
Wasted_Row = 128 
Idle = 53243 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53610 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 8 
n_ref = 94369279462048 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 23 
Row_Bus_Util =  0.000410 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0024788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53635 n_act=7 n_pre=0 n_ref_event=94369280321680 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004846
n_activity=364 dram_eff=0.07143
bk0: 4a 53630i bk1: 4a 53629i bk2: 1a 53637i bk3: 0a 53653i bk4: 1a 53638i bk5: 1a 53637i bk6: 1a 53637i bk7: 0a 53652i bk8: 0a 53656i bk9: 0a 53656i bk10: 0a 53656i bk11: 0a 53656i bk12: 1a 53640i bk13: 0a 53655i bk14: 0a 53656i bk15: 0a 53656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615385
Row_Buffer_Locality_read = 0.615385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000485 
total_CMD = 53655 
util_bw = 26 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 53505 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53635 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 94369280321680 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53637 n_act=5 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004473
n_activity=290 dram_eff=0.08276
bk0: 4a 53630i bk1: 4a 53629i bk2: 0a 53653i bk3: 0a 53653i bk4: 0a 53653i bk5: 0a 53654i bk6: 0a 53656i bk7: 0a 53656i bk8: 3a 53607i bk9: 0a 53653i bk10: 0a 53655i bk11: 0a 53655i bk12: 0a 53656i bk13: 0a 53656i bk14: 0a 53656i bk15: 1a 53640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000447 
total_CMD = 53655 
util_bw = 24 
Wasted_Col = 92 
Wasted_Row = 16 
Idle = 53523 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53637 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53639 n_act=6 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003355
n_activity=327 dram_eff=0.05505
bk0: 0a 53654i bk1: 0a 53657i bk2: 0a 53657i bk3: 1a 53640i bk4: 2a 53635i bk5: 0a 53653i bk6: 0a 53654i bk7: 0a 53655i bk8: 0a 53655i bk9: 2a 53606i bk10: 0a 53652i bk11: 0a 53655i bk12: 0a 53655i bk13: 2a 53638i bk14: 0a 53654i bk15: 2a 53639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000335 
total_CMD = 53655 
util_bw = 18 
Wasted_Col = 98 
Wasted_Row = 16 
Idle = 53523 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53639 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 9 
Row_Bus_Util =  0.000130 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000298201
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53649 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001118
n_activity=156 dram_eff=0.03846
bk0: 0a 53654i bk1: 1a 53639i bk2: 1a 53637i bk3: 0a 53653i bk4: 0a 53654i bk5: 0a 53655i bk6: 0a 53655i bk7: 0a 53655i bk8: 0a 53655i bk9: 0a 53655i bk10: 0a 53655i bk11: 0a 53655i bk12: 0a 53656i bk13: 0a 53656i bk14: 0a 53656i bk15: 1a 53639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 53655 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 53601 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53649 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53637 n_act=7 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003728
n_activity=374 dram_eff=0.05348
bk0: 0a 53657i bk1: 0a 53659i bk2: 2a 53642i bk3: 2a 53608i bk4: 2a 53638i bk5: 1a 53637i bk6: 0a 53653i bk7: 2a 53634i bk8: 0a 53652i bk9: 0a 53652i bk10: 0a 53653i bk11: 1a 53638i bk12: 0a 53653i bk13: 0a 53655i bk14: 0a 53656i bk15: 0a 53656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007143
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000373 
total_CMD = 53655 
util_bw = 20 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 53507 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53637 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 10 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000186376
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53644 n_act=5 n_pre=0 n_ref_event=4568229571824690154 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002237
n_activity=230 dram_eff=0.05217
bk0: 0a 53653i bk1: 0a 53656i bk2: 0a 53656i bk3: 0a 53656i bk4: 0a 53656i bk5: 0a 53656i bk6: 2a 53637i bk7: 1a 53637i bk8: 0a 53654i bk9: 0a 53655i bk10: 0a 53655i bk11: 1a 53639i bk12: 0a 53653i bk13: 0a 53655i bk14: 1a 53638i bk15: 1a 53638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.109589
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109589 

BW Util details:
bwutil = 0.000224 
total_CMD = 53655 
util_bw = 12 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 53573 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53644 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53637 n_act=8 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003355
n_activity=432 dram_eff=0.04167
bk0: 0a 53654i bk1: 1a 53638i bk2: 1a 53637i bk3: 0a 53653i bk4: 2a 53637i bk5: 1a 53636i bk6: 0a 53652i bk7: 0a 53655i bk8: 0a 53658i bk9: 0a 53658i bk10: 0a 53658i bk11: 1a 53641i bk12: 2a 53607i bk13: 1a 53637i bk14: 0a 53654i bk15: 0a 53654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006579
Bank_Level_Parallism_Col = 1.007812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007812 

BW Util details:
bwutil = 0.000335 
total_CMD = 53655 
util_bw = 18 
Wasted_Col = 126 
Wasted_Row = 16 
Idle = 53495 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53637 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 9 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53639 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002982
n_activity=361 dram_eff=0.04432
bk0: 1a 53641i bk1: 0a 53657i bk2: 2a 53608i bk3: 1a 53638i bk4: 2a 53638i bk5: 0a 53653i bk6: 1a 53638i bk7: 1a 53636i bk8: 0a 53652i bk9: 0a 53653i bk10: 0a 53654i bk11: 0a 53654i bk12: 0a 53655i bk13: 0a 53655i bk14: 0a 53657i bk15: 0a 53657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375000
Row_Buffer_Locality_read = 0.375000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 53655 
util_bw = 16 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 53511 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53639 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53642 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002609
n_activity=282 dram_eff=0.04965
bk0: 0a 53654i bk1: 0a 53655i bk2: 0a 53655i bk3: 0a 53655i bk4: 1a 53638i bk5: 0a 53654i bk6: 0a 53655i bk7: 0a 53655i bk8: 0a 53657i bk9: 0a 53657i bk10: 1a 53640i bk11: 1a 53638i bk12: 1a 53638i bk13: 1a 53637i bk14: 2a 53637i bk15: 0a 53653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106383
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000261 
total_CMD = 53655 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 53555 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53642 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53645 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001864
n_activity=216 dram_eff=0.0463
bk0: 1a 53632i bk1: 1a 53638i bk2: 0a 53654i bk3: 0a 53656i bk4: 0a 53656i bk5: 1a 53639i bk6: 0a 53654i bk7: 0a 53655i bk8: 1a 53638i bk9: 0a 53653i bk10: 0a 53655i bk11: 0a 53656i bk12: 0a 53656i bk13: 1a 53639i bk14: 0a 53654i bk15: 0a 53655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197368
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000186 
total_CMD = 53655 
util_bw = 10 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 53575 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53645 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=53655 n_nop=53639 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002982
n_activity=350 dram_eff=0.04571
bk0: 1a 53641i bk1: 1a 53639i bk2: 2a 53607i bk3: 0a 53653i bk4: 2a 53638i bk5: 1a 53638i bk6: 0a 53654i bk7: 0a 53655i bk8: 1a 53638i bk9: 0a 53653i bk10: 0a 53654i bk11: 0a 53654i bk12: 0a 53655i bk13: 0a 53655i bk14: 0a 53655i bk15: 0a 53656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078740
Bank_Level_Parallism_Col = 1.076190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076190 

BW Util details:
bwutil = 0.000298 
total_CMD = 53655 
util_bw = 16 
Wasted_Col = 102 
Wasted_Row = 16 
Idle = 53521 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53655 
n_nop = 53639 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 769, Miss = 15, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 8, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 612, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 583, Miss = 5, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 573, Miss = 7, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 616, Miss = 5, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 577, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 501, Miss = 7, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 529, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 542, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 528, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 568, Miss = 6, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 519, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 519, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 592, Miss = 5, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 530, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 633, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 515, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 544, Miss = 5, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 563, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 524, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 533, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 577, Miss = 6, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13579
L2_total_cache_misses = 113
L2_total_cache_miss_rate = 0.0083
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13579
icnt_total_pkts_simt_to_mem=13313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.27497
	minimum = 5
	maximum = 20
Network latency average = 5.27452
	minimum = 5
	maximum = 20
Slowest packet = 18977
Flit latency average = 5.27452
	minimum = 5
	maximum = 20
Slowest flit = 18977
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0213953
	minimum = 0.0124097 (at node 21)
	maximum = 0.0500093 (at node 8)
Accepted packet rate average = 0.0213953
	minimum = 0.0124097 (at node 21)
	maximum = 0.0500093 (at node 8)
Injected flit rate average = 0.0213953
	minimum = 0.0124097 (at node 21)
	maximum = 0.0500093 (at node 8)
Accepted flit rate average= 0.0213953
	minimum = 0.0124097 (at node 21)
	maximum = 0.0500093 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.70055 (5 samples)
	minimum = 5 (5 samples)
	maximum = 20.4 (5 samples)
Network latency average = 5.69989 (5 samples)
	minimum = 5 (5 samples)
	maximum = 20.4 (5 samples)
Flit latency average = 5.69989 (5 samples)
	minimum = 5 (5 samples)
	maximum = 20.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0360128 (5 samples)
	minimum = 0.0259113 (5 samples)
	maximum = 0.0622494 (5 samples)
Accepted packet rate average = 0.0360128 (5 samples)
	minimum = 0.0259113 (5 samples)
	maximum = 0.0632756 (5 samples)
Injected flit rate average = 0.0360128 (5 samples)
	minimum = 0.0259113 (5 samples)
	maximum = 0.0622494 (5 samples)
Accepted flit rate average = 0.0360128 (5 samples)
	minimum = 0.0259113 (5 samples)
	maximum = 0.0632756 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 663660 (inst/sec)
gpgpu_simulation_rate = 3322 (cycle/sec)
gpgpu_silicon_slowdown = 251956x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1787
gpu_sim_insn = 1117092
gpu_ipc =     625.1215
gpu_tot_sim_cycle = 31690
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     223.7310
gpu_tot_issued_cta = 768
gpu_occupancy = 70.7751% 
gpu_tot_occupancy = 48.2280% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7459
partiton_level_parallism_total  =       0.5186
partiton_level_parallism_util =       3.0058
partiton_level_parallism_util_total  =       2.5505
L2_BW  =      46.7633 GB/Sec
L2_BW_total  =      14.1138 GB/Sec
gpu_total_sim_rate=709003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 131905
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
497, 282, 283, 293, 294, 285, 285, 284, 295, 296, 281, 294, 283, 307, 285, 305, 304, 303, 307, 307, 310, 460, 305, 545, 309, 310, 308, 310, 308, 320, 319, 304, 281, 289, 292, 278, 279, 280, 305, 281, 307, 280, 281, 309, 277, 287, 280, 359, 277, 292, 281, 392, 282, 282, 294, 282, 278, 277, 278, 280, 278, 289, 395, 274, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:202107	W0_Idle:361038	W0_Scoreboard:295833	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:44688	WS1:44808	WS2:43581	WS3:44564	
dual_issue_nums: WS0:8639	WS1:8589	WS2:8483	WS3:8454	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 18 
max_icnt2sh_latency = 19 
averagemflatency = 138 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:92 	0 	1 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16260 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10771 	5045 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15815 	519 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         1         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1233      1169      3634         0      4315      1454         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2040      1617      1987         0         0      2113      1464         0         0         0         0         0         0         0         0         0 
dram[2]:       425       931         0         0         0         0         0         0      1355         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1464      2031         0         0         0         0      1354         0         0         0      1439         0      1452 
dram[4]:         0      2007      1931         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      1963      2007      1457         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0      1340         0         0         0         0      1336         0         0         0         0 
dram[7]:         0         0      2026         0         0         0         0         0         0         0         0         0      1449      6407         0         0 
dram[8]:         0         0      2002      2021      2330         0      1746      5355         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1849         0         0         0         0         0         0         0         0         0      1442         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1749         0      1983         0      1677      7298         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  4.000000  1.333333      -nan  1.000000  3.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  1.000000      -nan       inf  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[3]:      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000 
dram[4]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[5]:      -nan      -nan  2.000000  2.000000  2.000000       inf      -nan       inf      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan  2.000000       inf      -nan      -nan      -nan  1.000000      -nan      -nan       inf       inf 
dram[7]:      -nan       inf  1.000000      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan       inf  2.000000  1.000000      -nan      -nan 
dram[8]:       inf      -nan  2.000000  1.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf       inf       inf       inf  2.000000      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[11]:  1.000000       inf  2.000000      -nan  2.000000  1.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/45 = 2.511111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         4         0         3         3         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         1         0         1         1         1         0         0         0         0         0         1         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         3         0         0         0         0         0         0         1 
dram[3]:         0         0         0         1         2         0         0         0         0         2         0         0         0         2         0         2 
dram[4]:         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         0         2         2         2         1         0         2         0         0         0         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         2         1         0         0         0         1         0         0         1         1 
dram[7]:         0         1         1         0         2         1         0         0         0         0         0         1         2         1         0         0 
dram[8]:         1         0         2         1         2         0         1         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         1         1         1         2         0 
dram[10]:         1         1         0         0         0         1         0         0         1         0         0         0         0         1         0         0 
dram[11]:         1         1         2         0         2         1         0         0         1         0         0         0         0         0         0         0 
total dram reads = 113
min_bank_accesses = 0!
chip skew: 23/3 = 7.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1475         0      2204    none        3961      4640    none       31332    none      none      none      none      none      none      none      none  
dram[1]:        714       272      3114    none       12073     13299     28961    none      none      none      none      none        3931    none      none      none  
dram[2]:         68         0    none      none      none      none      none      none       10343    none      none      none      none      none      none        5153
dram[3]:     none      none      none        1482      7254    none      none      none      none       14981    none      none      none        1344    none        1001
dram[4]:     none        2706      2434    none      none      none      none      none      none      none      none      none      none      none      none        3386
dram[5]:     none      none        3381      2233      5586     10656    none       16554    none      none      none       12322    none      none      none      none  
dram[6]:     none      none      none      none      none      none       16352     30728    none      none      none       14042    none      none        3113      1618
dram[7]:     none        3387      2572    none        7191     12008    none      none      none      none      none       11720      4006      2028    none      none  
dram[8]:       5018    none        2304      2026      7233    none       32848     30045    none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none       12572    none      none      none      none      none       13755     15126      3934      4615      1002    none  
dram[10]:       1485      2978    none      none      none       14124    none      none       31932    none      none      none      none        4477    none      none  
dram[11]:       4066      2026      2847    none        6115     10638    none      none       30378    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0       268       137       267       267       146       258       148       148       145       145       137       142       136       136
dram[1]:        136       136       258       136       258       257       258       145       149       149       145       145       258       140       136       136
dram[2]:        136         0       136       136       149       144       147       148       266       151       139       141       137       136       137       257
dram[3]:        136       136       136       258       259       146       149       150       151       266       141       141       136       258       136       258
dram[4]:        136       258       258       136       146       144       149       150       144       146       148       150       136       136       136       258
dram[5]:        136       136       258       266       258       258       149       258       145       147       152       258       138       137       136       136
dram[6]:        136       136       136       136       153       146       259       258       147       149       140       258       138       137       257       258
dram[7]:        136       258       258       136       258       258       153       153       147       150       145       258       267       258       136       136
dram[8]:        258       136       267       258       258       142       258       258       147       145       141       144       137       136       137       136
dram[9]:        136       136       136       136       258       143       154       155       147       149       258       258       258       258       259       136
dram[10]:        261       258         0       136       153       258       151       152       258       147       139       139       136       258         0       136
dram[11]:        258       258       267       137       258       258       153       153       258       151       141       141       137       141         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56815 n_act=14 n_pre=8 n_ref_event=94369279462048 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000809
n_activity=858 dram_eff=0.05361
bk0: 8a 56770i bk1: 4a 56835i bk2: 4a 56745i bk3: 0a 56856i bk4: 3a 56778i bk5: 3a 56807i bk6: 0a 56856i bk7: 1a 56842i bk8: 0a 56858i bk9: 0a 56860i bk10: 0a 56860i bk11: 0a 56860i bk12: 0a 56861i bk13: 0a 56862i bk14: 0a 56862i bk15: 0a 56863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521739
Row_Buffer_Locality_read = 0.521739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000809 
total_CMD = 56860 
util_bw = 46 
Wasted_Col = 238 
Wasted_Row = 128 
Idle = 56448 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56815 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 8 
n_ref = 94369279462048 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 23 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56840 n_act=7 n_pre=0 n_ref_event=94369280321680 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004573
n_activity=364 dram_eff=0.07143
bk0: 4a 56835i bk1: 4a 56834i bk2: 1a 56842i bk3: 0a 56858i bk4: 1a 56843i bk5: 1a 56842i bk6: 1a 56842i bk7: 0a 56857i bk8: 0a 56861i bk9: 0a 56861i bk10: 0a 56861i bk11: 0a 56861i bk12: 1a 56845i bk13: 0a 56860i bk14: 0a 56861i bk15: 0a 56861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615385
Row_Buffer_Locality_read = 0.615385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000457 
total_CMD = 56860 
util_bw = 26 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 56710 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56840 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 94369280321680 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018994
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56842 n_act=5 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004221
n_activity=290 dram_eff=0.08276
bk0: 4a 56835i bk1: 4a 56834i bk2: 0a 56858i bk3: 0a 56858i bk4: 0a 56858i bk5: 0a 56859i bk6: 0a 56861i bk7: 0a 56861i bk8: 3a 56812i bk9: 0a 56858i bk10: 0a 56860i bk11: 0a 56860i bk12: 0a 56861i bk13: 0a 56861i bk14: 0a 56861i bk15: 1a 56845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000422 
total_CMD = 56860 
util_bw = 24 
Wasted_Col = 92 
Wasted_Row = 16 
Idle = 56728 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56842 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.000211 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56844 n_act=6 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003166
n_activity=327 dram_eff=0.05505
bk0: 0a 56859i bk1: 0a 56862i bk2: 0a 56862i bk3: 1a 56845i bk4: 2a 56840i bk5: 0a 56858i bk6: 0a 56859i bk7: 0a 56860i bk8: 0a 56860i bk9: 2a 56811i bk10: 0a 56857i bk11: 0a 56860i bk12: 0a 56860i bk13: 2a 56843i bk14: 0a 56859i bk15: 2a 56844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000317 
total_CMD = 56860 
util_bw = 18 
Wasted_Col = 98 
Wasted_Row = 16 
Idle = 56728 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56844 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 9 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000281393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56854 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001055
n_activity=156 dram_eff=0.03846
bk0: 0a 56859i bk1: 1a 56844i bk2: 1a 56842i bk3: 0a 56858i bk4: 0a 56859i bk5: 0a 56860i bk6: 0a 56860i bk7: 0a 56860i bk8: 0a 56860i bk9: 0a 56860i bk10: 0a 56860i bk11: 0a 56860i bk12: 0a 56861i bk13: 0a 56861i bk14: 0a 56861i bk15: 1a 56844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 56860 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 56806 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56854 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56842 n_act=7 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003517
n_activity=374 dram_eff=0.05348
bk0: 0a 56862i bk1: 0a 56864i bk2: 2a 56847i bk3: 2a 56813i bk4: 2a 56843i bk5: 1a 56842i bk6: 0a 56858i bk7: 2a 56839i bk8: 0a 56857i bk9: 0a 56857i bk10: 0a 56858i bk11: 1a 56843i bk12: 0a 56858i bk13: 0a 56860i bk14: 0a 56861i bk15: 0a 56861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007143
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000352 
total_CMD = 56860 
util_bw = 20 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 56712 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56842 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 10 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000176 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000175871
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56849 n_act=5 n_pre=0 n_ref_event=4568229571824690154 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000211
n_activity=230 dram_eff=0.05217
bk0: 0a 56858i bk1: 0a 56861i bk2: 0a 56861i bk3: 0a 56861i bk4: 0a 56861i bk5: 0a 56861i bk6: 2a 56842i bk7: 1a 56842i bk8: 0a 56859i bk9: 0a 56860i bk10: 0a 56860i bk11: 1a 56844i bk12: 0a 56858i bk13: 0a 56860i bk14: 1a 56843i bk15: 1a 56843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.109589
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109589 

BW Util details:
bwutil = 0.000211 
total_CMD = 56860 
util_bw = 12 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 56778 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56849 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56842 n_act=8 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003166
n_activity=432 dram_eff=0.04167
bk0: 0a 56859i bk1: 1a 56843i bk2: 1a 56842i bk3: 0a 56858i bk4: 2a 56842i bk5: 1a 56841i bk6: 0a 56857i bk7: 0a 56860i bk8: 0a 56863i bk9: 0a 56863i bk10: 0a 56863i bk11: 1a 56846i bk12: 2a 56812i bk13: 1a 56842i bk14: 0a 56859i bk15: 0a 56859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006579
Bank_Level_Parallism_Col = 1.007812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007812 

BW Util details:
bwutil = 0.000317 
total_CMD = 56860 
util_bw = 18 
Wasted_Col = 126 
Wasted_Row = 16 
Idle = 56700 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56842 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 9 
Row_Bus_Util =  0.000158 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56844 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002814
n_activity=361 dram_eff=0.04432
bk0: 1a 56846i bk1: 0a 56862i bk2: 2a 56813i bk3: 1a 56843i bk4: 2a 56843i bk5: 0a 56858i bk6: 1a 56843i bk7: 1a 56841i bk8: 0a 56857i bk9: 0a 56858i bk10: 0a 56859i bk11: 0a 56859i bk12: 0a 56860i bk13: 0a 56860i bk14: 0a 56862i bk15: 0a 56862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375000
Row_Buffer_Locality_read = 0.375000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 56860 
util_bw = 16 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 56716 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56844 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56847 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002462
n_activity=282 dram_eff=0.04965
bk0: 0a 56859i bk1: 0a 56860i bk2: 0a 56860i bk3: 0a 56860i bk4: 1a 56843i bk5: 0a 56859i bk6: 0a 56860i bk7: 0a 56860i bk8: 0a 56862i bk9: 0a 56862i bk10: 1a 56845i bk11: 1a 56843i bk12: 1a 56843i bk13: 1a 56842i bk14: 2a 56842i bk15: 0a 56858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106383
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000246 
total_CMD = 56860 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 56760 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56847 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000106 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56850 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001759
n_activity=216 dram_eff=0.0463
bk0: 1a 56837i bk1: 1a 56843i bk2: 0a 56859i bk3: 0a 56861i bk4: 0a 56861i bk5: 1a 56844i bk6: 0a 56859i bk7: 0a 56860i bk8: 1a 56843i bk9: 0a 56858i bk10: 0a 56860i bk11: 0a 56861i bk12: 0a 56861i bk13: 1a 56844i bk14: 0a 56859i bk15: 0a 56860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197368
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000176 
total_CMD = 56860 
util_bw = 10 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 56780 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56850 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=56860 n_nop=56844 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002814
n_activity=350 dram_eff=0.04571
bk0: 1a 56846i bk1: 1a 56844i bk2: 2a 56812i bk3: 0a 56858i bk4: 2a 56843i bk5: 1a 56843i bk6: 0a 56859i bk7: 0a 56860i bk8: 1a 56843i bk9: 0a 56858i bk10: 0a 56859i bk11: 0a 56859i bk12: 0a 56860i bk13: 0a 56860i bk14: 0a 56860i bk15: 0a 56861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078740
Bank_Level_Parallism_Col = 1.076190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076190 

BW Util details:
bwutil = 0.000281 
total_CMD = 56860 
util_bw = 16 
Wasted_Col = 102 
Wasted_Row = 16 
Idle = 56726 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56860 
n_nop = 56844 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1164, Miss = 15, Miss_rate = 0.013, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 729, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 699, Miss = 5, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 693, Miss = 7, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 5, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 703, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 612, Miss = 7, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 652, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 663, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 641, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 680, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 635, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 645, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 714, Miss = 5, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 637, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 756, Miss = 6, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 636, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 657, Miss = 5, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 675, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 640, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 659, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 699, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 619, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16699
L2_total_cache_misses = 113
L2_total_cache_miss_rate = 0.0068
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16699
icnt_total_pkts_simt_to_mem=16433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.69984
	minimum = 5
	maximum = 22
Network latency average = 5.69984
	minimum = 5
	maximum = 22
Slowest packet = 30345
Flit latency average = 5.69984
	minimum = 5
	maximum = 22
Slowest flit = 30345
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0918917
	minimum = 0.0598769 (at node 29)
	maximum = 0.221041 (at node 14)
Accepted packet rate average = 0.0918917
	minimum = 0.0598769 (at node 29)
	maximum = 0.221041 (at node 14)
Injected flit rate average = 0.0918917
	minimum = 0.0598769 (at node 29)
	maximum = 0.221041 (at node 14)
Accepted flit rate average= 0.0918917
	minimum = 0.0598769 (at node 29)
	maximum = 0.221041 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.70043 (6 samples)
	minimum = 5 (6 samples)
	maximum = 20.6667 (6 samples)
Network latency average = 5.69988 (6 samples)
	minimum = 5 (6 samples)
	maximum = 20.6667 (6 samples)
Flit latency average = 5.69988 (6 samples)
	minimum = 5 (6 samples)
	maximum = 20.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.045326 (6 samples)
	minimum = 0.0315722 (6 samples)
	maximum = 0.0887146 (6 samples)
Accepted packet rate average = 0.045326 (6 samples)
	minimum = 0.0315722 (6 samples)
	maximum = 0.0895698 (6 samples)
Injected flit rate average = 0.045326 (6 samples)
	minimum = 0.0315722 (6 samples)
	maximum = 0.0887146 (6 samples)
Accepted flit rate average = 0.045326 (6 samples)
	minimum = 0.0315722 (6 samples)
	maximum = 0.0895698 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 709003 (inst/sec)
gpgpu_simulation_rate = 3169 (cycle/sec)
gpgpu_silicon_slowdown = 264121x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 17215
gpu_sim_insn = 1290400
gpu_ipc =      74.9579
gpu_tot_sim_cycle = 48905
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     171.3615
gpu_tot_issued_cta = 896
gpu_occupancy = 17.2646% 
gpu_tot_occupancy = 34.6848% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9556
partiton_level_parallism_total  =       0.6724
partiton_level_parallism_util =       1.7363
partiton_level_parallism_util_total  =       2.0658
L2_BW  =      25.5953 GB/Sec
L2_BW_total  =      18.1554 GB/Sec
gpu_total_sim_rate=598602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177532
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
542, 328, 329, 541, 340, 331, 331, 330, 341, 342, 542, 555, 329, 480, 331, 351, 619, 349, 353, 353, 583, 505, 351, 591, 355, 356, 354, 355, 525, 366, 365, 348, 430, 572, 337, 407, 324, 326, 350, 327, 353, 326, 326, 355, 322, 331, 326, 404, 323, 338, 519, 436, 327, 328, 598, 327, 323, 322, 429, 325, 324, 334, 440, 533, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:242784	W0_Idle:500901	W0_Scoreboard:871868	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:60465	WS1:61896	WS2:60892	WS3:60341	
dual_issue_nums: WS0:11049	WS1:11058	WS2:11000	WS3:10798	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 274 
max_icnt2mem_latency = 26 
maxmrqlatency = 22 
max_icnt2sh_latency = 19 
averagemflatency = 138 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:509 	3 	7 	26 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32422 	392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25854 	6348 	682 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32211 	574 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         1         0         1         2         2         0         3         1         0         0         0         2         0         2 
dram[1]:         4         4         4         0         2         1         0         0         0         1         0         0         1         0         0         0 
dram[2]:         4         4         2         1         0         0         2         0         2         0         0         0         0         2         0         2 
dram[3]:         0         1         0         1         2         0         0         0         1         2         1         2         0         2         0         3 
dram[4]:         0         2         1         1         1         0         4         1         0         0         0         0         0         2         1         2 
dram[5]:         0         2         0         1         2         1         0         0         0         0         1         0         0         0         0         0 
dram[6]:         1         1         0         3         0         0         2         2         0         0         0         1         0         0         0         0 
dram[7]:         3         2         0         2         2         0         0         1         0         0         0         0         1         1         0         0 
dram[8]:         0         2         1         1         2         1         3         2         0         0         1         0         0         0         2         0 
dram[9]:         2         2         0         2         2         1         0         2         1         0         1         0         0         0         0         0 
dram[10]:         2         2         2         4         1         4         3         2         1         2         0         0         2         0         0         2 
dram[11]:         1         2         4         2         2         0         0         2         1         0         2         0         2         0         0         2 
maximum service time to same row:
dram[0]:      6478      6200      7669         0      4315      5582      1380         0      1357      1293         0         0      1366      3963         0      4750 
dram[1]:      6721      6478      6690         0      9683      8797      1464         0         0      1321         0         0      1340         0      1522         0 
dram[2]:      6691      5987      8630      8444      9247         0      1311      4994      1355         0         0      1330         0      3617         0      5160 
dram[3]:      7369      8038         0      6922      7818         0         0         0      1301      1354      2616      2292      8748      3329      1381      5362 
dram[4]:      7316      6734      1931      9075      1401         0      1359      1349      1298         0         0      1382      1379      3613      5482      4717 
dram[5]:      7585      5989      1963      7644      8229      8448         0         0         0      1398      1398         0         0         0         0         0 
dram[6]:      7590      7788         0      7002         0         0      1340      1948         0      1386      1380      1795         0         0         0         0 
dram[7]:      7589      7781      2026      8578      9309         0      4401      1406         0         0         0         0      1449      6407         0         0 
dram[8]:         0      6289      7897      7831      8353      1307      3806      5355         0         0      1393         0         0         0      5363         0 
dram[9]:      7783      7594         0      8611      2252      1447         0      1372      1396         0      1416         0         0         0      1442         0 
dram[10]:      6022      7277      1443      8629      9788      8273      4879      6075      1313      3310      1340      1403      3986         0      1338      5827 
dram[11]:      6340      7931      7093      9073      1677      7298         0      2956      1379         0      1343         0      3388         0         0      5871 
average row accesses per activate:
dram[0]:  2.200000  3.000000  1.600000      -nan  1.000000  1.333333  4.000000       inf  5.000000  2.000000      -nan       inf  3.000000  1.500000       inf  3.000000 
dram[1]:  3.333333  2.000000  2.000000      -nan  5.000000  1.000000  1.000000       inf       inf  2.000000       inf       inf  3.000000       inf  2.000000      -nan 
dram[2]:  2.333333  3.000000  3.000000  4.000000  2.000000      -nan  3.000000  1.000000  2.500000       inf       inf  2.000000       inf  1.500000       inf  3.000000 
dram[3]:  2.000000  3.000000      -nan  1.000000  1.750000       inf      -nan      -nan  2.000000  1.666667  1.000000  2.000000  1.000000  3.000000  1.000000  2.000000 
dram[4]:  4.000000  1.666667  1.500000  3.000000  3.000000      -nan  5.000000  3.000000  3.000000      -nan      -nan  1.000000  1.000000  1.500000  1.500000  2.000000 
dram[5]:  1.000000  2.000000  3.000000  2.000000  1.500000  1.500000       inf       inf       inf  1.000000  1.000000       inf       inf       inf       inf      -nan 
dram[6]:  2.000000  2.000000      -nan  2.500000       inf      -nan  1.666667  1.666667      -nan  2.000000  1.000000  1.000000       inf      -nan       inf       inf 
dram[7]:  5.000000  4.000000  4.000000  5.000000  3.000000       inf  1.000000  3.000000       inf       inf      -nan       inf  2.000000  2.000000       inf       inf 
dram[8]:       inf  2.000000  1.333333  1.000000  1.333333  3.000000  1.666667  1.666667       inf       inf  1.000000       inf      -nan       inf  1.500000       inf 
dram[9]:  3.000000  3.000000       inf  4.000000  1.200000  2.000000      -nan  1.250000  2.000000       inf  1.333333       inf       inf       inf  3.000000       inf 
dram[10]:  2.500000  4.000000  4.000000  6.000000  2.000000  2.333333  2.250000  3.000000  2.000000  1.666667  2.000000  1.000000  2.000000       inf  1.000000  2.000000 
dram[11]:  1.000000  3.000000  2.333333  3.000000  3.000000  1.000000      -nan  1.666667  3.000000       inf  1.250000       inf  2.000000       inf       inf  1.500000 
average row locality = 558/241 = 2.315353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         6         8         0         4         8         4         1         5         2         0         1         3         3         1         6 
dram[1]:        10         6         8         0         5         3         1         1         1         2         2         3         3         1         2         0 
dram[2]:         7         9         3         4         2         0         3         1         5         1         1         2         3         3         1         6 
dram[3]:         2         3         0         2         7         3         0         0         2         5         2         6         1         6         1         4 
dram[4]:         4         5         3         3         3         0         5         3         3         0         0         1         1         3         3         4 
dram[5]:         1         6         3         6         3         3         1         4         2         1         3         2         1         1         1         0 
dram[6]:         2         2         0         5         1         0         5         5         0         2         1         5         2         0         1         2 
dram[7]:         5         4         4         5         3         1         1         3         1         1         0         1         2         4         1         1 
dram[8]:         2         4         4         3         4         3         5         5         1         4         3         1         0         2         3         2 
dram[9]:         3         3         1         4         6         2         0         5         2         1         4         4         2         3         3         1 
dram[10]:         5         4         4         6         2         7         9         3         2         5         2         1         4         3         1         4 
dram[11]:         4         3         7         3         6         1         0         5         3         3         5         1         4         1         2         3 
total dram reads = 558
min_bank_accesses = 0!
chip skew: 63/33 = 1.91
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2024      2013      2834    none        4876      3081     12049     47165     17356     21226    none       22507      6147      5746      8011      3025
dram[1]:       2579      1517      2860    none        6919      8924     45196     45641     38942     20810     11719     10757      4474     13460      4066    none  
dram[2]:       1258      1079      2708      3997     10642    none       16643     44413      8927     40860     28732     12915      6148      5426      9920      2887
dram[3]:       4131      2986    none        4002      4864      7235    none      none       20459      8654     12185      5255     14402      3725      5155      2058
dram[4]:       3550      2815      3578      3210      6677    none       11244     17060     13357    none      none       22920     11004      3658      3841      2540
dram[5]:       7195      2255      4649      2980      6535      6455     46713     14211     22399     37769      6551     11661     13727     13453      6514    none  
dram[6]:       6791      6389    none        3492     19873    none        9809     10207    none       19482     19601      6697      7396    none        9233      4676
dram[7]:       2894      2604      3108      3819      8331     19241     40349     14830     41384     39542    none       24641     10058      4886      9921      6379
dram[8]:       7054      2199      2613      3075      6985      7035     10686     11455     38071     11615      9388     23290    none        9709      3251      4744
dram[9]:       5475      4474      5564      4645      4020     11274    none       10344     20624     43390      7924      7473      8008      5694      2202      5563
dram[10]:       3251      4132      1652      3391     15662      4359      5850     16614     21611      9386      8636     20283      4101      5560      3796      2501
dram[11]:       3223      3796      1987      4431      3863     18817    none        9652     13337     15333      5792     19748      4609     15227      2838      2890
maximum mf latency per bank:
dram[0]:        274       266       269       137       268       268       268       258       272       267       145       258       258       267       258       268
dram[1]:        271       267       267       138       267       267       258       258       258       267       259       259       266       257       259       137
dram[2]:        266       267       266       267       258       144       267       257       269       258       258       258       258       267       258       267
dram[3]:        257       268       137       266       267       258       149       150       267       267       267       267       258       267       258       267
dram[4]:        258       267       268       267       267       151       266       266       258       146       148       260       258       267       266       270
dram[5]:        258       267       258       268       266       268       258       258       258       267       267       258       258       258       258       137
dram[6]:        267       267       137       267       258       150       268       267       147       261       258       267       258       137       257       258
dram[7]:        267       267       258       267       267       258       259       269       261       258       145       258       267       269       258       258
dram[8]:        258       267       270       267       267       267       273       267       258       258       267       258       137       258       267       258
dram[9]:        266       267       258       267       268       269       154       269       268       258       267       258       258       258       259       258
dram[10]:        267       266       267       266       270       269       272       267       267       270       266       258       267       258       260       267
dram[11]:        268       267       267       267       267       258       153       269       268       258       267       258       267       258       258       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87626 n_act=38 n_pre=24 n_ref_event=94369279462048 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001436
n_activity=2033 dram_eff=0.06198
bk0: 11a 87585i bk1: 6a 87693i bk2: 8a 87563i bk3: 0a 87746i bk4: 4a 87638i bk5: 8a 87538i bk6: 4a 87695i bk7: 1a 87732i bk8: 5a 87688i bk9: 2a 87700i bk10: 0a 87748i bk11: 1a 87736i bk12: 3a 87738i bk13: 3a 87705i bk14: 1a 87735i bk15: 6a 87698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523810
Row_Buffer_Locality_read = 0.523810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131365
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.015873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001436 
total_CMD = 87751 
util_bw = 126 
Wasted_Col = 583 
Wasted_Row = 312 
Idle = 86730 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87626 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 94369279462048 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 63 
Row_Bus_Util =  0.000707 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.001424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87665 n_act=26 n_pre=12 n_ref_event=94369280321680 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001094
n_activity=1435 dram_eff=0.0669
bk0: 10a 87649i bk1: 6a 87659i bk2: 8a 87632i bk3: 0a 87742i bk4: 5a 87698i bk5: 3a 87667i bk6: 1a 87731i bk7: 1a 87735i bk8: 1a 87737i bk9: 2a 87704i bk10: 2a 87732i bk11: 3a 87733i bk12: 3a 87702i bk13: 1a 87733i bk14: 2a 87736i bk15: 0a 87757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.120968
Bank_Level_Parallism_Col = 1.046875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046875 

BW Util details:
bwutil = 0.001094 
total_CMD = 87751 
util_bw = 96 
Wasted_Col = 410 
Wasted_Row = 147 
Idle = 87098 

BW Util Bottlenecks: 
RCDc_limit = 409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87665 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 94369280321680 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 48 
Row_Bus_Util =  0.000433 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87661 n_act=27 n_pre=12 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=1459 dram_eff=0.06991
bk0: 7a 87656i bk1: 9a 87655i bk2: 3a 87698i bk3: 4a 87700i bk4: 2a 87733i bk5: 0a 87752i bk6: 3a 87706i bk7: 1a 87735i bk8: 5a 87667i bk9: 1a 87732i bk10: 1a 87734i bk11: 2a 87733i bk12: 3a 87735i bk13: 3a 87703i bk14: 1a 87735i bk15: 6a 87671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092188
Bank_Level_Parallism_Col = 1.030043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030043 

BW Util details:
bwutil = 0.001162 
total_CMD = 87751 
util_bw = 102 
Wasted_Col = 427 
Wasted_Row = 149 
Idle = 87073 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87661 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 51 
Row_Bus_Util =  0.000444 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.001026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87664 n_act=28 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001003
n_activity=1560 dram_eff=0.05641
bk0: 2a 87732i bk1: 3a 87699i bk2: 0a 87752i bk3: 2a 87704i bk4: 7a 87635i bk5: 3a 87731i bk6: 0a 87751i bk7: 0a 87754i bk8: 2a 87706i bk9: 5a 87640i bk10: 2a 87698i bk11: 6a 87635i bk12: 1a 87731i bk13: 6a 87692i bk14: 1a 87732i bk15: 4a 87700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477273
Row_Buffer_Locality_read = 0.477273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065903
Bank_Level_Parallism_Col = 1.023656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008602 

BW Util details:
bwutil = 0.001003 
total_CMD = 87751 
util_bw = 88 
Wasted_Col = 440 
Wasted_Row = 205 
Idle = 87018 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87664 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 44 
Row_Bus_Util =  0.000490 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.000991 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000672357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87675 n_act=24 n_pre=11 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009345
n_activity=1189 dram_eff=0.06897
bk0: 4a 87726i bk1: 5a 87668i bk2: 3a 87699i bk3: 3a 87699i bk4: 3a 87701i bk5: 0a 87752i bk6: 5a 87700i bk7: 3a 87702i bk8: 3a 87731i bk9: 0a 87750i bk10: 0a 87753i bk11: 1a 87734i bk12: 1a 87738i bk13: 3a 87704i bk14: 3a 87688i bk15: 4a 87661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536585
Row_Buffer_Locality_read = 0.536585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209524
Bank_Level_Parallism_Col = 1.067358
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067358 

BW Util details:
bwutil = 0.000934 
total_CMD = 87751 
util_bw = 82 
Wasted_Col = 357 
Wasted_Row = 116 
Idle = 87196 

BW Util Bottlenecks: 
RCDc_limit = 372 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87675 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 11 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 35 
issued_total_col = 41 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000649565
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87676 n_act=26 n_pre=11 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008661
n_activity=1483 dram_eff=0.05125
bk0: 1a 87742i bk1: 6a 87643i bk2: 3a 87734i bk3: 6a 87636i bk4: 3a 87699i bk5: 3a 87662i bk6: 1a 87728i bk7: 4a 87728i bk8: 2a 87731i bk9: 1a 87718i bk10: 3a 87668i bk11: 2a 87732i bk12: 1a 87732i bk13: 1a 87735i bk14: 1a 87736i bk15: 0a 87755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073771
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000866 
total_CMD = 87751 
util_bw = 76 
Wasted_Col = 395 
Wasted_Row = 171 
Idle = 87109 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87676 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 38 
Row_Bus_Util =  0.000422 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113959
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87682 n_act=24 n_pre=12 n_ref_event=4568229571824690154 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007521
n_activity=1271 dram_eff=0.05193
bk0: 2a 87700i bk1: 2a 87705i bk2: 0a 87755i bk3: 5a 87700i bk4: 1a 87739i bk5: 0a 87756i bk6: 5a 87669i bk7: 5a 87634i bk8: 0a 87746i bk9: 2a 87730i bk10: 1a 87735i bk11: 5a 87602i bk12: 2a 87724i bk13: 0a 87745i bk14: 1a 87730i bk15: 2a 87733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484848
Row_Buffer_Locality_read = 0.484848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150183
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000752 
total_CMD = 87751 
util_bw = 66 
Wasted_Col = 341 
Wasted_Row = 166 
Idle = 87178 

BW Util Bottlenecks: 
RCDc_limit = 371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87682 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 12 
n_ref = 4568229571824690154 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 33 
Row_Bus_Util =  0.000410 
CoL_Bus_Util = 0.000376 
Either_Row_CoL_Bus_Util = 0.000786 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87685 n_act=22 n_pre=7 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008433
n_activity=1278 dram_eff=0.0579
bk0: 5a 87697i bk1: 4a 87702i bk2: 4a 87734i bk3: 5a 87702i bk4: 3a 87700i bk5: 1a 87732i bk6: 1a 87732i bk7: 3a 87699i bk8: 1a 87728i bk9: 1a 87735i bk10: 0a 87752i bk11: 1a 87736i bk12: 2a 87702i bk13: 4a 87699i bk14: 1a 87734i bk15: 1a 87734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729730
Row_Buffer_Locality_read = 0.729730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061350
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.000843 
total_CMD = 87751 
util_bw = 74 
Wasted_Col = 334 
Wasted_Row = 112 
Idle = 87231 

BW Util Bottlenecks: 
RCDc_limit = 346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87685 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 37 
Row_Bus_Util =  0.000330 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000706545
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87657 n_act=32 n_pre=17 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001048
n_activity=1565 dram_eff=0.05879
bk0: 2a 87738i bk1: 4a 87675i bk2: 4a 87634i bk3: 3a 87669i bk4: 4a 87668i bk5: 3a 87698i bk6: 5a 87656i bk7: 5a 87663i bk8: 1a 87729i bk9: 4a 87729i bk10: 3a 87666i bk11: 1a 87730i bk12: 0a 87749i bk13: 2a 87736i bk14: 3a 87704i bk15: 2a 87736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153432
Bank_Level_Parallism_Col = 1.061386
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061386 

BW Util details:
bwutil = 0.001048 
total_CMD = 87751 
util_bw = 92 
Wasted_Col = 477 
Wasted_Row = 208 
Idle = 86974 

BW Util Bottlenecks: 
RCDc_limit = 498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87657 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 46 
Row_Bus_Util =  0.000558 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.001071 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.010638 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000683753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87662 n_act=30 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001003
n_activity=1514 dram_eff=0.05812
bk0: 3a 87699i bk1: 3a 87706i bk2: 1a 87735i bk3: 4a 87701i bk4: 6a 87599i bk5: 2a 87696i bk6: 0a 87751i bk7: 5a 87633i bk8: 2a 87693i bk9: 1a 87731i bk10: 4a 87635i bk11: 4a 87727i bk12: 2a 87732i bk13: 3a 87732i bk14: 3a 87735i bk15: 1a 87737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590909
Row_Buffer_Locality_read = 0.590909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137733
Bank_Level_Parallism_Col = 1.101099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101099 

BW Util details:
bwutil = 0.001003 
total_CMD = 87751 
util_bw = 88 
Wasted_Col = 427 
Wasted_Row = 216 
Idle = 87020 

BW Util Bottlenecks: 
RCDc_limit = 464 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87662 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 44 
Row_Bus_Util =  0.000513 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.001014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000376064
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87634 n_act=36 n_pre=20 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=1593 dram_eff=0.07784
bk0: 5a 87662i bk1: 4a 87703i bk2: 4a 87698i bk3: 6a 87697i bk4: 2a 87699i bk5: 7a 87635i bk6: 9a 87591i bk7: 3a 87692i bk8: 2a 87701i bk9: 5a 87627i bk10: 2a 87715i bk11: 1a 87732i bk12: 4a 87691i bk13: 3a 87732i bk14: 1a 87729i bk15: 4a 87697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596774
Row_Buffer_Locality_read = 0.596774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356959
Bank_Level_Parallism_Col = 1.190926
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162571 

BW Util details:
bwutil = 0.001413 
total_CMD = 87751 
util_bw = 124 
Wasted_Col = 472 
Wasted_Row = 221 
Idle = 86934 

BW Util Bottlenecks: 
RCDc_limit = 534 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87634 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 62 
Row_Bus_Util =  0.000638 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.001333 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.008547 
queue_avg = 0.000855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000854691
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=87751 n_nop=87649 n_act=33 n_pre=18 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=1731 dram_eff=0.05893
bk0: 4a 87638i bk1: 3a 87703i bk2: 7a 87639i bk3: 3a 87699i bk4: 6a 87704i bk5: 1a 87733i bk6: 0a 87754i bk7: 5a 87634i bk8: 3a 87699i bk9: 3a 87732i bk10: 5a 87637i bk11: 1a 87729i bk12: 4a 87699i bk13: 1a 87730i bk14: 2a 87731i bk15: 3a 87700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142303
Bank_Level_Parallism_Col = 1.069903
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054369 

BW Util details:
bwutil = 0.001162 
total_CMD = 87751 
util_bw = 102 
Wasted_Col = 482 
Wasted_Row = 229 
Idle = 86938 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87751 
n_nop = 87649 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 51 
Row_Bus_Util =  0.000581 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.001162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1806, Miss = 36, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 1440, Miss = 27, Miss_rate = 0.019, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1586, Miss = 32, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1362, Miss = 16, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1427, Miss = 25, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1426, Miss = 26, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1272, Miss = 15, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1325, Miss = 29, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1334, Miss = 22, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1239, Miss = 19, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1245, Miss = 15, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1357, Miss = 23, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1221, Miss = 12, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1390, Miss = 21, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1337, Miss = 17, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1321, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1382, Miss = 22, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1406, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1329, Miss = 21, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1457, Miss = 23, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1345, Miss = 29, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1514, Miss = 33, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1325, Miss = 31, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1304, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33150
L2_total_cache_misses = 558
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33150
icnt_total_pkts_simt_to_mem=32884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09319
	minimum = 5
	maximum = 20
Network latency average = 5.09319
	minimum = 5
	maximum = 20
Slowest packet = 34000
Flit latency average = 5.09319
	minimum = 5
	maximum = 20
Slowest flit = 34000
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0502958
	minimum = 0.0330526 (at node 20)
	maximum = 0.0884694 (at node 5)
Accepted packet rate average = 0.0502958
	minimum = 0.0330526 (at node 20)
	maximum = 0.0884694 (at node 5)
Injected flit rate average = 0.0502958
	minimum = 0.0330526 (at node 20)
	maximum = 0.0884694 (at node 5)
Accepted flit rate average= 0.0502958
	minimum = 0.0330526 (at node 20)
	maximum = 0.0884694 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.61368 (7 samples)
	minimum = 5 (7 samples)
	maximum = 20.5714 (7 samples)
Network latency average = 5.61321 (7 samples)
	minimum = 5 (7 samples)
	maximum = 20.5714 (7 samples)
Flit latency average = 5.61321 (7 samples)
	minimum = 5 (7 samples)
	maximum = 20.5714 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0460359 (7 samples)
	minimum = 0.0317837 (7 samples)
	maximum = 0.0886796 (7 samples)
Accepted packet rate average = 0.0460359 (7 samples)
	minimum = 0.0317837 (7 samples)
	maximum = 0.0894126 (7 samples)
Injected flit rate average = 0.0460359 (7 samples)
	minimum = 0.0317837 (7 samples)
	maximum = 0.0886796 (7 samples)
Accepted flit rate average = 0.0460359 (7 samples)
	minimum = 0.0317837 (7 samples)
	maximum = 0.0894126 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 598602 (inst/sec)
gpgpu_simulation_rate = 3493 (cycle/sec)
gpgpu_silicon_slowdown = 239622x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2406
gpu_sim_insn = 1132352
gpu_ipc =     470.6367
gpu_tot_sim_cycle = 51311
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     185.3947
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.0173% 
gpu_tot_occupancy = 36.8070% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8362
partiton_level_parallism_total  =       0.7739
partiton_level_parallism_util =       3.8994
partiton_level_parallism_util_total  =       2.2475
L2_BW  =      75.9659 GB/Sec
L2_BW_total  =      20.8662 GB/Sec
gpu_total_sim_rate=594549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 203982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
582, 382, 383, 595, 382, 385, 385, 372, 383, 408, 608, 621, 382, 546, 373, 417, 684, 389, 393, 405, 636, 569, 417, 645, 397, 410, 406, 397, 579, 420, 405, 402, 483, 610, 389, 449, 389, 380, 402, 379, 394, 392, 368, 421, 375, 385, 388, 455, 389, 390, 571, 499, 380, 394, 638, 367, 388, 374, 483, 378, 377, 400, 504, 586, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:272015	W0_Idle:530426	W0_Scoreboard:895313	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:69503	WS1:71037	WS2:69901	WS3:69585	
dual_issue_nums: WS0:12744	WS1:12751	WS2:12682	WS3:12511	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 530 
max_icnt2mem_latency = 401 
maxmrqlatency = 22 
max_icnt2sh_latency = 19 
averagemflatency = 148 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:509 	3 	7 	26 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37819 	1774 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27216 	7747 	1420 	952 	952 	932 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38845 	764 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         1         0         1         2         2         0         3         1         0         0         0         2         0         2 
dram[1]:         4         4         4         0         2         1         0         0         0         1         0         0         1         0         0         0 
dram[2]:         4         4         2         1         0         0         2         0         2         0         0         0         0         2         0         2 
dram[3]:         0         1         0         1         2         0         0         0         1         2         1         2         0         2         0         3 
dram[4]:         0         2         1         1         1         0         4         1         0         0         0         0         0         2         1         2 
dram[5]:         0         2         0         1         2         1         0         0         0         0         1         0         0         0         0         0 
dram[6]:         1         1         0         3         0         0         2         2         0         0         0         1         0         0         0         0 
dram[7]:         3         2         0         2         2         0         0         1         0         0         0         0         1         1         0         0 
dram[8]:         0         2         1         1         2         1         3         2         0         0         1         0         0         0         2         0 
dram[9]:         2         2         0         2         2         1         0         2         1         0         1         0         0         0         0         0 
dram[10]:         2         2         2         4         1         4         3         2         1         2         0         0         2         0         0         2 
dram[11]:         1         2         4         2         2         0         0         2         1         0         2         0         2         0         0         2 
maximum service time to same row:
dram[0]:      6478      6200      7669         0      4315      5582      1380         0      1357      1293         0         0      1366      3963         0      4750 
dram[1]:      6721      6478      6690         0      9683      8797      1464         0         0      1321         0         0      1340         0      1522         0 
dram[2]:      6691      5987      8630      8444      9247         0      1311      4994      1355         0         0      1330         0      3617         0      5160 
dram[3]:      7369      8038         0      6922      7818         0         0         0      1301      1354      2616      2292      8748      3329      1381      5362 
dram[4]:      7316      6734      1931      9075      1401         0      1359      1349      1298         0         0      1382      1379      3613      5482      4717 
dram[5]:      7585      5989      1963      7644      8229      8448         0         0         0      1398      1398         0         0         0         0         0 
dram[6]:      7590      7788         0      7002         0         0      1340      1948         0      1386      1380      1795         0         0         0         0 
dram[7]:      7589      7781      2026      8578      9309         0      4401      1406         0         0         0         0      1449      6407         0         0 
dram[8]:         0      6289      7897      7831      8353      1307      3806      5355         0         0      1393         0         0         0      5363         0 
dram[9]:      7783      7594         0      8611      2252      1447         0      1372      1396         0      1416         0         0         0      1442         0 
dram[10]:      6022      7277      1443      8629      9788      8273      4879      6075      1313      3310      1340      1403      3986         0      1338      5827 
dram[11]:      6340      7931      7093      9073      1677      7298         0      2956      1379         0      1343         0      3388         0         0      5871 
average row accesses per activate:
dram[0]:  2.200000  3.000000  1.600000      -nan  1.000000  1.333333  4.000000       inf  5.000000  2.000000      -nan       inf  3.000000  1.500000       inf  3.000000 
dram[1]:  3.333333  2.000000  2.000000      -nan  5.000000  1.000000  1.000000       inf       inf  2.000000       inf       inf  3.000000       inf  2.000000      -nan 
dram[2]:  2.333333  3.000000  3.000000  4.000000  2.000000      -nan  3.000000  1.000000  2.500000       inf       inf  2.000000       inf  1.500000       inf  3.000000 
dram[3]:  2.000000  3.000000      -nan  1.000000  1.750000       inf      -nan      -nan  2.000000  1.666667  1.000000  2.000000  1.000000  3.000000  1.000000  2.000000 
dram[4]:  4.000000  1.666667  1.500000  3.000000  3.000000      -nan  5.000000  3.000000  3.000000      -nan      -nan  1.000000  1.000000  1.500000  1.500000  2.000000 
dram[5]:  1.000000  2.000000  3.000000  2.000000  1.500000  1.500000       inf       inf       inf  1.000000  1.000000       inf       inf       inf       inf      -nan 
dram[6]:  2.000000  2.000000      -nan  2.500000       inf      -nan  1.666667  1.666667      -nan  2.000000  1.000000  1.000000       inf      -nan       inf       inf 
dram[7]:  5.000000  4.000000  4.000000  5.000000  3.000000       inf  1.000000  3.000000       inf       inf      -nan       inf  2.000000  2.000000       inf       inf 
dram[8]:       inf  2.000000  1.333333  1.000000  1.333333  3.000000  1.666667  1.666667       inf       inf  1.000000       inf      -nan       inf  1.500000       inf 
dram[9]:  3.000000  3.000000       inf  4.000000  1.200000  2.000000      -nan  1.250000  2.000000       inf  1.333333       inf       inf       inf  3.000000       inf 
dram[10]:  2.500000  4.000000  4.000000  6.000000  2.000000  2.333333  2.250000  3.000000  2.000000  1.666667  2.000000  1.000000  2.000000       inf  1.000000  2.000000 
dram[11]:  1.000000  3.000000  2.333333  3.000000  3.000000  1.000000      -nan  1.666667  3.000000       inf  1.250000       inf  2.000000       inf       inf  1.500000 
average row locality = 558/241 = 2.315353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         6         8         0         4         8         4         1         5         2         0         1         3         3         1         6 
dram[1]:        10         6         8         0         5         3         1         1         1         2         2         3         3         1         2         0 
dram[2]:         7         9         3         4         2         0         3         1         5         1         1         2         3         3         1         6 
dram[3]:         2         3         0         2         7         3         0         0         2         5         2         6         1         6         1         4 
dram[4]:         4         5         3         3         3         0         5         3         3         0         0         1         1         3         3         4 
dram[5]:         1         6         3         6         3         3         1         4         2         1         3         2         1         1         1         0 
dram[6]:         2         2         0         5         1         0         5         5         0         2         1         5         2         0         1         2 
dram[7]:         5         4         4         5         3         1         1         3         1         1         0         1         2         4         1         1 
dram[8]:         2         4         4         3         4         3         5         5         1         4         3         1         0         2         3         2 
dram[9]:         3         3         1         4         6         2         0         5         2         1         4         4         2         3         3         1 
dram[10]:         5         4         4         6         2         7         9         3         2         5         2         1         4         3         1         4 
dram[11]:         4         3         7         3         6         1         0         5         3         3         5         1         4         1         2         3 
total dram reads = 558
min_bank_accesses = 0!
chip skew: 63/33 = 1.91
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2024      2013      2834    none        5241      3265     13997     53920     77971     31934    none       35796      7466      6990      8011      3025
dram[1]:       2579      1517      2860    none        7466      9508     52537     54305     56477     30183     18663     15600      6205     19019      4066    none  
dram[2]:       1258      1079      2708      3997     11192    none       19160     51404     12807     59457     41726     19654      7796      7050      9920      2887
dram[3]:       4131      2986    none        4002      5073      7947    none      none       30076     12912     18331      7482     18081      4465      5155      2058
dram[4]:       3550      2815      3578      3210      7417    none       12682     19439     20105    none      none       34770     14524      5160      3841      2540
dram[5]:       7195      2255      4649      2980      7388      7485     54078     16298     33409     59530      9649     17662     18628     17190      6514    none  
dram[6]:       6791      6389    none        3492     22963    none       11313     11787    none       28988     31597      9017      9437    none        9233      4676
dram[7]:       2894      2604      3108      3819      9082     21996     46908     17247     58791     58084    none       37740     11882      6047      9921      6379
dram[8]:       7054      2199      2613      3075      7307      7976     11837     12954     58680     16970     13314     32304    none       11927      3251      4744
dram[9]:       5475      4474      5564      4645      4255     12513    none       11641     31366     66350     11083     10757     10015      7247      2202      5563
dram[10]:       3251      4132      1652      3391     17184      4748      6575     18797     32616     13714     13576     31987      5238      6920      3796      2501
dram[11]:       3223      3796      1987      4431      4329     21841    none       11098     19926     22350      7679     30591      5789     19027      2838      2890
maximum mf latency per bank:
dram[0]:        274       266       269       137       268       273       338       356       530       512       482       419       317       317       258       268
dram[1]:        271       267       267       138       278       381       373       419       511       517       482       501       303       317       259       137
dram[2]:        266       267       266       267       258       257       307       317       505       505       491       441       317       317       258       267
dram[3]:        257       268       137       266       267       269       315       327       500       501       460       462       317       317       258       267
dram[4]:        258       267       268       267       426       321       382       320       516       519       501       416       284       291       266       270
dram[5]:        258       267       258       268       426       381       356       419       519       529       408       502       284       291       258       137
dram[6]:        267       267       137       267       357       281       344       356       499       504       411       403       258       284       257       258
dram[7]:        267       267       258       267       350       336       356       347       489       504       411       431       267       269       258       258
dram[8]:        258       267       270       267       267       267       391       359       529       519       467       387       251       293       267       258
dram[9]:        266       267       258       267       268       411       381       395       530       529       485       482       297       300       259       258
dram[10]:        267       266       267       266       371       312       336       308       505       505       385       414       304       324       260       267
dram[11]:        268       267       267       267       337       258       347       374       505       505       338       423       340       293       258       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91942 n_act=38 n_pre=24 n_ref_event=94369279462048 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001369
n_activity=2033 dram_eff=0.06198
bk0: 11a 91901i bk1: 6a 92009i bk2: 8a 91879i bk3: 0a 92062i bk4: 4a 91954i bk5: 8a 91854i bk6: 4a 92011i bk7: 1a 92048i bk8: 5a 92004i bk9: 2a 92016i bk10: 0a 92064i bk11: 1a 92052i bk12: 3a 92054i bk13: 3a 92021i bk14: 1a 92051i bk15: 6a 92014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523810
Row_Buffer_Locality_read = 0.523810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131365
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.015873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001369 
total_CMD = 92067 
util_bw = 126 
Wasted_Col = 583 
Wasted_Row = 312 
Idle = 91046 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91942 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 94369279462048 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 63 
Row_Bus_Util =  0.000673 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.001358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00291092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91981 n_act=26 n_pre=12 n_ref_event=94369280321680 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001043
n_activity=1435 dram_eff=0.0669
bk0: 10a 91965i bk1: 6a 91975i bk2: 8a 91948i bk3: 0a 92058i bk4: 5a 92014i bk5: 3a 91983i bk6: 1a 92047i bk7: 1a 92051i bk8: 1a 92053i bk9: 2a 92020i bk10: 2a 92048i bk11: 3a 92049i bk12: 3a 92018i bk13: 1a 92049i bk14: 2a 92052i bk15: 0a 92073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.120968
Bank_Level_Parallism_Col = 1.046875
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046875 

BW Util details:
bwutil = 0.001043 
total_CMD = 92067 
util_bw = 96 
Wasted_Col = 410 
Wasted_Row = 147 
Idle = 91414 

BW Util Bottlenecks: 
RCDc_limit = 409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91981 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 94369280321680 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 48 
Row_Bus_Util =  0.000413 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00191165
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91977 n_act=27 n_pre=12 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001108
n_activity=1459 dram_eff=0.06991
bk0: 7a 91972i bk1: 9a 91971i bk2: 3a 92014i bk3: 4a 92016i bk4: 2a 92049i bk5: 0a 92068i bk6: 3a 92022i bk7: 1a 92051i bk8: 5a 91983i bk9: 1a 92048i bk10: 1a 92050i bk11: 2a 92049i bk12: 3a 92051i bk13: 3a 92019i bk14: 1a 92051i bk15: 6a 91987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092188
Bank_Level_Parallism_Col = 1.030043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030043 

BW Util details:
bwutil = 0.001108 
total_CMD = 92067 
util_bw = 102 
Wasted_Col = 427 
Wasted_Row = 149 
Idle = 91389 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91977 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 51 
Row_Bus_Util =  0.000424 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91980 n_act=28 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009558
n_activity=1560 dram_eff=0.05641
bk0: 2a 92048i bk1: 3a 92015i bk2: 0a 92068i bk3: 2a 92020i bk4: 7a 91951i bk5: 3a 92047i bk6: 0a 92067i bk7: 0a 92070i bk8: 2a 92022i bk9: 5a 91956i bk10: 2a 92014i bk11: 6a 91951i bk12: 1a 92047i bk13: 6a 92008i bk14: 1a 92048i bk15: 4a 92016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477273
Row_Buffer_Locality_read = 0.477273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065903
Bank_Level_Parallism_Col = 1.023656
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008602 

BW Util details:
bwutil = 0.000956 
total_CMD = 92067 
util_bw = 88 
Wasted_Col = 440 
Wasted_Row = 205 
Idle = 91334 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91980 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 44 
Row_Bus_Util =  0.000467 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000640838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91991 n_act=24 n_pre=11 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008907
n_activity=1189 dram_eff=0.06897
bk0: 4a 92042i bk1: 5a 91984i bk2: 3a 92015i bk3: 3a 92015i bk4: 3a 92017i bk5: 0a 92068i bk6: 5a 92016i bk7: 3a 92018i bk8: 3a 92047i bk9: 0a 92066i bk10: 0a 92069i bk11: 1a 92050i bk12: 1a 92054i bk13: 3a 92020i bk14: 3a 92004i bk15: 4a 91977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536585
Row_Buffer_Locality_read = 0.536585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209524
Bank_Level_Parallism_Col = 1.067358
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067358 

BW Util details:
bwutil = 0.000891 
total_CMD = 92067 
util_bw = 82 
Wasted_Col = 357 
Wasted_Row = 116 
Idle = 91512 

BW Util Bottlenecks: 
RCDc_limit = 372 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91991 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 11 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 35 
issued_total_col = 41 
Row_Bus_Util =  0.000380 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000619114
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91992 n_act=26 n_pre=11 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008255
n_activity=1483 dram_eff=0.05125
bk0: 1a 92058i bk1: 6a 91959i bk2: 3a 92050i bk3: 6a 91952i bk4: 3a 92015i bk5: 3a 91978i bk6: 1a 92044i bk7: 4a 92044i bk8: 2a 92047i bk9: 1a 92034i bk10: 3a 91984i bk11: 2a 92048i bk12: 1a 92048i bk13: 1a 92051i bk14: 1a 92052i bk15: 0a 92071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073771
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000825 
total_CMD = 92067 
util_bw = 76 
Wasted_Col = 395 
Wasted_Row = 171 
Idle = 91425 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91992 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 38 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000815 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000108617
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91998 n_act=24 n_pre=12 n_ref_event=4568229571824690154 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007169
n_activity=1271 dram_eff=0.05193
bk0: 2a 92016i bk1: 2a 92021i bk2: 0a 92071i bk3: 5a 92016i bk4: 1a 92055i bk5: 0a 92072i bk6: 5a 91985i bk7: 5a 91950i bk8: 0a 92062i bk9: 2a 92046i bk10: 1a 92051i bk11: 5a 91918i bk12: 2a 92040i bk13: 0a 92061i bk14: 1a 92046i bk15: 2a 92049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484848
Row_Buffer_Locality_read = 0.484848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150183
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000717 
total_CMD = 92067 
util_bw = 66 
Wasted_Col = 341 
Wasted_Row = 166 
Idle = 91494 

BW Util Bottlenecks: 
RCDc_limit = 371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91998 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 12 
n_ref = 4568229571824690154 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 33 
Row_Bus_Util =  0.000391 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000749 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=92001 n_act=22 n_pre=7 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008038
n_activity=1278 dram_eff=0.0579
bk0: 5a 92013i bk1: 4a 92018i bk2: 4a 92050i bk3: 5a 92018i bk4: 3a 92016i bk5: 1a 92048i bk6: 1a 92048i bk7: 3a 92015i bk8: 1a 92044i bk9: 1a 92051i bk10: 0a 92068i bk11: 1a 92052i bk12: 2a 92018i bk13: 4a 92015i bk14: 1a 92050i bk15: 1a 92050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729730
Row_Buffer_Locality_read = 0.729730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061350
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.000804 
total_CMD = 92067 
util_bw = 74 
Wasted_Col = 334 
Wasted_Row = 112 
Idle = 91547 

BW Util Bottlenecks: 
RCDc_limit = 346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 92001 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 37 
Row_Bus_Util =  0.000315 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000673423
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91973 n_act=32 n_pre=17 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009993
n_activity=1565 dram_eff=0.05879
bk0: 2a 92054i bk1: 4a 91991i bk2: 4a 91950i bk3: 3a 91985i bk4: 4a 91984i bk5: 3a 92014i bk6: 5a 91972i bk7: 5a 91979i bk8: 1a 92045i bk9: 4a 92045i bk10: 3a 91982i bk11: 1a 92046i bk12: 0a 92065i bk13: 2a 92052i bk14: 3a 92020i bk15: 2a 92052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153432
Bank_Level_Parallism_Col = 1.061386
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061386 

BW Util details:
bwutil = 0.000999 
total_CMD = 92067 
util_bw = 92 
Wasted_Col = 477 
Wasted_Row = 208 
Idle = 91290 

BW Util Bottlenecks: 
RCDc_limit = 498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91973 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 46 
Row_Bus_Util =  0.000532 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.001021 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.010638 
queue_avg = 0.000652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000651699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91978 n_act=30 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009558
n_activity=1514 dram_eff=0.05812
bk0: 3a 92015i bk1: 3a 92022i bk2: 1a 92051i bk3: 4a 92017i bk4: 6a 91915i bk5: 2a 92012i bk6: 0a 92067i bk7: 5a 91949i bk8: 2a 92009i bk9: 1a 92047i bk10: 4a 91951i bk11: 4a 92043i bk12: 2a 92048i bk13: 3a 92048i bk14: 3a 92051i bk15: 1a 92053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590909
Row_Buffer_Locality_read = 0.590909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137733
Bank_Level_Parallism_Col = 1.101099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101099 

BW Util details:
bwutil = 0.000956 
total_CMD = 92067 
util_bw = 88 
Wasted_Col = 427 
Wasted_Row = 216 
Idle = 91336 

BW Util Bottlenecks: 
RCDc_limit = 464 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91978 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 44 
Row_Bus_Util =  0.000489 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000358435
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91950 n_act=36 n_pre=20 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=1593 dram_eff=0.07784
bk0: 5a 91978i bk1: 4a 92019i bk2: 4a 92014i bk3: 6a 92013i bk4: 2a 92015i bk5: 7a 91951i bk6: 9a 91907i bk7: 3a 92008i bk8: 2a 92017i bk9: 5a 91943i bk10: 2a 92031i bk11: 1a 92048i bk12: 4a 92007i bk13: 3a 92048i bk14: 1a 92045i bk15: 4a 92013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596774
Row_Buffer_Locality_read = 0.596774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356959
Bank_Level_Parallism_Col = 1.190926
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162571 

BW Util details:
bwutil = 0.001347 
total_CMD = 92067 
util_bw = 124 
Wasted_Col = 472 
Wasted_Row = 221 
Idle = 91250 

BW Util Bottlenecks: 
RCDc_limit = 534 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91950 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 62 
Row_Bus_Util =  0.000608 
CoL_Bus_Util = 0.000673 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.008547 
queue_avg = 0.000815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000814624
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=92067 n_nop=91965 n_act=33 n_pre=18 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001108
n_activity=1731 dram_eff=0.05893
bk0: 4a 91954i bk1: 3a 92019i bk2: 7a 91955i bk3: 3a 92015i bk4: 6a 92020i bk5: 1a 92049i bk6: 0a 92070i bk7: 5a 91950i bk8: 3a 92015i bk9: 3a 92048i bk10: 5a 91953i bk11: 1a 92045i bk12: 4a 92015i bk13: 1a 92046i bk14: 2a 92047i bk15: 3a 92016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142303
Bank_Level_Parallism_Col = 1.069903
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054369 

BW Util details:
bwutil = 0.001108 
total_CMD = 92067 
util_bw = 102 
Wasted_Col = 482 
Wasted_Row = 229 
Idle = 91254 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 92067 
n_nop = 91965 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 51 
Row_Bus_Util =  0.000554 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.001108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3224, Miss = 36, Miss_rate = 0.011, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 1677, Miss = 27, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1824, Miss = 32, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1601, Miss = 16, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1672, Miss = 25, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1675, Miss = 26, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1499, Miss = 15, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1564, Miss = 29, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1554, Miss = 22, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1472, Miss = 19, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1479, Miss = 15, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1592, Miss = 23, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1462, Miss = 12, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1635, Miss = 21, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1560, Miss = 17, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1556, Miss = 20, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1602, Miss = 22, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1639, Miss = 24, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1563, Miss = 21, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1692, Miss = 23, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1586, Miss = 29, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1759, Miss = 33, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1548, Miss = 31, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1539, Miss = 20, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39974
L2_total_cache_misses = 558
L2_total_cache_miss_rate = 0.0140
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39974
icnt_total_pkts_simt_to_mem=39708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.2567
	minimum = 5
	maximum = 399
Network latency average = 35.6887
	minimum = 5
	maximum = 329
Slowest packet = 69513
Flit latency average = 35.6887
	minimum = 5
	maximum = 329
Slowest flit = 69696
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.149276
	minimum = 0.0914381 (at node 22)
	maximum = 0.58936 (at node 14)
Accepted packet rate average = 0.149276
	minimum = 0.0914381 (at node 22)
	maximum = 0.58936 (at node 14)
Injected flit rate average = 0.149276
	minimum = 0.0914381 (at node 22)
	maximum = 0.58936 (at node 14)
Accepted flit rate average= 0.149276
	minimum = 0.0914381 (at node 22)
	maximum = 0.58936 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.69407 (8 samples)
	minimum = 5 (8 samples)
	maximum = 67.875 (8 samples)
Network latency average = 9.37264 (8 samples)
	minimum = 5 (8 samples)
	maximum = 59.125 (8 samples)
Flit latency average = 9.37264 (8 samples)
	minimum = 5 (8 samples)
	maximum = 59.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0589409 (8 samples)
	minimum = 0.0392405 (8 samples)
	maximum = 0.151265 (8 samples)
Accepted packet rate average = 0.0589409 (8 samples)
	minimum = 0.0392405 (8 samples)
	maximum = 0.151906 (8 samples)
Injected flit rate average = 0.0589409 (8 samples)
	minimum = 0.0392405 (8 samples)
	maximum = 0.151265 (8 samples)
Accepted flit rate average = 0.0589409 (8 samples)
	minimum = 0.0392405 (8 samples)
	maximum = 0.151906 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 594549 (inst/sec)
gpgpu_simulation_rate = 3206 (cycle/sec)
gpgpu_silicon_slowdown = 261072x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 26222
gpu_sim_insn = 1510919
gpu_ipc =      57.6203
gpu_tot_sim_cycle = 77533
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     142.1808
gpu_tot_issued_cta = 1152
gpu_occupancy = 36.0443% 
gpu_tot_occupancy = 36.5125% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1980
partiton_level_parallism_total  =       1.5937
partiton_level_parallism_util =       4.1241
partiton_level_parallism_util_total  =       3.2516
L2_BW  =      85.6563 GB/Sec
L2_BW_total  =      42.7785 GB/Sec
gpu_total_sim_rate=459321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0100
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 111744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 332942
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
710, 680, 748, 834, 621, 602, 657, 545, 634, 862, 847, 816, 577, 883, 419, 914, 933, 740, 833, 665, 682, 1055, 641, 873, 745, 715, 557, 548, 741, 764, 675, 607, 892, 1017, 433, 922, 434, 426, 751, 810, 642, 651, 908, 584, 725, 608, 434, 730, 561, 683, 874, 801, 619, 633, 971, 617, 434, 419, 891, 633, 849, 660, 1078, 736, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 23346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:324537	W0_Idle:641952	W0_Scoreboard:1785220	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:117755	WS1:121462	WS2:119259	WS3:119650	
dual_issue_nums: WS0:18646	WS1:18785	WS2:18562	WS3:18616	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 530 
max_icnt2mem_latency = 401 
maxmrqlatency = 57 
max_icnt2sh_latency = 56 
averagemflatency = 145 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:3103 	59 	76 	158 	205 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120070 	3382 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	78087 	35356 	5059 	2428 	1216 	932 	489 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112681 	10357 	430 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	149 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         5         5         7         5         6         7         4         4         3         2         7        11         1         2 
dram[1]:         8         4         8         5         8         4         6         6         7         3         8         5         4         8         2         3 
dram[2]:         5         7         6         8         9        10         4         9         4         2         5         4         4         4         6         3 
dram[3]:         4         7         6        11         5         8        11         6         5         4         2         5         7         4         5         4 
dram[4]:         6         6        15         6         4         6         8         7         3         8         4         4         4         9         2         2 
dram[5]:         7         6         6        10         7        12         8        10         6         4         9         5         4         3         2         3 
dram[6]:         4         6        10         8         9         9         9         5         3         6         5         6         2         4         4         4 
dram[7]:        13         9         9         9        12         6         9         7         4         7         7        13         2         9         2         3 
dram[8]:         9         5         5         5         8         8         5         6         5         6         4         6         2         4         3         3 
dram[9]:         6         3         7         8         9        10         8        11         4         4         3         4         2         3         4         2 
dram[10]:         5         8         5         4         6         9         3         8         5         5         2         7         5         7         3         4 
dram[11]:         6         6         4         6         8         7        10         6         6         8         5         3         3         2         4         2 
maximum service time to same row:
dram[0]:      8813      8713      7669      6362     14876      7742      3986      1254      2043      3411      4341      5245      4337      7191      5366      4750 
dram[1]:      7187      8898      6690      6141      9683      8797      9720      7290      5576      1886      2814      3133      5262      7278      8055      4734 
dram[2]:      8755      6329     10349      8444      9820      7922      2965      4994      3857      5857      6433      6461      5069      8950      8027      5160 
dram[3]:      7369      8809     10330      9081      7818     14636      2224      2491      5575      4992      2964      3285      8748      5734      4251      5362 
dram[4]:      7316      8783      7791      9075      1401     11923      1359      3048      1625      7976      3403      6484      7102      7053      6444      5440 
dram[5]:      7585      5989      6025     10866      9865      8448      1309      4750      3275      5167      6117      2276      7178      5129      4098      7138 
dram[6]:      7590      8803      6039      7002      3354      7667      4503      2731      3661      2172      4455      4627      3777      7293      4663      5820 
dram[7]:      8810      7781      6279      8578      9309      7711      4401      1983      2385      3554      6168      6098      3459      6407      5285      7992 
dram[8]:      8804      8898      7897      7831      8353     14811      7222      5355      2300      5076      3606      3109      7220      5082      5363      8107 
dram[9]:      7783      9074      6304      8611     14751     13397      7080      2069      2968      4024      3478      4067      3113      7244      7947      5670 
dram[10]:      9208      8819      6329      8629     15461      8273      4879      9713      5120      3310      4195      6115      7393      3000      5263      7114 
dram[11]:      8814      7931      9245      9073     15169     14752      7131      2956      3962      4578      3654      3249      3889      5883      8053      5871 
average row accesses per activate:
dram[0]:  4.500000  2.857143  2.333333  6.333333  2.333333  2.200000  3.400000 11.000000  3.400000  2.571429  2.750000  4.000000  4.000000  5.000000  2.600000  5.000000 
dram[1]:  2.583333  2.833333  3.700000  4.666667  4.000000  1.714286  2.000000  5.000000  8.000000  1.857143  2.571429  6.000000  2.285714  4.000000  3.000000  2.666667 
dram[2]:  3.333333  4.000000  5.750000  5.000000  2.571429  7.000000  2.500000  3.500000  2.428571  2.333333  3.250000  4.666667  4.250000  1.666667  2.833333  2.428571 
dram[3]:  2.444444  5.250000 10.500000  3.375000  2.333333  8.500000  4.200000  2.666667  3.200000  1.900000  1.857143  2.428571  4.666667  2.428571  2.777778  1.750000 
dram[4]:  4.000000  4.833333  6.000000  4.600000  4.333333  2.600000  4.600000  3.166667  2.222222  3.000000  2.285714  4.666667  5.500000  2.714286  2.200000  2.600000 
dram[5]:  4.000000  2.181818  3.400000  4.833333  3.500000  3.250000  8.500000  3.333333  3.400000  2.714286  4.000000  2.666667  4.000000  2.000000  5.000000  4.250000 
dram[6]:  2.000000  6.000000  6.333333  2.900000  3.500000  3.125000  2.222222  2.181818  2.400000  2.500000  2.750000  1.750000  2.400000  6.000000  3.666667  2.571429 
dram[7]:  6.250000  3.250000  6.600000  5.000000  5.200000  4.166667  3.142857  3.666667  2.800000  3.000000  4.000000  5.000000  2.000000  2.625000  3.500000  3.666667 
dram[8]:  8.500000  3.600000  2.636364  1.750000  2.692308  5.000000  3.000000  2.000000  2.857143  4.000000  2.181818  2.500000  4.333333  3.666667  2.857143  2.800000 
dram[9]:  2.555556  3.500000  7.000000  5.800000  2.888889  4.833333  4.333333  2.166667  2.000000  3.250000  2.000000  3.000000  3.166667  7.333333  3.000000  2.166667 
dram[10]:  3.400000  6.750000  3.800000  4.200000  4.000000  3.428571  1.700000  4.000000  2.200000  2.400000  3.600000  2.500000  3.750000  2.857143  3.333333  2.166667 
dram[11]:  3.000000  3.666667  2.857143  4.200000  3.800000  4.750000  5.000000  4.200000  3.333333  2.222222  2.300000  2.333333  2.666667  3.000000  3.200000  2.285714 
average row locality = 3617/1132 = 3.195230
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        20        21        19        14        22        17        11        17        18        11        16        16        20        13        10 
dram[1]:        31        17        37        14        20        12        14        10        16        13        18        18        16        16        12        16 
dram[2]:        20        28        23        25        18        21        20        21        17         7        13        14        17        10        17        17 
dram[3]:        22        21        21        27        21        17        21        16        16        19        13        17        14        17        25        14 
dram[4]:        20        29        24        23        13        13        23        19        20        21        16        14        11        19        11        13 
dram[5]:        20        24        17        29        21        26        17        20        17        19        20        24         8         6        15        17 
dram[6]:        22        24        19        29        28        25        20        24        12        15        22        21        12        12        22        18 
dram[7]:        25        26        33        30        26        25        22        11        14        18        12        20        16        21        14        11 
dram[8]:        17        18        29        21        35        20        21        18        20        16        24        20        13        22        20        14 
dram[9]:        23        14        28        29        26        29        13        26        18        13        16        12        19        22        12        13 
dram[10]:        17        27        19        21        12        24        17        20        11        24        18        15        15        20        20        13 
dram[11]:        21        22        20        21        19        19        15        21        20        20        23        14        16        12        16        16 
total dram reads = 3617
bank skew: 37/6 = 6.17
chip skew: 328/280 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2607      3111      3119      3420      4790      3870      6631     10333     26812      7781      9392      7312      5471      4919      3749      4936
dram[1]:       2922      3056      2864      4219      5033      5877      8010     11153      8211      9657      6380      7054      5297      5661      4047      3171
dram[2]:       2781      2622      3024      2924      4728      4584      5686      5638      7501     16612      8607      7781      5763      8118      3400      3863
dram[3]:       2880      2586      3135      2267      4283      4599      5914      6717      8824      7188      7856      7100      5686      5309      2328      2732
dram[4]:       3556      2836      3067      3024      6047      5667      5607      6111      6854      6408      6654      7950      7079      4699      5154      3965
dram[5]:       3125      2868      3941      3080      3942      3709      6835      6543      7932      6723      5200      4714      8861     11583      4026      3587
dram[6]:       3221      3485      3756      2654      3456      3737      5937      5089     10065      8233      4979      5771      6655      7215      3349      3182
dram[7]:       2540      2804      2746      2917      4117      3239      4983      9652      8646      7158      8996      6235      6031      4813      3689      4091
dram[8]:       4546      3203      2678      3411      2731      4318      5396      6503      6768      8352      4828      5046      6994      4336      2831      3526
dram[9]:       3450      4895      2860      2905      3626      3135      8128      4966      7188     10074      7287      8945      4922      4820      3695      3501
dram[10]:       3683      3068      3088      3574      7084      3952      6502      5878     11635      5818      6977      6755      5994      4615      3074      4667
dram[11]:       3432      3174      3117      3877      4375      3948      7453      5420      6579      6948      4980      7087      5340      7240      3785      3603
maximum mf latency per bank:
dram[0]:        279       275       274       285       268       273       338       356       530       512       482       419       317       317       272       268
dram[1]:        289       273       282       269       278       381       373       419       511       517       482       501       303       317       278       283
dram[2]:        269       272       282       281       281       285       307       317       505       505       491       441       317       317       286       272
dram[3]:        275       290       272       288       285       269       315       327       500       501       460       462       317       317       328       268
dram[4]:        279       281       268       272       426       321       382       320       516       519       501       416       284       297       268       270
dram[5]:        296       277       278       283       426       381       356       419       519       529       408       502       284       291       305       292
dram[6]:        287       280       277       274       357       287       344       356       499       504       411       403       278       284       324       281
dram[7]:        283       281       276       270       350       336       356       347       489       504       411       431       280       275       280       274
dram[8]:        279       271       282       288       271       267       391       359       529       519       467       387       289       308       331       273
dram[9]:        280       273       274       281       272       411       381       395       530       529       485       482       297       300       306       317
dram[10]:        269       276       283       279       371       312       336       308       505       505       385       414       304       324       310       267
dram[11]:        274       288       289       269       337       277       347       374       505       505       338       423       340       293       310       305
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138671 n_act=93 n_pre=77 n_ref_event=94369279462048 n_req=281 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00404
n_activity=5280 dram_eff=0.1064
bk0: 36a 138793i bk1: 20a 138876i bk2: 21a 138774i bk3: 19a 138964i bk4: 14a 138930i bk5: 22a 138763i bk6: 17a 138920i bk7: 11a 139062i bk8: 17a 138856i bk9: 18a 138862i bk10: 11a 138979i bk11: 16a 138942i bk12: 16a 139000i bk13: 20a 139004i bk14: 13a 138943i bk15: 10a 139066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701068
Row_Buffer_Locality_read = 0.701068
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384647
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.091549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004040 
total_CMD = 139121 
util_bw = 562 
Wasted_Col = 1270 
Wasted_Row = 779 
Idle = 136510 

BW Util Bottlenecks: 
RCDc_limit = 1314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138671 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 94369279462048 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 281 
Row_Bus_Util =  0.001222 
CoL_Bus_Util = 0.002020 
Either_Row_CoL_Bus_Util = 0.003235 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002222 
queue_avg = 0.007015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00701548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138659 n_act=101 n_pre=85 n_ref_event=94369280321680 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004025
n_activity=5513 dram_eff=0.1016
bk0: 31a 138683i bk1: 17a 138898i bk2: 37a 138761i bk3: 14a 138998i bk4: 20a 138926i bk5: 12a 138892i bk6: 14a 138865i bk7: 10a 139016i bk8: 16a 139022i bk9: 13a 138851i bk10: 18a 138854i bk11: 18a 138985i bk12: 16a 138839i bk13: 16a 138914i bk14: 12a 138981i bk15: 16a 138931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671429
Row_Buffer_Locality_read = 0.671429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439441
Bank_Level_Parallism_Col = 1.217153
Bank_Level_Parallism_Ready = 1.045936
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183090 

BW Util details:
bwutil = 0.004025 
total_CMD = 139121 
util_bw = 560 
Wasted_Col = 1324 
Wasted_Row = 850 
Idle = 136387 

BW Util Bottlenecks: 
RCDc_limit = 1402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138659 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 85 
n_ref = 94369280321680 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 280 
Row_Bus_Util =  0.001337 
CoL_Bus_Util = 0.002013 
Either_Row_CoL_Bus_Util = 0.003321 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.008658 
queue_avg = 0.004334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00433436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138662 n_act=96 n_pre=80 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00414
n_activity=5243 dram_eff=0.1099
bk0: 20a 138916i bk1: 28a 138871i bk2: 23a 138950i bk3: 25a 138895i bk4: 18a 138885i bk5: 21a 138963i bk6: 20a 138820i bk7: 21a 138897i bk8: 17a 138842i bk9: 7a 138990i bk10: 13a 138929i bk11: 14a 139027i bk12: 17a 138949i bk13: 10a 138945i bk14: 17a 138901i bk15: 17a 138869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701389
Row_Buffer_Locality_read = 0.701389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426062
Bank_Level_Parallism_Col = 1.214374
Bank_Level_Parallism_Ready = 1.071918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.196406 

BW Util details:
bwutil = 0.004140 
total_CMD = 139121 
util_bw = 576 
Wasted_Col = 1278 
Wasted_Row = 756 
Idle = 136511 

BW Util Bottlenecks: 
RCDc_limit = 1345 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138662 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 288 
Row_Bus_Util =  0.001265 
CoL_Bus_Util = 0.002070 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.010893 
queue_avg = 0.006944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0069436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138623 n_act=109 n_pre=93 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004327
n_activity=5785 dram_eff=0.1041
bk0: 22a 138806i bk1: 21a 138940i bk2: 21a 139010i bk3: 27a 138845i bk4: 21a 138797i bk5: 17a 139017i bk6: 21a 138898i bk7: 16a 138881i bk8: 16a 138909i bk9: 19a 138769i bk10: 13a 138861i bk11: 17a 138858i bk12: 14a 139019i bk13: 17a 138883i bk14: 25a 138786i bk15: 14a 138871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664452
Row_Buffer_Locality_read = 0.664452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474383
Bank_Level_Parallism_Col = 1.276063
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240536 

BW Util details:
bwutil = 0.004327 
total_CMD = 139121 
util_bw = 602 
Wasted_Col = 1366 
Wasted_Row = 907 
Idle = 136246 

BW Util Bottlenecks: 
RCDc_limit = 1472 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138623 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 301 
Row_Bus_Util =  0.001452 
CoL_Bus_Util = 0.002164 
Either_Row_CoL_Bus_Util = 0.003580 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.010040 
queue_avg = 0.007576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00757614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138670 n_act=91 n_pre=75 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004155
n_activity=5007 dram_eff=0.1154
bk0: 20a 138941i bk1: 29a 138905i bk2: 24a 138989i bk3: 23a 138921i bk4: 13a 138990i bk5: 13a 138894i bk6: 23a 138911i bk7: 19a 138880i bk8: 20a 138815i bk9: 21a 138793i bk10: 16a 138882i bk11: 14a 139024i bk12: 11a 139064i bk13: 19a 138878i bk14: 11a 138957i bk15: 13a 138919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709343
Row_Buffer_Locality_read = 0.709343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442833
Bank_Level_Parallism_Col = 1.237694
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201425 

BW Util details:
bwutil = 0.004155 
total_CMD = 139121 
util_bw = 578 
Wasted_Col = 1198 
Wasted_Row = 719 
Idle = 136626 

BW Util Bottlenecks: 
RCDc_limit = 1263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138670 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 289 
Row_Bus_Util =  0.001193 
CoL_Bus_Util = 0.002077 
Either_Row_CoL_Bus_Util = 0.003242 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.008869 
queue_avg = 0.007044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00704423
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138648 n_act=97 n_pre=81 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004313
n_activity=5279 dram_eff=0.1137
bk0: 20a 138930i bk1: 24a 138712i bk2: 17a 138937i bk3: 29a 138838i bk4: 21a 138923i bk5: 26a 138806i bk6: 17a 138993i bk7: 20a 138872i bk8: 17a 138839i bk9: 19a 138857i bk10: 20a 138937i bk11: 24a 138764i bk12: 8a 139017i bk13: 6a 138984i bk14: 15a 138997i bk15: 17a 138974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710000
Row_Buffer_Locality_read = 0.710000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594846
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004313 
total_CMD = 139121 
util_bw = 600 
Wasted_Col = 1159 
Wasted_Row = 768 
Idle = 136594 

BW Util Bottlenecks: 
RCDc_limit = 1278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138648 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 300 
Row_Bus_Util =  0.001279 
CoL_Bus_Util = 0.002156 
Either_Row_CoL_Bus_Util = 0.003400 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.010571 
queue_avg = 0.009876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00987629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138564 n_act=125 n_pre=109 n_ref_event=4568229571824690154 n_req=325 n_rd=325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004672
n_activity=6837 dram_eff=0.09507
bk0: 22a 138703i bk1: 24a 138943i bk2: 19a 138967i bk3: 29a 138775i bk4: 28a 138824i bk5: 25a 138766i bk6: 20a 138826i bk7: 24a 138698i bk8: 12a 138900i bk9: 15a 138917i bk10: 22a 138846i bk11: 21a 138691i bk12: 12a 138902i bk13: 12a 139061i bk14: 22a 138889i bk15: 18a 138843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646154
Row_Buffer_Locality_read = 0.646154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404776
Bank_Level_Parallism_Col = 1.230075
Bank_Level_Parallism_Ready = 1.096970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191980 

BW Util details:
bwutil = 0.004672 
total_CMD = 139121 
util_bw = 650 
Wasted_Col = 1640 
Wasted_Row = 1157 
Idle = 135674 

BW Util Bottlenecks: 
RCDc_limit = 1739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138564 
Read = 325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 4568229571824690154 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 325 
Row_Bus_Util =  0.001682 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.004004 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003591 
queue_avg = 0.006289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00628949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138628 n_act=97 n_pre=81 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004658
n_activity=5314 dram_eff=0.1219
bk0: 25a 138924i bk1: 26a 138785i bk2: 33a 138897i bk3: 30a 138882i bk4: 26a 138895i bk5: 25a 138870i bk6: 22a 138826i bk7: 11a 138991i bk8: 14a 138916i bk9: 18a 138859i bk10: 12a 139034i bk11: 20a 138954i bk12: 16a 138799i bk13: 21a 138850i bk14: 14a 138931i bk15: 11a 138990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737654
Row_Buffer_Locality_read = 0.737654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610307
Bank_Level_Parallism_Col = 1.301197
Bank_Level_Parallism_Ready = 1.087087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277253 

BW Util details:
bwutil = 0.004658 
total_CMD = 139121 
util_bw = 648 
Wasted_Col = 1183 
Wasted_Row = 690 
Idle = 136600 

BW Util Bottlenecks: 
RCDc_limit = 1306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138628 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 324 
Row_Bus_Util =  0.001279 
CoL_Bus_Util = 0.002329 
Either_Row_CoL_Bus_Util = 0.003544 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.018256 
queue_avg = 0.007030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00702985
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138572 n_act=123 n_pre=107 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004715
n_activity=6364 dram_eff=0.1031
bk0: 17a 139018i bk1: 18a 138928i bk2: 29a 138706i bk3: 21a 138734i bk4: 35a 138693i bk5: 20a 138961i bk6: 21a 138879i bk7: 18a 138821i bk8: 20a 138847i bk9: 16a 138919i bk10: 24a 138707i bk11: 20a 138751i bk12: 13a 138970i bk13: 22a 138786i bk14: 20a 138884i bk15: 14a 138902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652439
Row_Buffer_Locality_read = 0.652439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498872
Bank_Level_Parallism_Col = 1.213996
Bank_Level_Parallism_Ready = 1.048048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178499 

BW Util details:
bwutil = 0.004715 
total_CMD = 139121 
util_bw = 656 
Wasted_Col = 1599 
Wasted_Row = 1030 
Idle = 135836 

BW Util Bottlenecks: 
RCDc_limit = 1720 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138572 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 328 
Row_Bus_Util =  0.001653 
CoL_Bus_Util = 0.002358 
Either_Row_CoL_Bus_Util = 0.003946 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.016393 
queue_avg = 0.009510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00950971
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138613 n_act=109 n_pre=93 n_ref_event=0 n_req=313 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0045
n_activity=5780 dram_eff=0.1083
bk0: 23a 138742i bk1: 14a 138956i bk2: 28a 138948i bk3: 29a 138929i bk4: 26a 138806i bk5: 29a 138878i bk6: 13a 138992i bk7: 26a 138698i bk8: 18a 138697i bk9: 13a 138956i bk10: 16a 138820i bk11: 12a 138943i bk12: 19a 138884i bk13: 22a 138943i bk14: 12a 138964i bk15: 13a 138824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693291
Row_Buffer_Locality_read = 0.693291
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540302
Bank_Level_Parallism_Col = 1.224352
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184329 

BW Util details:
bwutil = 0.004500 
total_CMD = 139121 
util_bw = 626 
Wasted_Col = 1404 
Wasted_Row = 858 
Idle = 136233 

BW Util Bottlenecks: 
RCDc_limit = 1515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138613 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 313 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 313 
Row_Bus_Util =  0.001452 
CoL_Bus_Util = 0.002250 
Either_Row_CoL_Bus_Util = 0.003651 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.013780 
queue_avg = 0.005139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00513941
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138645 n_act=104 n_pre=88 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004212
n_activity=5285 dram_eff=0.1109
bk0: 17a 138907i bk1: 27a 138920i bk2: 19a 138923i bk3: 21a 138924i bk4: 12a 138992i bk5: 24a 138851i bk6: 17a 138717i bk7: 20a 138891i bk8: 11a 138905i bk9: 24a 138720i bk10: 18a 138923i bk11: 15a 138907i bk12: 15a 138972i bk13: 20a 138839i bk14: 20a 138917i bk15: 13a 138927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682594
Row_Buffer_Locality_read = 0.682594
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549089
Bank_Level_Parallism_Col = 1.275548
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222019 

BW Util details:
bwutil = 0.004212 
total_CMD = 139121 
util_bw = 586 
Wasted_Col = 1295 
Wasted_Row = 804 
Idle = 136436 

BW Util Bottlenecks: 
RCDc_limit = 1433 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138645 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 293 
Row_Bus_Util =  0.001380 
CoL_Bus_Util = 0.002106 
Either_Row_CoL_Bus_Util = 0.003421 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.018908 
queue_avg = 0.007993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00799304
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=139121 n_nop=138640 n_act=105 n_pre=89 n_ref_event=0 n_req=295 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004241
n_activity=5267 dram_eff=0.112
bk0: 21a 138885i bk1: 22a 138823i bk2: 20a 138873i bk3: 21a 138936i bk4: 19a 138942i bk5: 19a 138982i bk6: 15a 138948i bk7: 21a 138906i bk8: 20a 138823i bk9: 20a 138734i bk10: 23a 138742i bk11: 14a 138849i bk12: 16a 138881i bk13: 12a 138912i bk14: 16a 138837i bk15: 16a 138866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677966
Row_Buffer_Locality_read = 0.677966
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.701493
Bank_Level_Parallism_Col = 1.346201
Bank_Level_Parallism_Ready = 1.168317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288603 

BW Util details:
bwutil = 0.004241 
total_CMD = 139121 
util_bw = 590 
Wasted_Col = 1273 
Wasted_Row = 773 
Idle = 136485 

BW Util Bottlenecks: 
RCDc_limit = 1419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 139121 
n_nop = 138640 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 295 
total_req = 295 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 295 
Row_Bus_Util =  0.001394 
CoL_Bus_Util = 0.002120 
Either_Row_CoL_Bus_Util = 0.003457 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.016632 
queue_avg = 0.009086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00908562

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6440, Miss = 145, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 5149, Miss = 136, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 5530, Miss = 164, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4822, Miss = 116, Miss_rate = 0.024, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 5057, Miss = 145, Miss_rate = 0.029, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 5155, Miss = 143, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 5024, Miss = 153, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4744, Miss = 148, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5083, Miss = 138, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5041, Miss = 151, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4837, Miss = 135, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5205, Miss = 165, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5151, Miss = 157, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5307, Miss = 168, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5192, Miss = 162, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5166, Miss = 162, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5271, Miss = 179, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4929, Miss = 149, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5145, Miss = 155, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5259, Miss = 158, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5027, Miss = 129, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5296, Miss = 164, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4995, Miss = 150, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5008, Miss = 145, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123833
L2_total_cache_misses = 3617
L2_total_cache_miss_rate = 0.0292
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 951
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=123833
icnt_total_pkts_simt_to_mem=123567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.29169
	minimum = 5
	maximum = 79
Network latency average = 6.29169
	minimum = 5
	maximum = 79
Slowest packet = 93301
Flit latency average = 6.29169
	minimum = 5
	maximum = 79
Slowest flit = 93301
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.168318
	minimum = 0.121272 (at node 21)
	maximum = 0.259248 (at node 11)
Accepted packet rate average = 0.168318
	minimum = 0.121272 (at node 21)
	maximum = 0.259248 (at node 11)
Injected flit rate average = 0.168318
	minimum = 0.121272 (at node 21)
	maximum = 0.259248 (at node 11)
Accepted flit rate average= 0.168318
	minimum = 0.121272 (at node 21)
	maximum = 0.259248 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.31602 (9 samples)
	minimum = 5 (9 samples)
	maximum = 69.1111 (9 samples)
Network latency average = 9.03031 (9 samples)
	minimum = 5 (9 samples)
	maximum = 61.3333 (9 samples)
Flit latency average = 9.03031 (9 samples)
	minimum = 5 (9 samples)
	maximum = 61.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0710939 (9 samples)
	minimum = 0.0483551 (9 samples)
	maximum = 0.163263 (9 samples)
Accepted packet rate average = 0.0710939 (9 samples)
	minimum = 0.0483551 (9 samples)
	maximum = 0.163833 (9 samples)
Injected flit rate average = 0.0710939 (9 samples)
	minimum = 0.0483551 (9 samples)
	maximum = 0.163263 (9 samples)
Accepted flit rate average = 0.0710939 (9 samples)
	minimum = 0.0483551 (9 samples)
	maximum = 0.163833 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 459321 (inst/sec)
gpgpu_simulation_rate = 3230 (cycle/sec)
gpgpu_silicon_slowdown = 259133x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3376
gpu_sim_insn = 1211812
gpu_ipc =     358.9491
gpu_tot_sim_cycle = 80909
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     151.2257
gpu_tot_issued_cta = 1280
gpu_occupancy = 79.0727% 
gpu_tot_occupancy = 38.7452% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0118
partiton_level_parallism_total  =       1.6529
partiton_level_parallism_util =       3.8750
partiton_level_parallism_util_total  =       3.2919
L2_BW  =      80.6693 GB/Sec
L2_BW_total  =      44.3595 GB/Sec
gpu_total_sim_rate=489420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121984
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 363572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
808, 779, 847, 933, 707, 701, 756, 644, 733, 961, 946, 915, 676, 982, 518, 1013, 998, 805, 898, 730, 748, 1120, 707, 939, 811, 781, 622, 614, 807, 830, 740, 673, 957, 1080, 498, 988, 500, 492, 816, 875, 707, 717, 974, 650, 790, 674, 498, 794, 627, 748, 939, 865, 685, 699, 1036, 682, 499, 484, 957, 699, 915, 726, 1143, 800, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 23346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360426	W0_Idle:703562	W0_Scoreboard:1819002	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:128803	WS1:132506	WS2:130302	WS3:130711	
dual_issue_nums: WS0:20524	WS1:20665	WS2:20437	WS3:20482	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 880 
max_icnt2mem_latency = 751 
maxmrqlatency = 57 
max_icnt2sh_latency = 56 
averagemflatency = 157 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:3103 	59 	76 	158 	205 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125353 	6426 	1886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	79379 	36827 	5808 	3140 	2307 	2757 	2432 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	122506 	10700 	430 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	153 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         5         5         7         5         6         7         4         4         3         2         7        11         1         2 
dram[1]:         8         4         8         5         8         4         6         6         7         3         8         5         4         8         2         3 
dram[2]:         5         7         6         8         9        10         4         9         4         2         5         4         4         4         6         3 
dram[3]:         4         7         6        11         5         8        11         6         5         4         2         5         7         4         5         4 
dram[4]:         6         6        15         6         4         6         8         7         3         8         4         4         4         9         2         2 
dram[5]:         7         6         6        10         7        12         8        10         6         4         9         5         4         3         2         3 
dram[6]:         4         6        10         8         9         9         9         5         3         6         5         6         2         4         4         4 
dram[7]:        13         9         9         9        12         6         9         7         4         7         7        13         2         9         2         3 
dram[8]:         9         5         5         5         8         8         5         6         5         6         4         6         2         4         3         3 
dram[9]:         6         3         7         8         9        10         8        11         4         4         3         4         2         3         4         2 
dram[10]:         5         8         5         4         6         9         3         8         5         5         2         7         5         7         3         4 
dram[11]:         6         6         4         6         8         7        10         6         6         8         5         3         3         2         4         2 
maximum service time to same row:
dram[0]:      8813      8713      7669      6362     14876      7742      3986      1254      2043      3411      4341      5245      4337      7191      5366      4750 
dram[1]:      7187      8898      6690      6141      9683      8797      9720      7290      5576      1886      2814      3133      5262      7278      8055      4734 
dram[2]:      8755      6329     10349      8444      9820      7922      2965      4994      3857      5857      6433      6461      5069      8950      8027      5160 
dram[3]:      7369      8809     10330      9081      7818     14636      2224      2491      5575      4992      2964      3285      8748      5734      4251      5362 
dram[4]:      7316      8783      7791      9075      1401     11923      1359      3048      1625      7976      3403      6484      7102      7053      6444      5440 
dram[5]:      7585      5989      6025     10866      9865      8448      1309      4750      3275      5167      6117      2276      7178      5129      4098      7138 
dram[6]:      7590      8803      6039      7002      3354      7667      4503      2731      3661      2172      4455      4627      3777      7293      4663      5820 
dram[7]:      8810      7781      6279      8578      9309      7711      4401      1983      2385      3554      6168      6098      3459      6407      5285      7992 
dram[8]:      8804      8898      7897      7831      8353     14811      7222      5355      2300      5076      3606      3109      7220      5082      5363      8107 
dram[9]:      7783      9074      6304      8611     14751     13397      7080      2069      2968      4024      3478      4067      3113      7244      7947      5670 
dram[10]:      9208      8819      6329      8629     15461      8273      4879      9713      5120      3310      4195      6115      7393      3000      5263      7114 
dram[11]:      8814      7931      9245      9073     15169     14752      7131      2956      3962      4578      3654      3249      3889      5883      8053      5871 
average row accesses per activate:
dram[0]:  4.500000  2.857143  2.333333  6.333333  2.333333  2.200000  3.400000 11.000000  3.400000  2.571429  2.750000  4.000000  4.000000  5.000000  2.600000  5.000000 
dram[1]:  2.583333  2.833333  3.700000  4.666667  4.000000  1.714286  2.000000  5.000000  8.000000  1.857143  2.571429  6.000000  2.285714  4.000000  3.000000  2.666667 
dram[2]:  3.333333  4.000000  5.750000  5.000000  2.571429  7.000000  2.500000  3.500000  2.428571  2.333333  3.250000  4.666667  4.250000  1.666667  2.833333  2.428571 
dram[3]:  2.444444  5.250000 10.500000  3.375000  2.333333  8.500000  4.200000  2.666667  3.200000  1.900000  1.857143  2.428571  4.666667  2.428571  2.777778  1.750000 
dram[4]:  4.000000  4.833333  6.000000  4.600000  4.333333  2.600000  4.600000  3.166667  2.222222  3.000000  2.285714  4.666667  5.500000  2.714286  2.200000  2.600000 
dram[5]:  4.000000  2.181818  3.400000  4.833333  3.500000  3.250000  8.500000  3.333333  3.400000  2.714286  4.000000  2.666667  4.000000  2.000000  5.000000  4.250000 
dram[6]:  2.000000  6.000000  6.333333  2.900000  3.500000  3.125000  2.222222  2.181818  2.400000  2.500000  2.750000  1.750000  2.400000  6.000000  3.666667  2.571429 
dram[7]:  6.250000  3.250000  6.600000  5.000000  5.200000  4.166667  3.142857  3.666667  2.800000  3.000000  4.000000  5.000000  2.000000  2.625000  3.500000  3.666667 
dram[8]:  8.500000  3.600000  2.636364  1.750000  2.692308  5.000000  3.000000  2.000000  2.857143  4.000000  2.181818  2.500000  4.333333  3.666667  2.857143  2.800000 
dram[9]:  2.555556  3.500000  7.000000  5.800000  2.888889  4.833333  4.333333  2.166667  2.000000  3.250000  2.000000  3.000000  3.166667  7.333333  3.000000  2.166667 
dram[10]:  3.400000  6.750000  3.800000  4.200000  4.000000  3.428571  1.700000  4.000000  2.200000  2.400000  3.600000  2.500000  3.750000  2.857143  3.333333  2.166667 
dram[11]:  3.000000  3.666667  2.857143  4.200000  3.800000  4.750000  5.000000  4.200000  3.333333  2.222222  2.300000  2.333333  2.666667  3.000000  3.200000  2.285714 
average row locality = 3617/1132 = 3.195230
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        20        21        19        14        22        17        11        17        18        11        16        16        20        13        10 
dram[1]:        31        17        37        14        20        12        14        10        16        13        18        18        16        16        12        16 
dram[2]:        20        28        23        25        18        21        20        21        17         7        13        14        17        10        17        17 
dram[3]:        22        21        21        27        21        17        21        16        16        19        13        17        14        17        25        14 
dram[4]:        20        29        24        23        13        13        23        19        20        21        16        14        11        19        11        13 
dram[5]:        20        24        17        29        21        26        17        20        17        19        20        24         8         6        15        17 
dram[6]:        22        24        19        29        28        25        20        24        12        15        22        21        12        12        22        18 
dram[7]:        25        26        33        30        26        25        22        11        14        18        12        20        16        21        14        11 
dram[8]:        17        18        29        21        35        20        21        18        20        16        24        20        13        22        20        14 
dram[9]:        23        14        28        29        26        29        13        26        18        13        16        12        19        22        12        13 
dram[10]:        17        27        19        21        12        24        17        20        11        24        18        15        15        20        20        13 
dram[11]:        21        22        20        21        19        19        15        21        20        20        23        14        16        12        16        16 
total dram reads = 3617
bank skew: 37/6 = 6.17
chip skew: 328/280 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2607      3111      3119      3420      5115      4074      7537     11746     76856     10290     11935      9057      5979      5346      3749      4936
dram[1]:       2922      3056      2864      4219      5275      6301      9153     12842     11064     13493      8034      8810      5876      6278      4047      3171
dram[2]:       2781      2622      3024      2924      4994      4791      6407      6353      9951     22524     10576      9646      6250      9008      3400      3863
dram[3]:       2880      2586      3135      2267      4480      4854      6632      7727     11479      9586      9970      8820      6393      5960      2328      2732
dram[4]:       3556      2836      3067      3024      6383      6011      6206      6818      8836      8322      8448     10093      8129      5351      5154      3965
dram[5]:       3125      2868      3941      3080      4183      3920      7666      7311     10428      9059      6720      6075     10456     13982      4026      3587
dram[6]:       3221      3485      3756      2654      3601      3914      6557      5606     13456     10834      6171      7037      7631      8283      3349      3182
dram[7]:       2540      2804      2746      2917      4291      3426      5586     10947     11513      9552     11288      7685      6832      5489      3689      4091
dram[8]:       4546      3203      2678      3411      2918      4638      6159      7402      8684     10785      5896      6294      7734      4810      2831      3526
dram[9]:       3450      4895      2860      2905      3862      3383      9389      5666      9522     13479      8926     11261      5516      5355      3695      3501
dram[10]:       3683      3068      3088      3574      7539      4170      7348      6612     14931      7387      8226      8231      6745      5217      3074      4667
dram[11]:       3432      3174      3117      3877      4665      4263      8451      6188      8565      9050      5987      8838      6098      8357      3785      3603
maximum mf latency per bank:
dram[0]:        279       275       274       285       434       438       519       529       878       880       739       740       333       332       272       268
dram[1]:        289       273       282       269       446       446       529       529       880       880       780       791       332       385       278       283
dram[2]:        269       272       282       281       383       357       416       424       784       784       740       743       436       447       286       272
dram[3]:        275       290       272       288       405       291       434       444       784       784       744       744       483       520       328       268
dram[4]:        279       281       268       272       426       370       529       530       880       880       727       740       493       531       268       270
dram[5]:        296       277       278       283       426       426       549       549       880       880       764       776       531       564       305       292
dram[6]:        287       280       277       274       357       338       369       378       784       784       744       744       553       562       324       281
dram[7]:        283       281       276       270       350       374       450       459       784       784       744       744       588       622       280       274
dram[8]:        279       271       282       288       434       411       495       501       868       868       680       704       572       596       331       273
dram[9]:        280       273       274       281       468       510       501       506       871       871       742       766       618       639       306       317
dram[10]:        269       276       283       279       374       374       387       406       784       784       562       561       604       613       310       267
dram[11]:        274       288       289       269       405       405       428       438       784       784       640       561       622       630       310       305
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144728 n_act=93 n_pre=77 n_ref_event=94369279462048 n_req=281 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003871
n_activity=5280 dram_eff=0.1064
bk0: 36a 144850i bk1: 20a 144933i bk2: 21a 144831i bk3: 19a 145021i bk4: 14a 144987i bk5: 22a 144820i bk6: 17a 144977i bk7: 11a 145119i bk8: 17a 144913i bk9: 18a 144919i bk10: 11a 145036i bk11: 16a 144999i bk12: 16a 145057i bk13: 20a 145061i bk14: 13a 145000i bk15: 10a 145123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701068
Row_Buffer_Locality_read = 0.701068
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384647
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.091549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003871 
total_CMD = 145178 
util_bw = 562 
Wasted_Col = 1270 
Wasted_Row = 779 
Idle = 142567 

BW Util Bottlenecks: 
RCDc_limit = 1314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144728 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 94369279462048 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 281 
Row_Bus_Util =  0.001171 
CoL_Bus_Util = 0.001936 
Either_Row_CoL_Bus_Util = 0.003100 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002222 
queue_avg = 0.006723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00672278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144716 n_act=101 n_pre=85 n_ref_event=94369280321680 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003857
n_activity=5513 dram_eff=0.1016
bk0: 31a 144740i bk1: 17a 144955i bk2: 37a 144818i bk3: 14a 145055i bk4: 20a 144983i bk5: 12a 144949i bk6: 14a 144922i bk7: 10a 145073i bk8: 16a 145079i bk9: 13a 144908i bk10: 18a 144911i bk11: 18a 145042i bk12: 16a 144896i bk13: 16a 144971i bk14: 12a 145038i bk15: 16a 144988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671429
Row_Buffer_Locality_read = 0.671429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.439441
Bank_Level_Parallism_Col = 1.217153
Bank_Level_Parallism_Ready = 1.045936
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183090 

BW Util details:
bwutil = 0.003857 
total_CMD = 145178 
util_bw = 560 
Wasted_Col = 1324 
Wasted_Row = 850 
Idle = 142444 

BW Util Bottlenecks: 
RCDc_limit = 1402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144716 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 85 
n_ref = 94369280321680 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 280 
Row_Bus_Util =  0.001281 
CoL_Bus_Util = 0.001929 
Either_Row_CoL_Bus_Util = 0.003182 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.008658 
queue_avg = 0.004154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00415352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144719 n_act=96 n_pre=80 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003968
n_activity=5243 dram_eff=0.1099
bk0: 20a 144973i bk1: 28a 144928i bk2: 23a 145007i bk3: 25a 144952i bk4: 18a 144942i bk5: 21a 145020i bk6: 20a 144877i bk7: 21a 144954i bk8: 17a 144899i bk9: 7a 145047i bk10: 13a 144986i bk11: 14a 145084i bk12: 17a 145006i bk13: 10a 145002i bk14: 17a 144958i bk15: 17a 144926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701389
Row_Buffer_Locality_read = 0.701389
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.426062
Bank_Level_Parallism_Col = 1.214374
Bank_Level_Parallism_Ready = 1.071918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.196406 

BW Util details:
bwutil = 0.003968 
total_CMD = 145178 
util_bw = 576 
Wasted_Col = 1278 
Wasted_Row = 756 
Idle = 142568 

BW Util Bottlenecks: 
RCDc_limit = 1345 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144719 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 288 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.001984 
Either_Row_CoL_Bus_Util = 0.003162 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010893 
queue_avg = 0.006654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0066539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144680 n_act=109 n_pre=93 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004147
n_activity=5785 dram_eff=0.1041
bk0: 22a 144863i bk1: 21a 144997i bk2: 21a 145067i bk3: 27a 144902i bk4: 21a 144854i bk5: 17a 145074i bk6: 21a 144955i bk7: 16a 144938i bk8: 16a 144966i bk9: 19a 144826i bk10: 13a 144918i bk11: 17a 144915i bk12: 14a 145076i bk13: 17a 144940i bk14: 25a 144843i bk15: 14a 144928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664452
Row_Buffer_Locality_read = 0.664452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474383
Bank_Level_Parallism_Col = 1.276063
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240536 

BW Util details:
bwutil = 0.004147 
total_CMD = 145178 
util_bw = 602 
Wasted_Col = 1366 
Wasted_Row = 907 
Idle = 142303 

BW Util Bottlenecks: 
RCDc_limit = 1472 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144680 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 301 
Row_Bus_Util =  0.001391 
CoL_Bus_Util = 0.002073 
Either_Row_CoL_Bus_Util = 0.003430 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010040 
queue_avg = 0.007260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00726005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144727 n_act=91 n_pre=75 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003981
n_activity=5007 dram_eff=0.1154
bk0: 20a 144998i bk1: 29a 144962i bk2: 24a 145046i bk3: 23a 144978i bk4: 13a 145047i bk5: 13a 144951i bk6: 23a 144968i bk7: 19a 144937i bk8: 20a 144872i bk9: 21a 144850i bk10: 16a 144939i bk11: 14a 145081i bk12: 11a 145121i bk13: 19a 144935i bk14: 11a 145014i bk15: 13a 144976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709343
Row_Buffer_Locality_read = 0.709343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442833
Bank_Level_Parallism_Col = 1.237694
Bank_Level_Parallism_Ready = 1.092783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.201425 

BW Util details:
bwutil = 0.003981 
total_CMD = 145178 
util_bw = 578 
Wasted_Col = 1198 
Wasted_Row = 719 
Idle = 142683 

BW Util Bottlenecks: 
RCDc_limit = 1263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144727 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 91 
n_pre = 75 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 166 
issued_total_col = 289 
Row_Bus_Util =  0.001143 
CoL_Bus_Util = 0.001991 
Either_Row_CoL_Bus_Util = 0.003107 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.008869 
queue_avg = 0.006750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00675033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144705 n_act=97 n_pre=81 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004133
n_activity=5279 dram_eff=0.1137
bk0: 20a 144987i bk1: 24a 144769i bk2: 17a 144994i bk3: 29a 144895i bk4: 21a 144980i bk5: 26a 144863i bk6: 17a 145050i bk7: 20a 144929i bk8: 17a 144896i bk9: 19a 144914i bk10: 20a 144994i bk11: 24a 144821i bk12: 8a 145074i bk13: 6a 145041i bk14: 15a 145054i bk15: 17a 145031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710000
Row_Buffer_Locality_read = 0.710000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594846
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004133 
total_CMD = 145178 
util_bw = 600 
Wasted_Col = 1159 
Wasted_Row = 768 
Idle = 142651 

BW Util Bottlenecks: 
RCDc_limit = 1278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144705 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 300 
Row_Bus_Util =  0.001226 
CoL_Bus_Util = 0.002066 
Either_Row_CoL_Bus_Util = 0.003258 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010571 
queue_avg = 0.009464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00946424
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144621 n_act=125 n_pre=109 n_ref_event=4568229571824690154 n_req=325 n_rd=325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004477
n_activity=6837 dram_eff=0.09507
bk0: 22a 144760i bk1: 24a 145000i bk2: 19a 145024i bk3: 29a 144832i bk4: 28a 144881i bk5: 25a 144823i bk6: 20a 144883i bk7: 24a 144755i bk8: 12a 144957i bk9: 15a 144974i bk10: 22a 144903i bk11: 21a 144748i bk12: 12a 144959i bk13: 12a 145118i bk14: 22a 144946i bk15: 18a 144900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646154
Row_Buffer_Locality_read = 0.646154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404776
Bank_Level_Parallism_Col = 1.230075
Bank_Level_Parallism_Ready = 1.096970
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191980 

BW Util details:
bwutil = 0.004477 
total_CMD = 145178 
util_bw = 650 
Wasted_Col = 1640 
Wasted_Row = 1157 
Idle = 141731 

BW Util Bottlenecks: 
RCDc_limit = 1739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144621 
Read = 325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 4568229571824690154 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 325 
Row_Bus_Util =  0.001612 
CoL_Bus_Util = 0.002239 
Either_Row_CoL_Bus_Util = 0.003837 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003591 
queue_avg = 0.006027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00602708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144685 n_act=97 n_pre=81 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004463
n_activity=5314 dram_eff=0.1219
bk0: 25a 144981i bk1: 26a 144842i bk2: 33a 144954i bk3: 30a 144939i bk4: 26a 144952i bk5: 25a 144927i bk6: 22a 144883i bk7: 11a 145048i bk8: 14a 144973i bk9: 18a 144916i bk10: 12a 145091i bk11: 20a 145011i bk12: 16a 144856i bk13: 21a 144907i bk14: 14a 144988i bk15: 11a 145047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737654
Row_Buffer_Locality_read = 0.737654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610307
Bank_Level_Parallism_Col = 1.301197
Bank_Level_Parallism_Ready = 1.087087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277253 

BW Util details:
bwutil = 0.004463 
total_CMD = 145178 
util_bw = 648 
Wasted_Col = 1183 
Wasted_Row = 690 
Idle = 142657 

BW Util Bottlenecks: 
RCDc_limit = 1306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144685 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 324 
Row_Bus_Util =  0.001226 
CoL_Bus_Util = 0.002232 
Either_Row_CoL_Bus_Util = 0.003396 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.018256 
queue_avg = 0.006737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00673656
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144629 n_act=123 n_pre=107 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004519
n_activity=6364 dram_eff=0.1031
bk0: 17a 145075i bk1: 18a 144985i bk2: 29a 144763i bk3: 21a 144791i bk4: 35a 144750i bk5: 20a 145018i bk6: 21a 144936i bk7: 18a 144878i bk8: 20a 144904i bk9: 16a 144976i bk10: 24a 144764i bk11: 20a 144808i bk12: 13a 145027i bk13: 22a 144843i bk14: 20a 144941i bk15: 14a 144959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652439
Row_Buffer_Locality_read = 0.652439
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498872
Bank_Level_Parallism_Col = 1.213996
Bank_Level_Parallism_Ready = 1.048048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178499 

BW Util details:
bwutil = 0.004519 
total_CMD = 145178 
util_bw = 656 
Wasted_Col = 1599 
Wasted_Row = 1030 
Idle = 141893 

BW Util Bottlenecks: 
RCDc_limit = 1720 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144629 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 328 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.002259 
Either_Row_CoL_Bus_Util = 0.003782 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.016393 
queue_avg = 0.009113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00911295
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144670 n_act=109 n_pre=93 n_ref_event=0 n_req=313 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004312
n_activity=5780 dram_eff=0.1083
bk0: 23a 144799i bk1: 14a 145013i bk2: 28a 145005i bk3: 29a 144986i bk4: 26a 144863i bk5: 29a 144935i bk6: 13a 145049i bk7: 26a 144755i bk8: 18a 144754i bk9: 13a 145013i bk10: 16a 144877i bk11: 12a 145000i bk12: 19a 144941i bk13: 22a 145000i bk14: 12a 145021i bk15: 13a 144881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693291
Row_Buffer_Locality_read = 0.693291
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540302
Bank_Level_Parallism_Col = 1.224352
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184329 

BW Util details:
bwutil = 0.004312 
total_CMD = 145178 
util_bw = 626 
Wasted_Col = 1404 
Wasted_Row = 858 
Idle = 142290 

BW Util Bottlenecks: 
RCDc_limit = 1515 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144670 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 313 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 313 
Row_Bus_Util =  0.001391 
CoL_Bus_Util = 0.002156 
Either_Row_CoL_Bus_Util = 0.003499 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.013780 
queue_avg = 0.004925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00492499
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144702 n_act=104 n_pre=88 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004036
n_activity=5285 dram_eff=0.1109
bk0: 17a 144964i bk1: 27a 144977i bk2: 19a 144980i bk3: 21a 144981i bk4: 12a 145049i bk5: 24a 144908i bk6: 17a 144774i bk7: 20a 144948i bk8: 11a 144962i bk9: 24a 144777i bk10: 18a 144980i bk11: 15a 144964i bk12: 15a 145029i bk13: 20a 144896i bk14: 20a 144974i bk15: 13a 144984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682594
Row_Buffer_Locality_read = 0.682594
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549089
Bank_Level_Parallism_Col = 1.275548
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222019 

BW Util details:
bwutil = 0.004036 
total_CMD = 145178 
util_bw = 586 
Wasted_Col = 1295 
Wasted_Row = 804 
Idle = 142493 

BW Util Bottlenecks: 
RCDc_limit = 1433 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144702 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 293 
Row_Bus_Util =  0.001323 
CoL_Bus_Util = 0.002018 
Either_Row_CoL_Bus_Util = 0.003279 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.018908 
queue_avg = 0.007660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00765956
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=145178 n_nop=144697 n_act=105 n_pre=89 n_ref_event=0 n_req=295 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004064
n_activity=5267 dram_eff=0.112
bk0: 21a 144942i bk1: 22a 144880i bk2: 20a 144930i bk3: 21a 144993i bk4: 19a 144999i bk5: 19a 145039i bk6: 15a 145005i bk7: 21a 144963i bk8: 20a 144880i bk9: 20a 144791i bk10: 23a 144799i bk11: 14a 144906i bk12: 16a 144938i bk13: 12a 144969i bk14: 16a 144894i bk15: 16a 144923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677966
Row_Buffer_Locality_read = 0.677966
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.701493
Bank_Level_Parallism_Col = 1.346201
Bank_Level_Parallism_Ready = 1.168317
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.288603 

BW Util details:
bwutil = 0.004064 
total_CMD = 145178 
util_bw = 590 
Wasted_Col = 1273 
Wasted_Row = 773 
Idle = 142542 

BW Util Bottlenecks: 
RCDc_limit = 1419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145178 
n_nop = 144697 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 295 
total_req = 295 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 295 
Row_Bus_Util =  0.001336 
CoL_Bus_Util = 0.002032 
Either_Row_CoL_Bus_Util = 0.003313 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.016632 
queue_avg = 0.008707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00870655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8813, Miss = 145, Miss_rate = 0.016, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 5490, Miss = 136, Miss_rate = 0.025, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 5870, Miss = 164, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5165, Miss = 116, Miss_rate = 0.022, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 5399, Miss = 145, Miss_rate = 0.027, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 5496, Miss = 143, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 5365, Miss = 153, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5087, Miss = 148, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5422, Miss = 138, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5378, Miss = 151, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5173, Miss = 135, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5544, Miss = 165, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5489, Miss = 157, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5644, Miss = 168, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5529, Miss = 162, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5505, Miss = 162, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5610, Miss = 179, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5266, Miss = 149, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5481, Miss = 155, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5598, Miss = 158, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5365, Miss = 129, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5633, Miss = 164, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5332, Miss = 150, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5347, Miss = 145, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 134001
L2_total_cache_misses = 3617
L2_total_cache_miss_rate = 0.0270
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88631
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 951
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=134001
icnt_total_pkts_simt_to_mem=133735
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 95.086
	minimum = 5
	maximum = 749
Network latency average = 68.4279
	minimum = 5
	maximum = 450
Slowest packet = 250607
Flit latency average = 68.4279
	minimum = 5
	maximum = 450
Slowest flit = 252937
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.158518
	minimum = 0.0995261 (at node 24)
	maximum = 0.702903 (at node 14)
Accepted packet rate average = 0.158518
	minimum = 0.0995261 (at node 24)
	maximum = 0.702903 (at node 14)
Injected flit rate average = 0.158518
	minimum = 0.0995261 (at node 24)
	maximum = 0.702903 (at node 14)
Accepted flit rate average= 0.158518
	minimum = 0.0995261 (at node 24)
	maximum = 0.702903 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.893 (10 samples)
	minimum = 5 (10 samples)
	maximum = 137.1 (10 samples)
Network latency average = 14.9701 (10 samples)
	minimum = 5 (10 samples)
	maximum = 100.2 (10 samples)
Flit latency average = 14.9701 (10 samples)
	minimum = 5 (10 samples)
	maximum = 100.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0798364 (10 samples)
	minimum = 0.0534722 (10 samples)
	maximum = 0.217227 (10 samples)
Accepted packet rate average = 0.0798364 (10 samples)
	minimum = 0.0534722 (10 samples)
	maximum = 0.21774 (10 samples)
Injected flit rate average = 0.0798364 (10 samples)
	minimum = 0.0534722 (10 samples)
	maximum = 0.217227 (10 samples)
Accepted flit rate average = 0.0798364 (10 samples)
	minimum = 0.0534722 (10 samples)
	maximum = 0.21774 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 489420 (inst/sec)
gpgpu_simulation_rate = 3236 (cycle/sec)
gpgpu_silicon_slowdown = 258652x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 52275
gpu_sim_insn = 2569542
gpu_ipc =      49.1543
gpu_tot_sim_cycle = 133184
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =     111.1625
gpu_tot_issued_cta = 1408
gpu_occupancy = 73.0154% 
gpu_tot_occupancy = 53.0247% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0381
partiton_level_parallism_total  =       3.7666
partiton_level_parallism_util =       7.7577
partiton_level_parallism_util_total  =       5.6972
L2_BW  =     188.5086 GB/Sec
L2_BW_total  =     100.9383 GB/Sec
gpu_total_sim_rate=329001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 612783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1370, 1112, 1342, 1505, 1193, 1222, 1328, 1161, 1295, 1478, 1320, 1410, 1278, 1499, 992, 1594, 1778, 1561, 1609, 1433, 1461, 1951, 1222, 1765, 1544, 1559, 1455, 1327, 1540, 1530, 1548, 1296, 1464, 1551, 1093, 1594, 1128, 976, 1281, 1293, 1246, 1111, 1427, 1167, 1439, 1181, 991, 1354, 1056, 1362, 1564, 1359, 1222, 1137, 1477, 1333, 1036, 957, 1440, 1205, 1397, 1253, 1573, 1247, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 254020
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:569678	W0_Idle:819090	W0_Scoreboard:3547492	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:228656	WS1:230174	WS2:229321	WS3:231682	
dual_issue_nums: WS0:30573	WS1:30545	WS2:30441	WS3:30532	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 951 
max_icnt2mem_latency = 751 
maxmrqlatency = 360 
max_icnt2sh_latency = 341 
averagemflatency = 274 
avg_icnt2mem_latency = 116 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 29 
mrq_lat_table:21438 	761 	667 	955 	1853 	420 	56 	23 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	254572 	217155 	29855 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	107862 	70105 	25370 	33288 	61781 	127137 	75024 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182942 	122756 	68377 	57696 	49980 	17515 	2316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	208 	52 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        32        30        30        26        30        25        32        19        21        34        31        19        25        13         9 
dram[1]:        32        36        27        19        23        38        22        30        23        22        24        22        21        24        15        17 
dram[2]:        25        28        24        28        24        23        32        26        18        23        29        29        19        24        12        10 
dram[3]:        38        30        25        27        33        32        22        24        21        19        20        22        34        20        12        14 
dram[4]:        38        31        26        26        33        30        18        31        26        18        34        38        31        21        13        16 
dram[5]:        24        30        29        27        28        23        33        24        17        22        24        30        20        18        13        10 
dram[6]:        30        30        29        26        27        25        28        32        16        21        30        21        21        20        14        16 
dram[7]:        31        28        29        25        24        30        28        28        24        24        35        24        22        19        10        15 
dram[8]:        30        27        32        26        23        23        29        31        15        23        33        33        18        20        13        12 
dram[9]:        18        29        31        34        32        28        27        23        17        18        31        28        16        17        12        11 
dram[10]:        30        27        23        25        28        24        26        24        16        24        24        29        28        35        13        14 
dram[11]:        30        30        25        25        29        32        29        25        20        15        31        33        20        27        12        18 
maximum service time to same row:
dram[0]:      9308      8746     16350     16395     14876      8306      5260     17144      6253      8211      4341      5757      5255      7638     12965     12498 
dram[1]:     12408      8898     16064     16403     14477      8797      9720      7290      8264      4506      5884      5265      5429      7278     12704     10966 
dram[2]:      8755      9556     16390     16381      9820     10140      4126      7672      9956      5857      6433      6461      5996      8950     12720     11803 
dram[3]:      7663     12382     16375     16213     10854     14636      6705      5522      5575      5295      5575      4708      8748      5734     12556     10309 
dram[4]:     11079     12106     16340     14634      6466     11923      8185      5190      7289      7976      4214      7430      7102      7053     12586     12521 
dram[5]:      7585      6487     16339     16248      9865     10860      7092      4750      3966      6338      6117      7584      7178      5335     10623     11823 
dram[6]:     12046      8803     15989     16313      7800      9059      4503      4216      4468      6959      6847      6645      8056      8438     13175     10860 
dram[7]:      8810      7781     16349     16324      9309      7711      8487      4889      3504      6672      6168      6098      6059      6407      9664     13217 
dram[8]:     12879     11019     16299     16309     12690     14811      7222      5355      3937      6600      6694      7525      7220      6185     13315     11037 
dram[9]:      7783      9074     16284     16291     16728     16859      7080      7990      4522      6091      4334      5649      6053      7244     13322     13096 
dram[10]:      9208      8819     16338     16601     15461      8927      7330     10253      5120      9045      5791      6339      7393      5543      8184     12277 
dram[11]:      8814     11319     16304     15995     15169     14752     10037     10263      4384      4578      4380      5111      7980      6067     13544     12147 
average row accesses per activate:
dram[0]:  5.750000  4.350000  6.826087  7.142857  3.805556  3.930233  3.894737  5.304348  3.964286  4.161290  4.166667  4.925926  3.892857  4.833333  3.588235  4.148148 
dram[1]:  4.900000  4.692307  4.937500  7.705883  4.451613  3.717391  3.368421  4.862069  5.363636  3.147059  4.407407  5.545455  3.500000  5.347826  3.851852  3.000000 
dram[2]:  4.696970  5.774194  7.391304  5.807693  3.853658  5.233333  3.568182  3.731707  3.645161  4.826087  3.833333  4.480000  3.806452  3.718750  3.363636  3.588235 
dram[3]:  4.416667  4.656250  9.200000  5.290323  4.051282  5.074074  3.375000  3.230769  4.269231  3.757576  4.600000  3.884615  5.040000  3.121212  3.862069  3.606061 
dram[4]:  7.523809  7.272727  7.750000  6.818182  5.222222  3.648649  3.805556  3.510638  3.617647  3.583333  4.272727  6.300000  4.433333  3.305556  4.307693  4.033333 
dram[5]:  4.931035  4.714286  8.105263  7.944445  5.066667  4.678571  4.545455  3.240000  3.146342  4.233333  4.760000  5.043478  4.840000  4.068965  4.555555  3.388889 
dram[6]:  5.700000  6.074074  6.640000  6.416667  4.342857  4.000000  3.380000  3.448980  3.194444  4.266667  4.880000  3.636364  4.434783  4.708333  4.740741  3.757576 
dram[7]:  6.920000  6.423077  8.380953  7.636364  4.794117  4.243243  3.450000  4.290323  3.758621  4.000000  4.655172  5.043478  3.657143  3.678571  3.512820  5.083333 
dram[8]:  7.095238  5.551724  5.413793  4.875000  3.070175  4.312500  3.785714  3.040000  3.472222  3.750000  4.357143  4.633333  5.041667  4.387097  6.222222  3.900000 
dram[9]:  4.351351  5.060606  6.500000  7.000000  4.083333  5.233333  3.833333  3.560976  3.323529  4.192307  3.968750  4.692307  3.935484  4.833333  3.303030  3.548387 
dram[10]:  5.535714  5.714286  5.629630  6.761905  5.033333  5.428571  3.625000  4.214286  3.733333  4.028572  3.937500  4.400000  4.461538  5.269231  3.777778  3.620690 
dram[11]:  5.392857  5.379310  5.880000  8.190476  4.162162  4.485714  3.694444  4.515152  4.851852  3.025641  3.750000  4.366667  4.413793  6.210526  4.031250  3.800000 
average row locality = 26184/5865 = 4.464450
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       173       157       150       132       163       141       115       111       129       125       133       109       116       122       111 
dram[1]:       147       183       156       131       133       165       121       134       118       107       119       122       119       123       104       117 
dram[2]:       155       178       170       151       153       153       149       144       113       111       115       112       118       119       111       122 
dram[3]:       159       149       138       164       153       132       128       119       111       124        92       101       126       103       112       119 
dram[4]:       158       160       155       149       136       130       129       156       123       129       141       126       133       119       112       121 
dram[5]:       143       165       154       143       148       126       141       153       129       127       119       116       121       118       123       121 
dram[6]:       171       164       165       154       147       158       159       162       115       128       122       120       102       113       128       122 
dram[7]:       173       167       176       168       158       152       130       126       109       108       135       116       128       103       136       122 
dram[8]:       149       160       157       156       167       132       151       144       125       120       122       139       121       136       112       117 
dram[9]:       161       166       156       168       142       151       130       139       113       109       127       122       122       116       109       110 
dram[10]:       155       160       152       142       145       147       137       112       112       141       126       110       116       137       102       105 
dram[11]:       151       154       147       171       148       152       123       141       131       118       135       131       128       118       129       114 
total dram reads = 25851
bank skew: 183/92 = 1.99
chip skew: 2230/2030 = 1.10
number of total write accesses:
dram[0]:         0         3         0         0        20        23        28        28         0         0         0         0         0         0         0         4 
dram[1]:         0         0         5         0        20        22        28        28         0         0         0         0         0         0         0         0 
dram[2]:         0         4         0         0        20        16        32        33         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        20        28        28         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1        20        20        32        35         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20        35        35         0         0         0         0         0         0         0         4 
dram[6]:         0         0         2         0        20        23        39        28         0         0         0         0         0         0         0         8 
dram[7]:         0         0         0         0        20        20        32        28         0         0         0         0         0         0         4         0 
dram[8]:         0         4         0         0        29        24        32        32         0         0         0         0         0         0         0         0 
dram[9]:         0         2         0         0        20        24        32        28         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        23        20        32        24         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         2        24        20        40        32         0         0         0         0         0         0         0         0 
total dram writes = 1302
min_bank_accesses = 0!
chip skew: 124/96 = 1.29
average mf latency per bank:
dram[0]:       4116      3906      3709      4018      3592      3439      3509      4236     18135      7471      7444      7617      7353      7496      4100      4268
dram[1]:       4253      4454      3834      4738      3724      4003      3731      4361      7830      9667      7919      9341      7036      8310      4747      4923
dram[2]:       3902      3595      3523      3898      3602      3624      3475      3411      7833      7930      8471      8643      6931      7396      4347      4356
dram[3]:       3945      3917      4276      3495      3386      3793      3942      3699      7632      7005      9366      9135      6540      8096      3987      4023
dram[4]:       4631      4224      4256      3817      4213      3710      3698      3353      8300      7044      7531      8021      7022      7412      5040      4283
dram[5]:       4428      4174      4196      4131      3986      3799      3663      3245      7532      7098      8139      8121      7584      6708      4334      4015
dram[6]:       3937      4036      3763      3769      3711      3221      3092      3333      7729      7092      8020      7698      8160      7032      4443      3694
dram[7]:       3744      3794      3553      3769      3688      3409      3573      3865      7822      8167      7228      8299      6480      7734      3838      4125
dram[8]:       4457      3916      3822      3633      3175      3616      3456      3501      7178      7534      7672      6770      7136      6105      4525      4086
dram[9]:       3835      3884      3661      3636      3821      3501      3459      3414      7943      8204      7745      7706      6828      7026      4201      4430
dram[10]:       4039      4077      3750      3823      3379      3646      3411      4045      7460      6368      7477      8402      6591      6096      4321      4327
dram[11]:       4233      4341      3709      3791      3721      3706      3319      3512      6827      8010      6914      7759      6336      7174      4007      4400
maximum mf latency per bank:
dram[0]:        696       780       721       768       721       839       714       868       878       880       739       893       698       738       720       879
dram[1]:        693       924       684       807       700       812       651       926       880       888       780       832       663       848       682       833
dram[2]:        734       758       727       697       691       716       727       763       784       784       740       769       688       699       720       771
dram[3]:        697       756       699       692       694       636       705       708       784       784       744       744       693       683       731       664
dram[4]:        840       682       846       757       889       766       901       763       926       880       908       740       898       678       951       726
dram[5]:        778       767       768       729       691       650       856       710       880       880       764       776       805       702       790       700
dram[6]:        703       755       847       701       722       767       765       720       784       784       744       744       744       687       737       802
dram[7]:        736       734       683       718       766       717       707       714       784       784       744       744       697       731       763       689
dram[8]:        784       651       830       654       759       749       771       678       868       868       737       704       722       738       727       728
dram[9]:        666       707       689       726       694       738       692       695       871       871       742       766       703       641       726       696
dram[10]:        650       704       751       739       677       621       739       652       784       784       647       630       701       718       628       631
dram[11]:        688       832       796       848       700       748       737       713       784       784       683       732       707       737       675       743
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235774 n_act=490 n_pre=474 n_ref_event=94369279462048 n_req=2175 n_rd=2148 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.01886
n_activity=28854 dram_eff=0.1562
bk0: 161a 237631i bk1: 173a 237122i bk2: 157a 237933i bk3: 150a 237986i bk4: 132a 237317i bk5: 163a 237033i bk6: 141a 237287i bk7: 115a 237747i bk8: 111a 237743i bk9: 129a 237673i bk10: 125a 237736i bk11: 133a 237809i bk12: 109a 237858i bk13: 116a 238044i bk14: 122a 237411i bk15: 111a 237741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778851
Row_Buffer_Locality_read = 0.784916
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.557189
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.247799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018863 
total_CMD = 238984 
util_bw = 4508 
Wasted_Col = 6724 
Wasted_Row = 4731 
Idle = 223021 

BW Util Bottlenecks: 
RCDc_limit = 6286 
RCDWRc_limit = 129 
WTRc_limit = 460 
RTWc_limit = 371 
CCDLc_limit = 974 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 447 
RTWc_limit_alone = 350 

Commands details: 
total_CMD = 238984 
n_nop = 235774 
Read = 2148 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 490 
n_pre = 474 
n_ref = 94369279462048 
n_req = 2175 
total_req = 2254 

Dual Bus Interface Util: 
issued_total_row = 964 
issued_total_col = 2254 
Row_Bus_Util =  0.004034 
CoL_Bus_Util = 0.009432 
Either_Row_CoL_Bus_Util = 0.013432 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002492 
queue_avg = 0.062305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0623054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235822 n_act=499 n_pre=483 n_ref_event=94369280321680 n_req=2126 n_rd=2099 n_rd_L2_A=0 n_write=0 n_wr_bk=103 bw_util=0.01843
n_activity=29659 dram_eff=0.1485
bk0: 147a 237614i bk1: 183a 237268i bk2: 156a 237245i bk3: 131a 238235i bk4: 133a 237622i bk5: 165a 237126i bk6: 121a 237336i bk7: 134a 237432i bk8: 118a 237928i bk9: 107a 237484i bk10: 119a 237856i bk11: 122a 238065i bk12: 119a 237541i bk13: 123a 237976i bk14: 104a 237735i bk15: 117a 237398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769520
Row_Buffer_Locality_read = 0.774655
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 1.515597
Bank_Level_Parallism_Col = 1.410709
Bank_Level_Parallism_Ready = 1.235586
write_to_read_ratio_blp_rw_average = 0.075447
GrpLevelPara = 1.314289 

BW Util details:
bwutil = 0.018428 
total_CMD = 238984 
util_bw = 4404 
Wasted_Col = 7015 
Wasted_Row = 5025 
Idle = 222540 

BW Util Bottlenecks: 
RCDc_limit = 6593 
RCDWRc_limit = 127 
WTRc_limit = 369 
RTWc_limit = 402 
CCDLc_limit = 1012 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 335 
RTWc_limit_alone = 373 

Commands details: 
total_CMD = 238984 
n_nop = 235822 
Read = 2099 
Write = 0 
L2_Alloc = 0 
L2_WB = 103 
n_act = 499 
n_pre = 483 
n_ref = 94369280321680 
n_req = 2126 
total_req = 2202 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 2202 
Row_Bus_Util =  0.004109 
CoL_Bus_Util = 0.009214 
Either_Row_CoL_Bus_Util = 0.013231 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.006958 
queue_avg = 0.051598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0515976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235712 n_act=518 n_pre=502 n_ref_event=0 n_req=2201 n_rd=2174 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.01907
n_activity=28867 dram_eff=0.1579
bk0: 155a 237597i bk1: 178a 237481i bk2: 170a 237966i bk3: 151a 237820i bk4: 153a 237164i bk5: 153a 237401i bk6: 149a 236935i bk7: 144a 236862i bk8: 113a 237452i bk9: 111a 237837i bk10: 115a 237700i bk11: 112a 237970i bk12: 118a 237731i bk13: 119a 237782i bk14: 111a 237663i bk15: 122a 237572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769196
Row_Buffer_Locality_read = 0.775069
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.628071
Bank_Level_Parallism_Col = 1.443005
Bank_Level_Parallism_Ready = 1.271113
write_to_read_ratio_blp_rw_average = 0.062608
GrpLevelPara = 1.346652 

BW Util details:
bwutil = 0.019072 
total_CMD = 238984 
util_bw = 4558 
Wasted_Col = 6889 
Wasted_Row = 4535 
Idle = 223002 

BW Util Bottlenecks: 
RCDc_limit = 6611 
RCDWRc_limit = 132 
WTRc_limit = 497 
RTWc_limit = 388 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 475 
RTWc_limit_alone = 367 

Commands details: 
total_CMD = 238984 
n_nop = 235712 
Read = 2174 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 518 
n_pre = 502 
n_ref = 0 
n_req = 2201 
total_req = 2279 

Dual Bus Interface Util: 
issued_total_row = 1020 
issued_total_col = 2279 
Row_Bus_Util =  0.004268 
CoL_Bus_Util = 0.009536 
Either_Row_CoL_Bus_Util = 0.013691 
Issued_on_Two_Bus_Simul_Util = 0.000113 
issued_two_Eff = 0.008252 
queue_avg = 0.058473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0584725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235909 n_act=492 n_pre=476 n_ref_event=0 n_req=2054 n_rd=2030 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.01779
n_activity=29283 dram_eff=0.1452
bk0: 159a 237397i bk1: 149a 237543i bk2: 138a 238267i bk3: 164a 237768i bk4: 153a 237210i bk5: 132a 237698i bk6: 128a 237350i bk7: 119a 237313i bk8: 111a 237867i bk9: 124a 237724i bk10: 92a 238122i bk11: 101a 237909i bk12: 126a 237916i bk13: 103a 237759i bk14: 112a 237791i bk15: 119a 237647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764362
Row_Buffer_Locality_read = 0.770936
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 1.494444
Bank_Level_Parallism_Col = 1.342308
Bank_Level_Parallism_Ready = 1.162011
write_to_read_ratio_blp_rw_average = 0.048358
GrpLevelPara = 1.269560 

BW Util details:
bwutil = 0.017792 
total_CMD = 238984 
util_bw = 4252 
Wasted_Col = 6648 
Wasted_Row = 4820 
Idle = 223264 

BW Util Bottlenecks: 
RCDc_limit = 6427 
RCDWRc_limit = 120 
WTRc_limit = 313 
RTWc_limit = 283 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 295 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 238984 
n_nop = 235909 
Read = 2030 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 2054 
total_req = 2126 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 2126 
Row_Bus_Util =  0.004050 
CoL_Bus_Util = 0.008896 
Either_Row_CoL_Bus_Util = 0.012867 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.006179 
queue_avg = 0.033437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0334374
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235771 n_act=484 n_pre=468 n_ref_event=0 n_req=2205 n_rd=2177 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.01912
n_activity=29358 dram_eff=0.1557
bk0: 158a 237975i bk1: 160a 237955i bk2: 155a 238056i bk3: 149a 237989i bk4: 136a 237737i bk5: 130a 237381i bk6: 129a 237341i bk7: 156a 236690i bk8: 123a 237537i bk9: 129a 237403i bk10: 141a 237567i bk11: 126a 238106i bk12: 133a 237624i bk13: 119a 237505i bk14: 112a 237865i bk15: 121a 237640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783673
Row_Buffer_Locality_read = 0.790997
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.531474
Bank_Level_Parallism_Col = 1.389633
Bank_Level_Parallism_Ready = 1.226464
write_to_read_ratio_blp_rw_average = 0.070641
GrpLevelPara = 1.302063 

BW Util details:
bwutil = 0.019123 
total_CMD = 238984 
util_bw = 4570 
Wasted_Col = 6820 
Wasted_Row = 4693 
Idle = 222901 

BW Util Bottlenecks: 
RCDc_limit = 6204 
RCDWRc_limit = 184 
WTRc_limit = 425 
RTWc_limit = 310 
CCDLc_limit = 932 
rwq = 0 
CCDLc_limit_alone = 896 
WTRc_limit_alone = 400 
RTWc_limit_alone = 299 

Commands details: 
total_CMD = 238984 
n_nop = 235771 
Read = 2177 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 484 
n_pre = 468 
n_ref = 0 
n_req = 2205 
total_req = 2285 

Dual Bus Interface Util: 
issued_total_row = 952 
issued_total_col = 2285 
Row_Bus_Util =  0.003984 
CoL_Bus_Util = 0.009561 
Either_Row_CoL_Bus_Util = 0.013444 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.007470 
queue_avg = 0.052606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.052606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235781 n_act=488 n_pre=472 n_ref_event=0 n_req=2175 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.01889
n_activity=29949 dram_eff=0.1507
bk0: 143a 237757i bk1: 165a 237592i bk2: 154a 238070i bk3: 143a 238135i bk4: 148a 237697i bk5: 126a 237816i bk6: 141a 237479i bk7: 153a 236537i bk8: 129a 237160i bk9: 127a 237585i bk10: 119a 237889i bk11: 116a 237969i bk12: 121a 237862i bk13: 118a 237745i bk14: 123a 237737i bk15: 121a 237578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780230
Row_Buffer_Locality_read = 0.785748
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 1.506601
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.259031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018888 
total_CMD = 238984 
util_bw = 4514 
Wasted_Col = 6738 
Wasted_Row = 4891 
Idle = 222841 

BW Util Bottlenecks: 
RCDc_limit = 6290 
RCDWRc_limit = 128 
WTRc_limit = 373 
RTWc_limit = 236 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 351 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 238984 
n_nop = 235781 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 2175 
total_req = 2257 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 2257 
Row_Bus_Util =  0.004017 
CoL_Bus_Util = 0.009444 
Either_Row_CoL_Bus_Util = 0.013403 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.004371 
queue_avg = 0.043538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0435385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235619 n_act=522 n_pre=506 n_ref_event=4568229571824690154 n_req=2261 n_rd=2230 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.01967
n_activity=30710 dram_eff=0.153
bk0: 171a 237576i bk1: 164a 237742i bk2: 165a 237172i bk3: 154a 237972i bk4: 147a 237419i bk5: 158a 237291i bk6: 159a 236759i bk7: 162a 236674i bk8: 115a 237303i bk9: 128a 237594i bk10: 122a 237966i bk11: 120a 237646i bk12: 102a 237903i bk13: 113a 238037i bk14: 128a 237718i bk15: 122a 237547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773552
Row_Buffer_Locality_read = 0.781166
Row_Buffer_Locality_write = 0.225806
Bank_Level_Parallism = 1.586046
Bank_Level_Parallism_Col = 1.441287
Bank_Level_Parallism_Ready = 1.231676
write_to_read_ratio_blp_rw_average = 0.085544
GrpLevelPara = 1.320883 

BW Util details:
bwutil = 0.019667 
total_CMD = 238984 
util_bw = 4700 
Wasted_Col = 7199 
Wasted_Row = 4986 
Idle = 222099 

BW Util Bottlenecks: 
RCDc_limit = 6585 
RCDWRc_limit = 171 
WTRc_limit = 395 
RTWc_limit = 537 
CCDLc_limit = 1040 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 361 
RTWc_limit_alone = 504 

Commands details: 
total_CMD = 238984 
n_nop = 235619 
Read = 2230 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 522 
n_pre = 506 
n_ref = 4568229571824690154 
n_req = 2261 
total_req = 2350 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 2350 
Row_Bus_Util =  0.004302 
CoL_Bus_Util = 0.009833 
Either_Row_CoL_Bus_Util = 0.014080 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.003863 
queue_avg = 0.088667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.088667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235748 n_act=482 n_pre=466 n_ref_event=0 n_req=2233 n_rd=2207 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.01934
n_activity=29400 dram_eff=0.1572
bk0: 173a 237777i bk1: 167a 237837i bk2: 176a 237987i bk3: 168a 238035i bk4: 158a 237436i bk5: 152a 237399i bk6: 130a 237106i bk7: 126a 237450i bk8: 109a 237632i bk9: 108a 237728i bk10: 135a 237819i bk11: 116a 238018i bk12: 128a 237580i bk13: 103a 237894i bk14: 136a 237248i bk15: 122a 237797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789521
Row_Buffer_Locality_read = 0.795650
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.545387
Bank_Level_Parallism_Col = 1.393955
Bank_Level_Parallism_Ready = 1.221888
write_to_read_ratio_blp_rw_average = 0.058017
GrpLevelPara = 1.305671 

BW Util details:
bwutil = 0.019340 
total_CMD = 238984 
util_bw = 4622 
Wasted_Col = 6476 
Wasted_Row = 4658 
Idle = 223228 

BW Util Bottlenecks: 
RCDc_limit = 6086 
RCDWRc_limit = 153 
WTRc_limit = 335 
RTWc_limit = 238 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 908 
WTRc_limit_alone = 331 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 238984 
n_nop = 235748 
Read = 2207 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 482 
n_pre = 466 
n_ref = 0 
n_req = 2233 
total_req = 2311 

Dual Bus Interface Util: 
issued_total_row = 948 
issued_total_col = 2311 
Row_Bus_Util =  0.003967 
CoL_Bus_Util = 0.009670 
Either_Row_CoL_Bus_Util = 0.013541 
Issued_on_Two_Bus_Simul_Util = 0.000096 
issued_two_Eff = 0.007108 
queue_avg = 0.044886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0448859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235635 n_act=530 n_pre=514 n_ref_event=0 n_req=2239 n_rd=2208 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.01949
n_activity=30370 dram_eff=0.1534
bk0: 149a 237929i bk1: 160a 237633i bk2: 157a 237743i bk3: 156a 237723i bk4: 167a 236575i bk5: 132a 237563i bk6: 151a 237050i bk7: 144a 236713i bk8: 125a 237141i bk9: 120a 237404i bk10: 122a 237658i bk11: 139a 237543i bk12: 121a 237839i bk13: 136a 237603i bk14: 112a 238207i bk15: 117a 237721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767307
Row_Buffer_Locality_read = 0.774004
Row_Buffer_Locality_write = 0.290323
Bank_Level_Parallism = 1.603044
Bank_Level_Parallism_Col = 1.449329
Bank_Level_Parallism_Ready = 1.321292
write_to_read_ratio_blp_rw_average = 0.078677
GrpLevelPara = 1.314492 

BW Util details:
bwutil = 0.019491 
total_CMD = 238984 
util_bw = 4658 
Wasted_Col = 7279 
Wasted_Row = 4893 
Idle = 222154 

BW Util Bottlenecks: 
RCDc_limit = 6725 
RCDWRc_limit = 168 
WTRc_limit = 492 
RTWc_limit = 414 
CCDLc_limit = 996 
rwq = 0 
CCDLc_limit_alone = 942 
WTRc_limit_alone = 452 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 238984 
n_nop = 235635 
Read = 2208 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 2239 
total_req = 2329 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 2329 
Row_Bus_Util =  0.004368 
CoL_Bus_Util = 0.009745 
Either_Row_CoL_Bus_Util = 0.014013 
Issued_on_Two_Bus_Simul_Util = 0.000100 
issued_two_Eff = 0.007166 
queue_avg = 0.051150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0511499
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235749 n_act=511 n_pre=495 n_ref_event=0 n_req=2168 n_rd=2141 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.0188
n_activity=29592 dram_eff=0.1519
bk0: 161a 237405i bk1: 166a 237530i bk2: 156a 237930i bk3: 168a 237966i bk4: 142a 237318i bk5: 151a 237525i bk6: 130a 237405i bk7: 139a 237183i bk8: 113a 237428i bk9: 109a 237779i bk10: 127a 237674i bk11: 122a 237884i bk12: 122a 237725i bk13: 116a 237991i bk14: 109a 237600i bk15: 110a 237667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770295
Row_Buffer_Locality_read = 0.776740
Row_Buffer_Locality_write = 0.259259
Bank_Level_Parallism = 1.517324
Bank_Level_Parallism_Col = 1.330900
Bank_Level_Parallism_Ready = 1.182662
write_to_read_ratio_blp_rw_average = 0.062835
GrpLevelPara = 1.251899 

BW Util details:
bwutil = 0.018805 
total_CMD = 238984 
util_bw = 4494 
Wasted_Col = 7110 
Wasted_Row = 4812 
Idle = 222568 

BW Util Bottlenecks: 
RCDc_limit = 6693 
RCDWRc_limit = 142 
WTRc_limit = 449 
RTWc_limit = 295 
CCDLc_limit = 958 
rwq = 0 
CCDLc_limit_alone = 900 
WTRc_limit_alone = 404 
RTWc_limit_alone = 282 

Commands details: 
total_CMD = 238984 
n_nop = 235749 
Read = 2141 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 511 
n_pre = 495 
n_ref = 0 
n_req = 2168 
total_req = 2247 

Dual Bus Interface Util: 
issued_total_row = 1006 
issued_total_col = 2247 
Row_Bus_Util =  0.004209 
CoL_Bus_Util = 0.009402 
Either_Row_CoL_Bus_Util = 0.013536 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005564 
queue_avg = 0.039342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0393415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235879 n_act=471 n_pre=455 n_ref_event=0 n_req=2124 n_rd=2099 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.01839
n_activity=28363 dram_eff=0.155
bk0: 155a 237682i bk1: 160a 237656i bk2: 152a 237802i bk3: 142a 238025i bk4: 145a 237548i bk5: 147a 237774i bk6: 137a 237243i bk7: 112a 237736i bk8: 112a 237733i bk9: 141a 237507i bk10: 126a 237619i bk11: 110a 237952i bk12: 116a 237933i bk13: 137a 237881i bk14: 102a 237925i bk15: 105a 237755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783427
Row_Buffer_Locality_read = 0.787041
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 1.498305
Bank_Level_Parallism_Col = 1.346060
Bank_Level_Parallism_Ready = 1.176947
write_to_read_ratio_blp_rw_average = 0.051155
GrpLevelPara = 1.282284 

BW Util details:
bwutil = 0.018395 
total_CMD = 238984 
util_bw = 4396 
Wasted_Col = 6437 
Wasted_Row = 4566 
Idle = 223585 

BW Util Bottlenecks: 
RCDc_limit = 6152 
RCDWRc_limit = 85 
WTRc_limit = 389 
RTWc_limit = 200 
CCDLc_limit = 956 
rwq = 0 
CCDLc_limit_alone = 927 
WTRc_limit_alone = 364 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 238984 
n_nop = 235879 
Read = 2099 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 471 
n_pre = 455 
n_ref = 0 
n_req = 2124 
total_req = 2198 

Dual Bus Interface Util: 
issued_total_row = 926 
issued_total_col = 2198 
Row_Bus_Util =  0.003875 
CoL_Bus_Util = 0.009197 
Either_Row_CoL_Bus_Util = 0.012993 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.006119 
queue_avg = 0.039475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0394754
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238984 n_nop=235714 n_act=496 n_pre=480 n_ref_event=0 n_req=2223 n_rd=2191 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.01937
n_activity=29317 dram_eff=0.1579
bk0: 151a 237817i bk1: 154a 237260i bk2: 147a 237882i bk3: 171a 237958i bk4: 148a 237335i bk5: 152a 237466i bk6: 123a 237159i bk7: 141a 237440i bk8: 131a 237594i bk9: 118a 237246i bk10: 135a 237544i bk11: 131a 237733i bk12: 128a 237615i bk13: 118a 238125i bk14: 129a 237562i bk15: 114a 237740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781377
Row_Buffer_Locality_read = 0.789594
Row_Buffer_Locality_write = 0.218750
Bank_Level_Parallism = 1.578274
Bank_Level_Parallism_Col = 1.463568
Bank_Level_Parallism_Ready = 1.297089
write_to_read_ratio_blp_rw_average = 0.086450
GrpLevelPara = 1.355322 

BW Util details:
bwutil = 0.019374 
total_CMD = 238984 
util_bw = 4630 
Wasted_Col = 6804 
Wasted_Row = 4775 
Idle = 222775 

BW Util Bottlenecks: 
RCDc_limit = 6312 
RCDWRc_limit = 189 
WTRc_limit = 370 
RTWc_limit = 465 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 358 
RTWc_limit_alone = 449 

Commands details: 
total_CMD = 238984 
n_nop = 235714 
Read = 2191 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 496 
n_pre = 480 
n_ref = 0 
n_req = 2223 
total_req = 2315 

Dual Bus Interface Util: 
issued_total_row = 976 
issued_total_col = 2315 
Row_Bus_Util =  0.004084 
CoL_Bus_Util = 0.009687 
Either_Row_CoL_Bus_Util = 0.013683 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.006422 
queue_avg = 0.050911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0509114

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23946, Miss = 1058, Miss_rate = 0.044, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 20995, Miss = 1140, Miss_rate = 0.054, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[2]: Access = 21035, Miss = 1056, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20876, Miss = 1093, Miss_rate = 0.052, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 20762, Miss = 1084, Miss_rate = 0.052, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 20984, Miss = 1119, Miss_rate = 0.053, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 20340, Miss = 1019, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20113, Miss = 1011, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20882, Miss = 1087, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21076, Miss = 1137, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20587, Miss = 1078, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20706, Miss = 1090, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 20894, Miss = 1147, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21014, Miss = 1197, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 21119, Miss = 1152, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20796, Miss = 1062, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20850, Miss = 1129, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20584, Miss = 1117, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 20717, Miss = 1060, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 20710, Miss = 1121, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20243, Miss = 1045, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 20874, Miss = 1054, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20621, Miss = 1104, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21194, Miss = 1153, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501918
L2_total_cache_misses = 26313
L2_total_cache_miss_rate = 0.0524
L2_total_cache_pending_hits = 292
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13278
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 435
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.149
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=501918
icnt_total_pkts_simt_to_mem=501652
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 91.6205
	minimum = 5
	maximum = 475
Network latency average = 50.0414
	minimum = 5
	maximum = 208
Slowest packet = 284237
Flit latency average = 50.0414
	minimum = 5
	maximum = 208
Slowest flit = 309477
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.370427
	minimum = 0.28461 (at node 34)
	maximum = 0.62198 (at node 5)
Accepted packet rate average = 0.370427
	minimum = 0.28461 (at node 34)
	maximum = 0.62198 (at node 5)
Injected flit rate average = 0.370427
	minimum = 0.28461 (at node 34)
	maximum = 0.62198 (at node 5)
Accepted flit rate average= 0.370427
	minimum = 0.28461 (at node 34)
	maximum = 0.62198 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.5955 (11 samples)
	minimum = 5 (11 samples)
	maximum = 167.818 (11 samples)
Network latency average = 18.1584 (11 samples)
	minimum = 5 (11 samples)
	maximum = 110 (11 samples)
Flit latency average = 18.1584 (11 samples)
	minimum = 5 (11 samples)
	maximum = 110 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.106254 (11 samples)
	minimum = 0.0744848 (11 samples)
	maximum = 0.254023 (11 samples)
Accepted packet rate average = 0.106254 (11 samples)
	minimum = 0.0744848 (11 samples)
	maximum = 0.254489 (11 samples)
Injected flit rate average = 0.106254 (11 samples)
	minimum = 0.0744848 (11 samples)
	maximum = 0.254023 (11 samples)
Accepted flit rate average = 0.106254 (11 samples)
	minimum = 0.0744848 (11 samples)
	maximum = 0.254489 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 329001 (inst/sec)
gpgpu_simulation_rate = 2959 (cycle/sec)
gpgpu_silicon_slowdown = 282865x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3370
gpu_sim_insn = 1431682
gpu_ipc =     424.8315
gpu_tot_sim_cycle = 136554
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =     118.9035
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.9455% 
gpu_tot_occupancy = 53.8354% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0386
partiton_level_parallism_total  =       3.7486
partiton_level_parallism_util =       3.7786
partiton_level_parallism_util_total  =       5.6399
L2_BW  =      81.3852 GB/Sec
L2_BW_total  =     100.4558 GB/Sec
gpu_total_sim_rate=345462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 643503
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1469, 1210, 1441, 1604, 1292, 1321, 1427, 1260, 1394, 1577, 1418, 1509, 1376, 1597, 1090, 1693, 1843, 1626, 1675, 1498, 1527, 2017, 1287, 1831, 1610, 1624, 1521, 1393, 1606, 1596, 1614, 1361, 1530, 1616, 1159, 1658, 1193, 1042, 1347, 1357, 1312, 1176, 1492, 1231, 1503, 1245, 1055, 1418, 1120, 1428, 1630, 1423, 1287, 1202, 1543, 1396, 1101, 1022, 1504, 1271, 1462, 1319, 1638, 1312, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 254020
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:605236	W0_Idle:879715	W0_Scoreboard:3578221	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:239760	WS1:241272	WS2:240433	WS3:242776	
dual_issue_nums: WS0:32445	WS1:32420	WS2:32309	WS3:32409	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 951 
max_icnt2mem_latency = 751 
maxmrqlatency = 360 
max_icnt2sh_latency = 341 
averagemflatency = 275 
avg_icnt2mem_latency = 118 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 29 
mrq_lat_table:21438 	761 	667 	955 	1853 	420 	56 	23 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	259995 	220280 	31547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	109158 	71292 	26301 	34146 	62954 	128949 	76944 	2148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	192964 	122974 	68377 	57696 	49980 	17515 	2316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	212 	54 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        32        30        30        26        30        25        32        19        21        34        31        19        25        13         9 
dram[1]:        32        36        27        19        23        38        22        30        23        22        24        22        21        24        15        17 
dram[2]:        25        28        24        28        24        23        32        26        18        23        29        29        19        24        12        10 
dram[3]:        38        30        25        27        33        32        22        24        21        19        20        22        34        20        12        14 
dram[4]:        38        31        26        26        33        30        18        31        26        18        34        38        31        21        13        16 
dram[5]:        24        30        29        27        28        23        33        24        17        22        24        30        20        18        13        10 
dram[6]:        30        30        29        26        27        25        28        32        16        21        30        21        21        20        14        16 
dram[7]:        31        28        29        25        24        30        28        28        24        24        35        24        22        19        10        15 
dram[8]:        30        27        32        26        23        23        29        31        15        23        33        33        18        20        13        12 
dram[9]:        18        29        31        34        32        28        27        23        17        18        31        28        16        17        12        11 
dram[10]:        30        27        23        25        28        24        26        24        16        24        24        29        28        35        13        14 
dram[11]:        30        30        25        25        29        32        29        25        20        15        31        33        20        27        12        18 
maximum service time to same row:
dram[0]:      9308      8746     16350     16395     14876      8306      5260     17144      6253      8211      4341      5757      5255      7638     12965     12498 
dram[1]:     12408      8898     16064     16403     14477      8797      9720      7290      8264      4506      5884      5265      5429      7278     12704     10966 
dram[2]:      8755      9556     16390     16381      9820     10140      4126      7672      9956      5857      6433      6461      5996      8950     12720     11803 
dram[3]:      7663     12382     16375     16213     10854     14636      6705      5522      5575      5295      5575      4708      8748      5734     12556     10309 
dram[4]:     11079     12106     16340     14634      6466     11923      8185      5190      7289      7976      4214      7430      7102      7053     12586     12521 
dram[5]:      7585      6487     16339     16248      9865     10860      7092      4750      3966      6338      6117      7584      7178      5335     10623     11823 
dram[6]:     12046      8803     15989     16313      7800      9059      4503      4216      4468      6959      6847      6645      8056      8438     13175     10860 
dram[7]:      8810      7781     16349     16324      9309      7711      8487      4889      3504      6672      6168      6098      6059      6407      9664     13217 
dram[8]:     12879     11019     16299     16309     12690     14811      7222      5355      3937      6600      6694      7525      7220      6185     13315     11037 
dram[9]:      7783      9074     16284     16291     16728     16859      7080      7990      4522      6091      4334      5649      6053      7244     13322     13096 
dram[10]:      9208      8819     16338     16601     15461      8927      7330     10253      5120      9045      5791      6339      7393      5543      8184     12277 
dram[11]:      8814     11319     16304     15995     15169     14752     10037     10263      4384      4578      4380      5111      7980      6067     13544     12147 
average row accesses per activate:
dram[0]:  5.750000  4.350000  6.826087  7.142857  3.805556  3.930233  3.894737  5.304348  3.964286  4.161290  4.166667  4.925926  3.892857  4.833333  3.588235  4.148148 
dram[1]:  4.900000  4.692307  4.937500  7.705883  4.451613  3.717391  3.368421  4.862069  5.363636  3.147059  4.407407  5.545455  3.500000  5.347826  3.851852  3.000000 
dram[2]:  4.696970  5.774194  7.391304  5.807693  3.853658  5.233333  3.568182  3.731707  3.645161  4.826087  3.833333  4.480000  3.806452  3.718750  3.363636  3.588235 
dram[3]:  4.416667  4.656250  9.200000  5.290323  4.051282  5.074074  3.375000  3.230769  4.269231  3.757576  4.600000  3.884615  5.040000  3.121212  3.862069  3.606061 
dram[4]:  7.523809  7.272727  7.750000  6.818182  5.222222  3.648649  3.805556  3.510638  3.617647  3.583333  4.272727  6.300000  4.433333  3.305556  4.307693  4.033333 
dram[5]:  4.931035  4.714286  8.105263  7.944445  5.066667  4.678571  4.545455  3.240000  3.146342  4.233333  4.760000  5.043478  4.840000  4.068965  4.555555  3.388889 
dram[6]:  5.700000  6.074074  6.640000  6.416667  4.342857  4.000000  3.380000  3.448980  3.194444  4.266667  4.880000  3.636364  4.434783  4.708333  4.740741  3.757576 
dram[7]:  6.920000  6.423077  8.380953  7.636364  4.794117  4.243243  3.450000  4.290323  3.758621  4.000000  4.655172  5.043478  3.657143  3.678571  3.512820  5.083333 
dram[8]:  7.095238  5.551724  5.413793  4.875000  3.070175  4.312500  3.785714  3.040000  3.472222  3.750000  4.357143  4.633333  5.041667  4.387097  6.222222  3.900000 
dram[9]:  4.351351  5.060606  6.500000  7.000000  4.083333  5.233333  3.833333  3.560976  3.323529  4.192307  3.968750  4.692307  3.935484  4.833333  3.303030  3.548387 
dram[10]:  5.535714  5.714286  5.629630  6.761905  5.033333  5.428571  3.625000  4.214286  3.733333  4.028572  3.937500  4.400000  4.461538  5.269231  3.777778  3.620690 
dram[11]:  5.392857  5.379310  5.880000  8.190476  4.162162  4.485714  3.694444  4.515152  4.851852  3.025641  3.750000  4.366667  4.413793  6.210526  4.031250  3.800000 
average row locality = 26184/5865 = 4.464450
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       173       157       150       132       163       141       115       111       129       125       133       109       116       122       111 
dram[1]:       147       183       156       131       133       165       121       134       118       107       119       122       119       123       104       117 
dram[2]:       155       178       170       151       153       153       149       144       113       111       115       112       118       119       111       122 
dram[3]:       159       149       138       164       153       132       128       119       111       124        92       101       126       103       112       119 
dram[4]:       158       160       155       149       136       130       129       156       123       129       141       126       133       119       112       121 
dram[5]:       143       165       154       143       148       126       141       153       129       127       119       116       121       118       123       121 
dram[6]:       171       164       165       154       147       158       159       162       115       128       122       120       102       113       128       122 
dram[7]:       173       167       176       168       158       152       130       126       109       108       135       116       128       103       136       122 
dram[8]:       149       160       157       156       167       132       151       144       125       120       122       139       121       136       112       117 
dram[9]:       161       166       156       168       142       151       130       139       113       109       127       122       122       116       109       110 
dram[10]:       155       160       152       142       145       147       137       112       112       141       126       110       116       137       102       105 
dram[11]:       151       154       147       171       148       152       123       141       131       118       135       131       128       118       129       114 
total dram reads = 25851
bank skew: 183/92 = 1.99
chip skew: 2230/2030 = 1.10
number of total write accesses:
dram[0]:         0         3         0         0        20        23        28        28         0         0         0         0         0         0         0         4 
dram[1]:         0         0         5         0        20        22        28        28         0         0         0         0         0         0         0         0 
dram[2]:         0         4         0         0        20        16        32        33         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        20        28        28         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1        20        20        32        35         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20        35        35         0         0         0         0         0         0         0         4 
dram[6]:         0         0         2         0        20        23        39        28         0         0         0         0         0         0         0         8 
dram[7]:         0         0         0         0        20        20        32        28         0         0         0         0         0         0         4         0 
dram[8]:         0         4         0         0        29        24        32        32         0         0         0         0         0         0         0         0 
dram[9]:         0         2         0         0        20        24        32        28         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        23        20        32        24         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         2        24        20        40        32         0         0         0         0         0         0         0         0 
total dram writes = 1302
min_bank_accesses = 0!
chip skew: 124/96 = 1.29
average mf latency per bank:
dram[0]:       4116      3906      3709      4018      3631      3466      3597      4342     25675      7784      7701      7844      7452      7592      4100      4268
dram[1]:       4253      4454      3834      4738      3759      4033      3842      4466      8177     10061      8178      9612      7128      8408      4747      4923
dram[2]:       3902      3595      3523      3898      3628      3650      3550      3487      8175      8274      8702      8886      7016      7478      4347      4356
dram[3]:       3945      3917      4276      3495      3411      3823      4034      3802      7991      7345      9665      9422      6622      8202      3987      4023
dram[4]:       4631      4224      4256      3817      4254      3745      3791      3432      8659      7379      7719      8243      7103      7506      5040      4283
dram[5]:       4428      4174      4196      4131      4018      3838      3748      3332      7891      7473      8387      8386      7680      6809      4334      4015
dram[6]:       3937      4036      3763      3769      3734      3242      3165      3407      8062      7393      8221      7898      8274      7136      4443      3694
dram[7]:       3744      3794      3553      3769      3711      3437      3661      3963      8185      8556      7415      8533      6577      7855      3838      4125
dram[8]:       4457      3916      3822      3633      3202      3654      3543      3593      7534      7889      7898      6961      7223      6186      4525      4086
dram[9]:       3835      3884      3661      3636      3858      3536      3563      3517      8326      8625      7970      7945      6925      7136      4201      4430
dram[10]:       4039      4077      3750      3823      3414      3676      3500      4157      7786      6635      7669      8612      6672      6165      4321      4327
dram[11]:       4233      4341      3709      3791      3750      3738      3416      3603      7127      8361      7097      7961      6420      7271      4007      4400
maximum mf latency per bank:
dram[0]:        696       780       721       768       721       839       714       868       880       880       839       893       698       738       720       879
dram[1]:        693       924       684       807       700       812       651       926       880       888       780       832       663       848       682       833
dram[2]:        734       758       727       697       691       716       727       763       788       787       740       769       688       699       720       771
dram[3]:        697       756       699       692       694       636       705       708       788       794       744       744       693       683       731       664
dram[4]:        840       682       846       757       889       766       901       763       926       880       908       740       898       678       951       726
dram[5]:        778       767       768       729       691       650       856       710       880       880       764       778       805       702       790       700
dram[6]:        703       755       847       701       722       767       765       720       794       800       744       744       744       687       737       802
dram[7]:        736       734       683       718       766       717       707       714       800       800       744       744       697       731       763       689
dram[8]:        784       651       830       654       759       749       771       678       880       880       737       706       722       738       727       728
dram[9]:        666       707       689       726       694       738       692       695       880       880       742       766       703       653       726       696
dram[10]:        650       704       751       739       677       621       739       652       800       800       769       704       701       718       628       631
dram[11]:        688       832       796       848       700       748       737       713       800       800       707       769       707       737       675       743
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241820 n_act=490 n_pre=474 n_ref_event=94369279462048 n_req=2175 n_rd=2148 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.0184
n_activity=28854 dram_eff=0.1562
bk0: 161a 243677i bk1: 173a 243168i bk2: 157a 243979i bk3: 150a 244032i bk4: 132a 243363i bk5: 163a 243079i bk6: 141a 243333i bk7: 115a 243793i bk8: 111a 243789i bk9: 129a 243719i bk10: 125a 243782i bk11: 133a 243855i bk12: 109a 243904i bk13: 116a 244090i bk14: 122a 243457i bk15: 111a 243787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778851
Row_Buffer_Locality_read = 0.784916
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.557189
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.247799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018398 
total_CMD = 245030 
util_bw = 4508 
Wasted_Col = 6724 
Wasted_Row = 4731 
Idle = 229067 

BW Util Bottlenecks: 
RCDc_limit = 6286 
RCDWRc_limit = 129 
WTRc_limit = 460 
RTWc_limit = 371 
CCDLc_limit = 974 
rwq = 0 
CCDLc_limit_alone = 940 
WTRc_limit_alone = 447 
RTWc_limit_alone = 350 

Commands details: 
total_CMD = 245030 
n_nop = 241820 
Read = 2148 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 490 
n_pre = 474 
n_ref = 94369279462048 
n_req = 2175 
total_req = 2254 

Dual Bus Interface Util: 
issued_total_row = 964 
issued_total_col = 2254 
Row_Bus_Util =  0.003934 
CoL_Bus_Util = 0.009199 
Either_Row_CoL_Bus_Util = 0.013100 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.002492 
queue_avg = 0.060768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0607681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241868 n_act=499 n_pre=483 n_ref_event=94369280321680 n_req=2126 n_rd=2099 n_rd_L2_A=0 n_write=0 n_wr_bk=103 bw_util=0.01797
n_activity=29659 dram_eff=0.1485
bk0: 147a 243660i bk1: 183a 243314i bk2: 156a 243291i bk3: 131a 244281i bk4: 133a 243668i bk5: 165a 243172i bk6: 121a 243382i bk7: 134a 243478i bk8: 118a 243974i bk9: 107a 243530i bk10: 119a 243902i bk11: 122a 244111i bk12: 119a 243587i bk13: 123a 244022i bk14: 104a 243781i bk15: 117a 243444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769520
Row_Buffer_Locality_read = 0.774655
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 1.515597
Bank_Level_Parallism_Col = 1.410709
Bank_Level_Parallism_Ready = 1.235586
write_to_read_ratio_blp_rw_average = 0.075447
GrpLevelPara = 1.314289 

BW Util details:
bwutil = 0.017973 
total_CMD = 245030 
util_bw = 4404 
Wasted_Col = 7015 
Wasted_Row = 5025 
Idle = 228586 

BW Util Bottlenecks: 
RCDc_limit = 6593 
RCDWRc_limit = 127 
WTRc_limit = 369 
RTWc_limit = 402 
CCDLc_limit = 1012 
rwq = 0 
CCDLc_limit_alone = 949 
WTRc_limit_alone = 335 
RTWc_limit_alone = 373 

Commands details: 
total_CMD = 245030 
n_nop = 241868 
Read = 2099 
Write = 0 
L2_Alloc = 0 
L2_WB = 103 
n_act = 499 
n_pre = 483 
n_ref = 94369280321680 
n_req = 2126 
total_req = 2202 

Dual Bus Interface Util: 
issued_total_row = 982 
issued_total_col = 2202 
Row_Bus_Util =  0.004008 
CoL_Bus_Util = 0.008987 
Either_Row_CoL_Bus_Util = 0.012905 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006958 
queue_avg = 0.050324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0503245
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241758 n_act=518 n_pre=502 n_ref_event=0 n_req=2201 n_rd=2174 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.0186
n_activity=28867 dram_eff=0.1579
bk0: 155a 243643i bk1: 178a 243527i bk2: 170a 244012i bk3: 151a 243866i bk4: 153a 243210i bk5: 153a 243447i bk6: 149a 242981i bk7: 144a 242908i bk8: 113a 243498i bk9: 111a 243883i bk10: 115a 243746i bk11: 112a 244016i bk12: 118a 243777i bk13: 119a 243828i bk14: 111a 243709i bk15: 122a 243618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769196
Row_Buffer_Locality_read = 0.775069
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.628071
Bank_Level_Parallism_Col = 1.443005
Bank_Level_Parallism_Ready = 1.271113
write_to_read_ratio_blp_rw_average = 0.062608
GrpLevelPara = 1.346652 

BW Util details:
bwutil = 0.018602 
total_CMD = 245030 
util_bw = 4558 
Wasted_Col = 6889 
Wasted_Row = 4535 
Idle = 229048 

BW Util Bottlenecks: 
RCDc_limit = 6611 
RCDWRc_limit = 132 
WTRc_limit = 497 
RTWc_limit = 388 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 475 
RTWc_limit_alone = 367 

Commands details: 
total_CMD = 245030 
n_nop = 241758 
Read = 2174 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 518 
n_pre = 502 
n_ref = 0 
n_req = 2201 
total_req = 2279 

Dual Bus Interface Util: 
issued_total_row = 1020 
issued_total_col = 2279 
Row_Bus_Util =  0.004163 
CoL_Bus_Util = 0.009301 
Either_Row_CoL_Bus_Util = 0.013353 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.008252 
queue_avg = 0.057030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0570298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241955 n_act=492 n_pre=476 n_ref_event=0 n_req=2054 n_rd=2030 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.01735
n_activity=29283 dram_eff=0.1452
bk0: 159a 243443i bk1: 149a 243589i bk2: 138a 244313i bk3: 164a 243814i bk4: 153a 243256i bk5: 132a 243744i bk6: 128a 243396i bk7: 119a 243359i bk8: 111a 243913i bk9: 124a 243770i bk10: 92a 244168i bk11: 101a 243955i bk12: 126a 243962i bk13: 103a 243805i bk14: 112a 243837i bk15: 119a 243693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764362
Row_Buffer_Locality_read = 0.770936
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 1.494444
Bank_Level_Parallism_Col = 1.342308
Bank_Level_Parallism_Ready = 1.162011
write_to_read_ratio_blp_rw_average = 0.048358
GrpLevelPara = 1.269560 

BW Util details:
bwutil = 0.017353 
total_CMD = 245030 
util_bw = 4252 
Wasted_Col = 6648 
Wasted_Row = 4820 
Idle = 229310 

BW Util Bottlenecks: 
RCDc_limit = 6427 
RCDWRc_limit = 120 
WTRc_limit = 313 
RTWc_limit = 283 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 855 
WTRc_limit_alone = 295 
RTWc_limit_alone = 276 

Commands details: 
total_CMD = 245030 
n_nop = 241955 
Read = 2030 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 492 
n_pre = 476 
n_ref = 0 
n_req = 2054 
total_req = 2126 

Dual Bus Interface Util: 
issued_total_row = 968 
issued_total_col = 2126 
Row_Bus_Util =  0.003951 
CoL_Bus_Util = 0.008676 
Either_Row_CoL_Bus_Util = 0.012549 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.006179 
queue_avg = 0.032612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0326123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241817 n_act=484 n_pre=468 n_ref_event=0 n_req=2205 n_rd=2177 n_rd_L2_A=0 n_write=0 n_wr_bk=108 bw_util=0.01865
n_activity=29358 dram_eff=0.1557
bk0: 158a 244021i bk1: 160a 244001i bk2: 155a 244102i bk3: 149a 244035i bk4: 136a 243783i bk5: 130a 243427i bk6: 129a 243387i bk7: 156a 242736i bk8: 123a 243583i bk9: 129a 243449i bk10: 141a 243613i bk11: 126a 244152i bk12: 133a 243670i bk13: 119a 243551i bk14: 112a 243911i bk15: 121a 243686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783673
Row_Buffer_Locality_read = 0.790997
Row_Buffer_Locality_write = 0.214286
Bank_Level_Parallism = 1.531474
Bank_Level_Parallism_Col = 1.389633
Bank_Level_Parallism_Ready = 1.226464
write_to_read_ratio_blp_rw_average = 0.070641
GrpLevelPara = 1.302063 

BW Util details:
bwutil = 0.018651 
total_CMD = 245030 
util_bw = 4570 
Wasted_Col = 6820 
Wasted_Row = 4693 
Idle = 228947 

BW Util Bottlenecks: 
RCDc_limit = 6204 
RCDWRc_limit = 184 
WTRc_limit = 425 
RTWc_limit = 310 
CCDLc_limit = 932 
rwq = 0 
CCDLc_limit_alone = 896 
WTRc_limit_alone = 400 
RTWc_limit_alone = 299 

Commands details: 
total_CMD = 245030 
n_nop = 241817 
Read = 2177 
Write = 0 
L2_Alloc = 0 
L2_WB = 108 
n_act = 484 
n_pre = 468 
n_ref = 0 
n_req = 2205 
total_req = 2285 

Dual Bus Interface Util: 
issued_total_row = 952 
issued_total_col = 2285 
Row_Bus_Util =  0.003885 
CoL_Bus_Util = 0.009325 
Either_Row_CoL_Bus_Util = 0.013113 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007470 
queue_avg = 0.051308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.051308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241827 n_act=488 n_pre=472 n_ref_event=0 n_req=2175 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.01842
n_activity=29949 dram_eff=0.1507
bk0: 143a 243803i bk1: 165a 243638i bk2: 154a 244116i bk3: 143a 244181i bk4: 148a 243743i bk5: 126a 243862i bk6: 141a 243525i bk7: 153a 242583i bk8: 129a 243206i bk9: 127a 243631i bk10: 119a 243935i bk11: 116a 244015i bk12: 121a 243908i bk13: 118a 243791i bk14: 123a 243783i bk15: 121a 243624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780230
Row_Buffer_Locality_read = 0.785748
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 1.506601
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.259031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018422 
total_CMD = 245030 
util_bw = 4514 
Wasted_Col = 6738 
Wasted_Row = 4891 
Idle = 228887 

BW Util Bottlenecks: 
RCDc_limit = 6290 
RCDWRc_limit = 128 
WTRc_limit = 373 
RTWc_limit = 236 
CCDLc_limit = 910 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 351 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 245030 
n_nop = 241827 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 488 
n_pre = 472 
n_ref = 0 
n_req = 2175 
total_req = 2257 

Dual Bus Interface Util: 
issued_total_row = 960 
issued_total_col = 2257 
Row_Bus_Util =  0.003918 
CoL_Bus_Util = 0.009211 
Either_Row_CoL_Bus_Util = 0.013072 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.004371 
queue_avg = 0.042464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0424642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241665 n_act=522 n_pre=506 n_ref_event=4568229571824690154 n_req=2261 n_rd=2230 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.01918
n_activity=30710 dram_eff=0.153
bk0: 171a 243622i bk1: 164a 243788i bk2: 165a 243218i bk3: 154a 244018i bk4: 147a 243465i bk5: 158a 243337i bk6: 159a 242805i bk7: 162a 242720i bk8: 115a 243349i bk9: 128a 243640i bk10: 122a 244012i bk11: 120a 243692i bk12: 102a 243949i bk13: 113a 244083i bk14: 128a 243764i bk15: 122a 243593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773552
Row_Buffer_Locality_read = 0.781166
Row_Buffer_Locality_write = 0.225806
Bank_Level_Parallism = 1.586046
Bank_Level_Parallism_Col = 1.441287
Bank_Level_Parallism_Ready = 1.231676
write_to_read_ratio_blp_rw_average = 0.085544
GrpLevelPara = 1.320883 

BW Util details:
bwutil = 0.019181 
total_CMD = 245030 
util_bw = 4700 
Wasted_Col = 7199 
Wasted_Row = 4986 
Idle = 228145 

BW Util Bottlenecks: 
RCDc_limit = 6585 
RCDWRc_limit = 171 
WTRc_limit = 395 
RTWc_limit = 537 
CCDLc_limit = 1040 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 361 
RTWc_limit_alone = 504 

Commands details: 
total_CMD = 245030 
n_nop = 241665 
Read = 2230 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 522 
n_pre = 506 
n_ref = 4568229571824690154 
n_req = 2261 
total_req = 2350 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 2350 
Row_Bus_Util =  0.004195 
CoL_Bus_Util = 0.009591 
Either_Row_CoL_Bus_Util = 0.013733 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.003863 
queue_avg = 0.086479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0864792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241794 n_act=482 n_pre=466 n_ref_event=0 n_req=2233 n_rd=2207 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.01886
n_activity=29400 dram_eff=0.1572
bk0: 173a 243823i bk1: 167a 243883i bk2: 176a 244033i bk3: 168a 244081i bk4: 158a 243482i bk5: 152a 243445i bk6: 130a 243152i bk7: 126a 243496i bk8: 109a 243678i bk9: 108a 243774i bk10: 135a 243865i bk11: 116a 244064i bk12: 128a 243626i bk13: 103a 243940i bk14: 136a 243294i bk15: 122a 243843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789521
Row_Buffer_Locality_read = 0.795650
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.545387
Bank_Level_Parallism_Col = 1.393955
Bank_Level_Parallism_Ready = 1.221888
write_to_read_ratio_blp_rw_average = 0.058017
GrpLevelPara = 1.305671 

BW Util details:
bwutil = 0.018863 
total_CMD = 245030 
util_bw = 4622 
Wasted_Col = 6476 
Wasted_Row = 4658 
Idle = 229274 

BW Util Bottlenecks: 
RCDc_limit = 6086 
RCDWRc_limit = 153 
WTRc_limit = 335 
RTWc_limit = 238 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 908 
WTRc_limit_alone = 331 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 245030 
n_nop = 241794 
Read = 2207 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 482 
n_pre = 466 
n_ref = 0 
n_req = 2233 
total_req = 2311 

Dual Bus Interface Util: 
issued_total_row = 948 
issued_total_col = 2311 
Row_Bus_Util =  0.003869 
CoL_Bus_Util = 0.009431 
Either_Row_CoL_Bus_Util = 0.013207 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.007108 
queue_avg = 0.043778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0437783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241681 n_act=530 n_pre=514 n_ref_event=0 n_req=2239 n_rd=2208 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.01901
n_activity=30370 dram_eff=0.1534
bk0: 149a 243975i bk1: 160a 243679i bk2: 157a 243789i bk3: 156a 243769i bk4: 167a 242621i bk5: 132a 243609i bk6: 151a 243096i bk7: 144a 242759i bk8: 125a 243187i bk9: 120a 243450i bk10: 122a 243704i bk11: 139a 243589i bk12: 121a 243885i bk13: 136a 243649i bk14: 112a 244253i bk15: 117a 243767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767307
Row_Buffer_Locality_read = 0.774004
Row_Buffer_Locality_write = 0.290323
Bank_Level_Parallism = 1.603044
Bank_Level_Parallism_Col = 1.449329
Bank_Level_Parallism_Ready = 1.321292
write_to_read_ratio_blp_rw_average = 0.078677
GrpLevelPara = 1.314492 

BW Util details:
bwutil = 0.019010 
total_CMD = 245030 
util_bw = 4658 
Wasted_Col = 7279 
Wasted_Row = 4893 
Idle = 228200 

BW Util Bottlenecks: 
RCDc_limit = 6725 
RCDWRc_limit = 168 
WTRc_limit = 492 
RTWc_limit = 414 
CCDLc_limit = 996 
rwq = 0 
CCDLc_limit_alone = 942 
WTRc_limit_alone = 452 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 245030 
n_nop = 241681 
Read = 2208 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 530 
n_pre = 514 
n_ref = 0 
n_req = 2239 
total_req = 2329 

Dual Bus Interface Util: 
issued_total_row = 1044 
issued_total_col = 2329 
Row_Bus_Util =  0.004261 
CoL_Bus_Util = 0.009505 
Either_Row_CoL_Bus_Util = 0.013668 
Issued_on_Two_Bus_Simul_Util = 0.000098 
issued_two_Eff = 0.007166 
queue_avg = 0.049888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0498878
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241795 n_act=511 n_pre=495 n_ref_event=0 n_req=2168 n_rd=2141 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.01834
n_activity=29592 dram_eff=0.1519
bk0: 161a 243451i bk1: 166a 243576i bk2: 156a 243976i bk3: 168a 244012i bk4: 142a 243364i bk5: 151a 243571i bk6: 130a 243451i bk7: 139a 243229i bk8: 113a 243474i bk9: 109a 243825i bk10: 127a 243720i bk11: 122a 243930i bk12: 122a 243771i bk13: 116a 244037i bk14: 109a 243646i bk15: 110a 243713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770295
Row_Buffer_Locality_read = 0.776740
Row_Buffer_Locality_write = 0.259259
Bank_Level_Parallism = 1.517324
Bank_Level_Parallism_Col = 1.330900
Bank_Level_Parallism_Ready = 1.182662
write_to_read_ratio_blp_rw_average = 0.062835
GrpLevelPara = 1.251899 

BW Util details:
bwutil = 0.018341 
total_CMD = 245030 
util_bw = 4494 
Wasted_Col = 7110 
Wasted_Row = 4812 
Idle = 228614 

BW Util Bottlenecks: 
RCDc_limit = 6693 
RCDWRc_limit = 142 
WTRc_limit = 449 
RTWc_limit = 295 
CCDLc_limit = 958 
rwq = 0 
CCDLc_limit_alone = 900 
WTRc_limit_alone = 404 
RTWc_limit_alone = 282 

Commands details: 
total_CMD = 245030 
n_nop = 241795 
Read = 2141 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 511 
n_pre = 495 
n_ref = 0 
n_req = 2168 
total_req = 2247 

Dual Bus Interface Util: 
issued_total_row = 1006 
issued_total_col = 2247 
Row_Bus_Util =  0.004106 
CoL_Bus_Util = 0.009170 
Either_Row_CoL_Bus_Util = 0.013202 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.005564 
queue_avg = 0.038371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0383708
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241925 n_act=471 n_pre=455 n_ref_event=0 n_req=2124 n_rd=2099 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.01794
n_activity=28363 dram_eff=0.155
bk0: 155a 243728i bk1: 160a 243702i bk2: 152a 243848i bk3: 142a 244071i bk4: 145a 243594i bk5: 147a 243820i bk6: 137a 243289i bk7: 112a 243782i bk8: 112a 243779i bk9: 141a 243553i bk10: 126a 243665i bk11: 110a 243998i bk12: 116a 243979i bk13: 137a 243927i bk14: 102a 243971i bk15: 105a 243801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783427
Row_Buffer_Locality_read = 0.787041
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 1.498305
Bank_Level_Parallism_Col = 1.346060
Bank_Level_Parallism_Ready = 1.176947
write_to_read_ratio_blp_rw_average = 0.051155
GrpLevelPara = 1.282284 

BW Util details:
bwutil = 0.017941 
total_CMD = 245030 
util_bw = 4396 
Wasted_Col = 6437 
Wasted_Row = 4566 
Idle = 229631 

BW Util Bottlenecks: 
RCDc_limit = 6152 
RCDWRc_limit = 85 
WTRc_limit = 389 
RTWc_limit = 200 
CCDLc_limit = 956 
rwq = 0 
CCDLc_limit_alone = 927 
WTRc_limit_alone = 364 
RTWc_limit_alone = 196 

Commands details: 
total_CMD = 245030 
n_nop = 241925 
Read = 2099 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 471 
n_pre = 455 
n_ref = 0 
n_req = 2124 
total_req = 2198 

Dual Bus Interface Util: 
issued_total_row = 926 
issued_total_col = 2198 
Row_Bus_Util =  0.003779 
CoL_Bus_Util = 0.008970 
Either_Row_CoL_Bus_Util = 0.012672 
Issued_on_Two_Bus_Simul_Util = 0.000078 
issued_two_Eff = 0.006119 
queue_avg = 0.038501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0385014
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=245030 n_nop=241760 n_act=496 n_pre=480 n_ref_event=0 n_req=2223 n_rd=2191 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.0189
n_activity=29317 dram_eff=0.1579
bk0: 151a 243863i bk1: 154a 243306i bk2: 147a 243928i bk3: 171a 244004i bk4: 148a 243381i bk5: 152a 243512i bk6: 123a 243205i bk7: 141a 243486i bk8: 131a 243640i bk9: 118a 243292i bk10: 135a 243590i bk11: 131a 243779i bk12: 128a 243661i bk13: 118a 244171i bk14: 129a 243608i bk15: 114a 243786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781377
Row_Buffer_Locality_read = 0.789594
Row_Buffer_Locality_write = 0.218750
Bank_Level_Parallism = 1.578274
Bank_Level_Parallism_Col = 1.463568
Bank_Level_Parallism_Ready = 1.297089
write_to_read_ratio_blp_rw_average = 0.086450
GrpLevelPara = 1.355322 

BW Util details:
bwutil = 0.018896 
total_CMD = 245030 
util_bw = 4630 
Wasted_Col = 6804 
Wasted_Row = 4775 
Idle = 228821 

BW Util Bottlenecks: 
RCDc_limit = 6312 
RCDWRc_limit = 189 
WTRc_limit = 370 
RTWc_limit = 465 
CCDLc_limit = 971 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 358 
RTWc_limit_alone = 449 

Commands details: 
total_CMD = 245030 
n_nop = 241760 
Read = 2191 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 496 
n_pre = 480 
n_ref = 0 
n_req = 2223 
total_req = 2315 

Dual Bus Interface Util: 
issued_total_row = 976 
issued_total_col = 2315 
Row_Bus_Util =  0.003983 
CoL_Bus_Util = 0.009448 
Either_Row_CoL_Bus_Util = 0.013345 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.006422 
queue_avg = 0.049655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0496551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26338, Miss = 3146, Miss_rate = 0.119, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 21339, Miss = 1172, Miss_rate = 0.055, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[2]: Access = 21379, Miss = 1096, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21220, Miss = 1129, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 21106, Miss = 1120, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 21328, Miss = 1151, Miss_rate = 0.054, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 20684, Miss = 1055, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20457, Miss = 1043, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21222, Miss = 1127, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21416, Miss = 1173, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20927, Miss = 1114, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21046, Miss = 1126, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 21234, Miss = 1183, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21354, Miss = 1233, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 21459, Miss = 1188, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21136, Miss = 1098, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 21190, Miss = 1169, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20924, Miss = 1161, Miss_rate = 0.055, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 21057, Miss = 1096, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 21050, Miss = 1157, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20583, Miss = 1085, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 21214, Miss = 1086, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20961, Miss = 1148, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21534, Miss = 1189, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 512158
L2_total_cache_misses = 29245
L2_total_cache_miss_rate = 0.0571
L2_total_cache_pending_hits = 292
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13278
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3145
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=512158
icnt_total_pkts_simt_to_mem=511892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 93.7403
	minimum = 5
	maximum = 749
Network latency average = 66.9376
	minimum = 5
	maximum = 488
Slowest packet = 1006887
Flit latency average = 66.9376
	minimum = 5
	maximum = 488
Slowest flit = 1018487
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.159925
	minimum = 0.10089 (at node 22)
	maximum = 0.709792 (at node 14)
Accepted packet rate average = 0.159925
	minimum = 0.10089 (at node 22)
	maximum = 0.709792 (at node 14)
Injected flit rate average = 0.159925
	minimum = 0.10089 (at node 22)
	maximum = 0.709792 (at node 14)
Accepted flit rate average= 0.159925
	minimum = 0.10089 (at node 22)
	maximum = 0.709792 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.3576 (12 samples)
	minimum = 5 (12 samples)
	maximum = 216.25 (12 samples)
Network latency average = 22.2233 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141.5 (12 samples)
Flit latency average = 22.2233 (12 samples)
	minimum = 5 (12 samples)
	maximum = 141.5 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.110726 (12 samples)
	minimum = 0.0766852 (12 samples)
	maximum = 0.292003 (12 samples)
Accepted packet rate average = 0.110726 (12 samples)
	minimum = 0.0766852 (12 samples)
	maximum = 0.292431 (12 samples)
Injected flit rate average = 0.110726 (12 samples)
	minimum = 0.0766852 (12 samples)
	maximum = 0.292003 (12 samples)
Accepted flit rate average = 0.110726 (12 samples)
	minimum = 0.0766852 (12 samples)
	maximum = 0.292431 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 345462 (inst/sec)
gpgpu_simulation_rate = 2905 (cycle/sec)
gpgpu_silicon_slowdown = 288123x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 85568
gpu_sim_insn = 4557217
gpu_ipc =      53.2584
gpu_tot_sim_cycle = 222122
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      93.6150
gpu_tot_issued_cta = 1664
gpu_occupancy = 84.3474% 
gpu_tot_occupancy = 66.2763% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1938
partiton_level_parallism_total  =       5.4610
partiton_level_parallism_util =       8.5439
partiton_level_parallism_util_total  =       7.0188
L2_BW  =     219.4615 GB/Sec
L2_BW_total  =     146.3003 GB/Sec
gpu_total_sim_rate=253584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 914843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2077, 1788, 1902, 2131, 1811, 1851, 1936, 1915, 1927, 2094, 1969, 2037, 1882, 2140, 1633, 2189, 2385, 2233, 2214, 1992, 2080, 2469, 1886, 2352, 2151, 2189, 2028, 1867, 2125, 2116, 2268, 1917, 2375, 2430, 1909, 2435, 1964, 1756, 2161, 2125, 1992, 2055, 2314, 1978, 2392, 2139, 1806, 2262, 1682, 1978, 2156, 1986, 1804, 1676, 2163, 1822, 1665, 1643, 2138, 1869, 2119, 1946, 2193, 1921, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 931877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1585096	W0_Idle:941609	W0_Scoreboard:6303804	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:346902	WS1:347085	WS2:347516	WS3:351078	
dual_issue_nums: WS0:43119	WS1:43009	WS2:43002	WS3:43096	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 751 
maxmrqlatency = 376 
max_icnt2sh_latency = 621 
averagemflatency = 442 
avg_icnt2mem_latency = 231 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 81 
mrq_lat_table:59816 	4028 	2858 	3194 	8107 	2206 	477 	101 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353815 	374911 	474036 	10183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	132784 	103231 	47161 	58879 	98837 	214203 	555003 	2917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	242097 	216726 	144346 	155343 	180215 	171038 	99934 	3246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	240 	105 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        47        46        48        41        42        47        40        42        57        60        51        52        24        19 
dram[1]:        37        41        35        56        45        40        48        50        39        35        62        62        52        48        25        27 
dram[2]:        44        47        50        38        50        48        43        43        39        47        56        57        54        54        35        30 
dram[3]:        42        40        50        46        43        42        41        49        39        37        54        57        49        52        27        26 
dram[4]:        38        42        46        46        46        44        46        44        38        37        60        42        48        46        25        25 
dram[5]:        38        43        45        53        43        47        51        47        38        37        57        60        59        55        26        28 
dram[6]:        35        39        43        54        41        48        48        49        37        32        59        61        54        53        22        25 
dram[7]:        48        42        39        42        44        45        51        46        39        34        51        58        56        52        29        27 
dram[8]:        36        47        42        42        43        43        39        41        41        37        61        58        52        52        19        15 
dram[9]:        48        45        49        45        40        38        48        52        41        41        54        57        59        53        16        17 
dram[10]:        40        35        48        52        46        36        44        52        48        38        62        60        56        54        26        20 
dram[11]:        42        40        55        40        36        37        48        40        36        36        57        58        53        54        18        19 
maximum service time to same row:
dram[0]:      9308      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.162162  5.773809  6.520548  8.773585  5.873418  5.052631  4.136752  4.632653  4.600000  5.308824  5.863636  6.140625  5.071429  5.809524  5.207792  4.960526 
dram[1]:  5.701299  5.288889  6.657143  7.915254  6.757576  5.623529  4.800000  4.597938  5.444445  4.884058  6.571429  6.631579  4.842105  5.939394  5.310811  4.986667 
dram[2]:  5.746835  6.048193  7.500000  6.555555  5.296703  5.938272  4.025641  4.183486  5.415385  6.698113  5.305555  5.454545  5.380282  4.884615  5.202703  5.356164 
dram[3]:  5.759494  5.487500  9.265306  7.353846  5.268817  5.851852  4.602150  4.112150  6.157895  5.681818  5.709677  5.677419  5.597015  4.906667  5.457143  5.606061 
dram[4]:  6.428571  6.623188  8.545455  8.648149  5.865854  5.093750  4.317307  4.016529  4.753425  5.041667  5.472222  5.761905  4.777778  4.973684  5.362319  5.333333 
dram[5]:  5.174418  5.547619  8.471698  7.596774  6.397260  5.897436  4.989691  4.121739  4.433735  6.245614  4.945206  6.083333  6.457627  5.434783  5.361111  4.559524 
dram[6]:  5.937500  6.103896  7.476191  6.897059  5.430233  5.275510  3.945736  4.173913  5.000000  5.538462  5.812500  4.920000  5.950819  5.449275  4.717647  4.438202 
dram[7]:  6.381579  6.710145  6.871428  7.575758  5.529412  5.807229  4.078261  4.220183  5.197183  5.159420  5.080000  5.584615  4.551724  4.435294  4.274725  5.375000 
dram[8]:  6.843750  6.090909  8.016666  5.880952  4.626168  5.962025  3.991228  4.103448  4.881579  4.455696  6.362069  5.319445  5.264706  4.987500  5.890625  4.500000 
dram[9]:  5.493976  6.186666  8.000000  7.220588  5.120879  6.605634  4.320388  4.080357  4.432099  5.041667  5.582089  6.016667  4.840000  4.723684  4.506024  5.040000 
dram[10]:  6.565217  6.051948  6.791667  8.321428  5.454545  5.639535  4.259615  4.362745  5.275362  4.518072  6.032258  6.571429  4.878049  5.984375  4.530120  4.234043 
dram[11]:  5.542169  5.272727  6.869565 10.043478  5.413793  4.893617  4.956522  5.157303  5.229730  4.620253  5.614286  5.746269  4.790123  5.463768  5.012658  5.222222 
average row locality = 80824/14866 = 5.436836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       455       483       473       463       452       465       451       426       367       361       387       393       355       365       399       374 
dram[1]:       438       475       462       465       435       465       408       421       343       337       368       378       368       391       389       372 
dram[2]:       451       496       490       468       468       467       443       431       352       355       382       360       381       379       381       387 
dram[3]:       453       438       453       476       476       458       402       413       351       375       354       352       373       367       380       370 
dram[4]:       449       455       467       465       465       472       424       455       347       363       394       363       387       376       369       381 
dram[5]:       443       464       448       468       456       447       453       447       368       356       361       365       381       374       384       381 
dram[6]:       473       469       467       466       455       500       477       453       360       360       372       369       361       375       399       389 
dram[7]:       482       462       476       494       459       469       440       430       369       356       381       363       393       374       388       386 
dram[8]:       437       467       477       487       478       456       428       445       371       352       369       383       358       397       374       377 
dram[9]:       453       462       470       487       452       455       418       430       359       363       374       361       362       359       370       376 
dram[10]:       453       463       484       464       463       469       414       419       364       375       374       368       397       383       373       390 
dram[11]:       457       459       469       460       455       447       426       431       387       365       393       385       385       376       395       375 
total dram reads = 79586
bank skew: 500/337 = 1.48
chip skew: 6745/6491 = 1.04
number of total write accesses:
dram[0]:         4         7        12         6        48        59       132       112         1         0         0         0         0         4         8        12 
dram[1]:         4         4        13         8        44        50        96       100         0         0         0         0         0         4        16         8 
dram[2]:        10        24        20        16        56        56       111        97         0         0         0         0         4         8        16        16 
dram[3]:         8         4         4         8        56        64       104       108         0         0         0         0         8         4         8         0 
dram[4]:         4         8        12         5        64        68       100       123         0         0         0         0         0         8         4        12 
dram[5]:         8         8         4        12        44        52       123       107         0         0         0         0         0         4         8         8 
dram[6]:         8         4        14        12        48        67       127       108         0         0         0         0         8         4         8        24 
dram[7]:        12         4        20        24        44        52       115       118         0         0         0         0        12        12         4         4 
dram[8]:         4         8        14        28        65        60       108       124         0         0         0         0         0         8        12         4 
dram[9]:        12         6         8        16        56        56       108       108         0         0         0         0         4         0        16         8 
dram[10]:         0        12        19         8        67        64       116       104         0         0         0         0        11         0        12        32 
dram[11]:        12        18        20         6        64        52       120       112         0         0         0         0        12         4         4         4 
total dram writes = 4907
min_bank_accesses = 0!
chip skew: 445/347 = 1.28
average mf latency per bank:
dram[0]:       5054      4605      4414      4578      4187      3895      3475      3651     13477      8076     12360     11490     12488     11765      4716      4691
dram[1]:       4983      4819      4277      4497      4060      4137      3698      3745      8342      8799     11720     11641     10946     11122      4499      4812
dram[2]:       4875      4277      4168      4235      3961      3720      3527      3767      8315      8037     12208     12488     11334     10856      4599      4409
dram[3]:       4729      4979      4501      4209      3850      3899      3729      3643      8089      7639     12194     12357     10588     11519      4582      4815
dram[4]:       4891      5245      4323      4904      3867      4160      3576      3669      8179      9109     11292     14074     10690     12715      4766      5159
dram[5]:       4720      4872      4489      4506      3964      4129      3372      3502      7756      8665     12059     12926     11053     11665      4512      4885
dram[6]:       5583      4532      4974      4050      4702      3508      3687      3223      9396      7672     14787     11751     13929     10615      5460      4031
dram[7]:       5111      4814      4475      4096      4570      3962      4097      3520      9074      8182     14070     12619     11820     11269      5257      4641
dram[8]:       4804      4708      4188      4107      3570      4042      3482      3341      7588      8339     12446     12260     11029     10310      4647      4814
dram[9]:       4942      4518      4540      4040      4200      3897      3879      3452      8520      7598     13296     11974     11688     10424      4952      4484
dram[10]:       5322      4888      4505      4680      4087      4147      3669      4038      8670      8193     13720     13581     10873     11699      5024      4547
dram[11]:       4850      4766      4175      4568      4148      4119      3628      3564      7882      8167     12446     12375     10514     11264      4728      4840
maximum mf latency per bank:
dram[0]:       1132      1007      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1012      1083       982
dram[1]:       1022      1157       935      1150       964      1117       946      1091       945      1160       946      1114       984      1074       946      1106
dram[2]:       1142      1029      1020       986      1098      1039      1053      1031      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       979      1023       977      1096      1036      1058       982      1062       954
dram[4]:        932      1265      1024      1298       939      1234       957      1303       988      1242       926      1185       960      1189       979      1213
dram[5]:        930      1146       946      1133       898      1138       977      1116       952      1123       934      1139       879      1120       918      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1013      1224       994      1296       984      1279      1020      1245      1003      1251      1003      1263      1001      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       926      1048
dram[9]:       1138       937      1170       970      1168       887      1219       957      1190       880      1212       858      1168       901      1229       907
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1065      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389066 n_act=1246 n_pre=1230 n_ref_event=94369279462048 n_req=6772 n_rd=6669 n_rd_L2_A=0 n_write=0 n_wr_bk=405 bw_util=0.0355
n_activity=71865 dram_eff=0.1969
bk0: 455a 394953i bk1: 483a 394403i bk2: 473a 394451i bk3: 463a 395675i bk4: 452a 394453i bk5: 465a 393734i bk6: 451a 392349i bk7: 426a 392770i bk8: 367a 394508i bk9: 361a 395120i bk10: 387a 395240i bk11: 393a 395427i bk12: 355a 395149i bk13: 365a 395369i bk14: 399a 394549i bk15: 374a 394694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817336
Row_Buffer_Locality_read = 0.824561
Row_Buffer_Locality_write = 0.349515
Bank_Level_Parallism = 1.765727
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.329921
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035496 
total_CMD = 398581 
util_bw = 14148 
Wasted_Col = 16707 
Wasted_Row = 11140 
Idle = 356586 

BW Util Bottlenecks: 
RCDc_limit = 14882 
RCDWRc_limit = 384 
WTRc_limit = 1561 
RTWc_limit = 1578 
CCDLc_limit = 3376 
rwq = 0 
CCDLc_limit_alone = 3161 
WTRc_limit_alone = 1484 
RTWc_limit_alone = 1440 

Commands details: 
total_CMD = 398581 
n_nop = 389066 
Read = 6669 
Write = 0 
L2_Alloc = 0 
L2_WB = 405 
n_act = 1246 
n_pre = 1230 
n_ref = 94369279462048 
n_req = 6772 
total_req = 7074 

Dual Bus Interface Util: 
issued_total_row = 2476 
issued_total_col = 7074 
Row_Bus_Util =  0.006212 
CoL_Bus_Util = 0.017748 
Either_Row_CoL_Bus_Util = 0.023872 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.003678 
queue_avg = 0.159521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.159521
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389424 n_act=1179 n_pre=1163 n_ref_event=94369280321680 n_req=6603 n_rd=6515 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03443
n_activity=71188 dram_eff=0.1928
bk0: 438a 394744i bk1: 475a 394371i bk2: 462a 394703i bk3: 465a 395546i bk4: 435a 395146i bk5: 465a 394455i bk6: 408a 393410i bk7: 421a 393000i bk8: 343a 395300i bk9: 337a 395190i bk10: 368a 395755i bk11: 378a 395718i bk12: 368a 394931i bk13: 391a 395126i bk14: 389a 394742i bk15: 372a 394816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822808
Row_Buffer_Locality_read = 0.827475
Row_Buffer_Locality_write = 0.477273
Bank_Level_Parallism = 1.704296
Bank_Level_Parallism_Col = 1.611872
Bank_Level_Parallism_Ready = 1.330287
write_to_read_ratio_blp_rw_average = 0.083649
GrpLevelPara = 1.446283 

BW Util details:
bwutil = 0.034432 
total_CMD = 398581 
util_bw = 13724 
Wasted_Col = 16191 
Wasted_Row = 11019 
Idle = 357647 

BW Util Bottlenecks: 
RCDc_limit = 14579 
RCDWRc_limit = 253 
WTRc_limit = 1060 
RTWc_limit = 1497 
CCDLc_limit = 3164 
rwq = 0 
CCDLc_limit_alone = 2981 
WTRc_limit_alone = 1003 
RTWc_limit_alone = 1371 

Commands details: 
total_CMD = 398581 
n_nop = 389424 
Read = 6515 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1179 
n_pre = 1163 
n_ref = 94369280321680 
n_req = 6603 
total_req = 6862 

Dual Bus Interface Util: 
issued_total_row = 2342 
issued_total_col = 6862 
Row_Bus_Util =  0.005876 
CoL_Bus_Util = 0.017216 
Either_Row_CoL_Bus_Util = 0.022974 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.005133 
queue_avg = 0.129901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.129901
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=388999 n_act=1260 n_pre=1244 n_ref_event=0 n_req=6801 n_rd=6691 n_rd_L2_A=0 n_write=0 n_wr_bk=434 bw_util=0.03575
n_activity=73332 dram_eff=0.1943
bk0: 451a 394384i bk1: 496a 394318i bk2: 490a 395089i bk3: 468a 394802i bk4: 468a 393971i bk5: 467a 394124i bk6: 443a 392185i bk7: 431a 392287i bk8: 352a 394927i bk9: 355a 395503i bk10: 382a 395078i bk11: 360a 395282i bk12: 381a 395039i bk13: 379a 394843i bk14: 381a 394922i bk15: 387a 394913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816203
Row_Buffer_Locality_read = 0.823644
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 1.750565
Bank_Level_Parallism_Col = 1.659727
Bank_Level_Parallism_Ready = 1.373972
write_to_read_ratio_blp_rw_average = 0.092404
GrpLevelPara = 1.471350 

BW Util details:
bwutil = 0.035752 
total_CMD = 398581 
util_bw = 14250 
Wasted_Col = 17208 
Wasted_Row = 11492 
Idle = 355631 

BW Util Bottlenecks: 
RCDc_limit = 15218 
RCDWRc_limit = 385 
WTRc_limit = 1510 
RTWc_limit = 1670 
CCDLc_limit = 3309 
rwq = 0 
CCDLc_limit_alone = 3086 
WTRc_limit_alone = 1426 
RTWc_limit_alone = 1531 

Commands details: 
total_CMD = 398581 
n_nop = 388999 
Read = 6691 
Write = 0 
L2_Alloc = 0 
L2_WB = 434 
n_act = 1260 
n_pre = 1244 
n_ref = 0 
n_req = 6801 
total_req = 7125 

Dual Bus Interface Util: 
issued_total_row = 2504 
issued_total_col = 7125 
Row_Bus_Util =  0.006282 
CoL_Bus_Util = 0.017876 
Either_Row_CoL_Bus_Util = 0.024040 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.004905 
queue_avg = 0.157940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.15794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389423 n_act=1180 n_pre=1164 n_ref_event=0 n_req=6585 n_rd=6491 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.03446
n_activity=71099 dram_eff=0.1932
bk0: 453a 394695i bk1: 438a 394735i bk2: 453a 395868i bk3: 476a 395256i bk4: 476a 394061i bk5: 458a 394309i bk6: 402a 393427i bk7: 413a 392879i bk8: 351a 395592i bk9: 375a 395343i bk10: 354a 395536i bk11: 352a 395719i bk12: 373a 395163i bk13: 367a 394923i bk14: 380a 394993i bk15: 370a 395476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822020
Row_Buffer_Locality_read = 0.828686
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 1.686385
Bank_Level_Parallism_Col = 1.578983
Bank_Level_Parallism_Ready = 1.264766
write_to_read_ratio_blp_rw_average = 0.082859
GrpLevelPara = 1.423094 

BW Util details:
bwutil = 0.034457 
total_CMD = 398581 
util_bw = 13734 
Wasted_Col = 16146 
Wasted_Row = 10871 
Idle = 357830 

BW Util Bottlenecks: 
RCDc_limit = 14572 
RCDWRc_limit = 285 
WTRc_limit = 1156 
RTWc_limit = 1476 
CCDLc_limit = 3171 
rwq = 0 
CCDLc_limit_alone = 2959 
WTRc_limit_alone = 1091 
RTWc_limit_alone = 1329 

Commands details: 
total_CMD = 398581 
n_nop = 389423 
Read = 6491 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 1180 
n_pre = 1164 
n_ref = 0 
n_req = 6585 
total_req = 6867 

Dual Bus Interface Util: 
issued_total_row = 2344 
issued_total_col = 6867 
Row_Bus_Util =  0.005881 
CoL_Bus_Util = 0.017229 
Either_Row_CoL_Bus_Util = 0.022977 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.005787 
queue_avg = 0.130894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.130894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389134 n_act=1236 n_pre=1220 n_ref_event=0 n_req=6735 n_rd=6632 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.03533
n_activity=73563 dram_eff=0.1914
bk0: 449a 395092i bk1: 455a 395193i bk2: 467a 395506i bk3: 465a 395608i bk4: 465a 394058i bk5: 472a 393786i bk6: 424a 392827i bk7: 455a 392145i bk8: 347a 395200i bk9: 363a 395262i bk10: 394a 395213i bk11: 363a 395710i bk12: 387a 394660i bk13: 376a 394690i bk14: 369a 395293i bk15: 381a 394902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817520
Row_Buffer_Locality_read = 0.825241
Row_Buffer_Locality_write = 0.320388
Bank_Level_Parallism = 1.658663
Bank_Level_Parallism_Col = 1.567051
Bank_Level_Parallism_Ready = 1.273944
write_to_read_ratio_blp_rw_average = 0.086878
GrpLevelPara = 1.412472 

BW Util details:
bwutil = 0.035325 
total_CMD = 398581 
util_bw = 14080 
Wasted_Col = 17334 
Wasted_Row = 11747 
Idle = 355420 

BW Util Bottlenecks: 
RCDc_limit = 15253 
RCDWRc_limit = 425 
WTRc_limit = 1525 
RTWc_limit = 1425 
CCDLc_limit = 3382 
rwq = 0 
CCDLc_limit_alone = 3194 
WTRc_limit_alone = 1422 
RTWc_limit_alone = 1340 

Commands details: 
total_CMD = 398581 
n_nop = 389134 
Read = 6632 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 1236 
n_pre = 1220 
n_ref = 0 
n_req = 6735 
total_req = 7040 

Dual Bus Interface Util: 
issued_total_row = 2456 
issued_total_col = 7040 
Row_Bus_Util =  0.006162 
CoL_Bus_Util = 0.017663 
Either_Row_CoL_Bus_Util = 0.023702 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.005187 
queue_avg = 0.138835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.138835
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389231 n_act=1215 n_pre=1199 n_ref_event=0 n_req=6691 n_rd=6596 n_rd_L2_A=0 n_write=0 n_wr_bk=378 bw_util=0.03499
n_activity=72938 dram_eff=0.1912
bk0: 443a 394445i bk1: 464a 394672i bk2: 448a 395666i bk3: 468a 395349i bk4: 456a 394666i bk5: 447a 394790i bk6: 453a 392960i bk7: 447a 392387i bk8: 368a 394432i bk9: 356a 395391i bk10: 361a 395274i bk11: 365a 395556i bk12: 381a 395385i bk13: 374a 394870i bk14: 384a 394882i bk15: 381a 394666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819907
Row_Buffer_Locality_read = 0.827168
Row_Buffer_Locality_write = 0.315789
Bank_Level_Parallism = 1.707268
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.349252
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034994 
total_CMD = 398581 
util_bw = 13948 
Wasted_Col = 16468 
Wasted_Row = 11490 
Idle = 356675 

BW Util Bottlenecks: 
RCDc_limit = 14702 
RCDWRc_limit = 299 
WTRc_limit = 1382 
RTWc_limit = 1154 
CCDLc_limit = 3133 
rwq = 0 
CCDLc_limit_alone = 2961 
WTRc_limit_alone = 1298 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 398581 
n_nop = 389231 
Read = 6596 
Write = 0 
L2_Alloc = 0 
L2_WB = 378 
n_act = 1215 
n_pre = 1199 
n_ref = 0 
n_req = 6691 
total_req = 6974 

Dual Bus Interface Util: 
issued_total_row = 2414 
issued_total_col = 6974 
Row_Bus_Util =  0.006056 
CoL_Bus_Util = 0.017497 
Either_Row_CoL_Bus_Util = 0.023458 
Issued_on_Two_Bus_Simul_Util = 0.000095 
issued_two_Eff = 0.004064 
queue_avg = 0.129542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.129542
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=388855 n_act=1306 n_pre=1290 n_ref_event=4568229571824690154 n_req=6854 n_rd=6745 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.03601
n_activity=75971 dram_eff=0.1889
bk0: 473a 394212i bk1: 469a 394851i bk2: 467a 394350i bk3: 466a 394927i bk4: 455a 394345i bk5: 500a 393524i bk6: 477a 391965i bk7: 453a 392376i bk8: 360a 394905i bk9: 360a 395350i bk10: 372a 395454i bk11: 369a 394761i bk12: 361a 395261i bk13: 375a 395186i bk14: 399a 394315i bk15: 389a 394157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810913
Row_Buffer_Locality_read = 0.820311
Row_Buffer_Locality_write = 0.229358
Bank_Level_Parallism = 1.754484
Bank_Level_Parallism_Col = 1.647999
Bank_Level_Parallism_Ready = 1.305237
write_to_read_ratio_blp_rw_average = 0.094800
GrpLevelPara = 1.448965 

BW Util details:
bwutil = 0.036013 
total_CMD = 398581 
util_bw = 14354 
Wasted_Col = 17773 
Wasted_Row = 11877 
Idle = 354577 

BW Util Bottlenecks: 
RCDc_limit = 15555 
RCDWRc_limit = 465 
WTRc_limit = 1762 
RTWc_limit = 1857 
CCDLc_limit = 3530 
rwq = 0 
CCDLc_limit_alone = 3238 
WTRc_limit_alone = 1602 
RTWc_limit_alone = 1725 

Commands details: 
total_CMD = 398581 
n_nop = 388855 
Read = 6745 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 1306 
n_pre = 1290 
n_ref = 4568229571824690154 
n_req = 6854 
total_req = 7177 

Dual Bus Interface Util: 
issued_total_row = 2596 
issued_total_col = 7177 
Row_Bus_Util =  0.006513 
CoL_Bus_Util = 0.018006 
Either_Row_CoL_Bus_Util = 0.024402 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.004832 
queue_avg = 0.168019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.168019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=388924 n_act=1300 n_pre=1284 n_ref_event=0 n_req=6828 n_rd=6722 n_rd_L2_A=0 n_write=0 n_wr_bk=421 bw_util=0.03584
n_activity=74352 dram_eff=0.1921
bk0: 482a 394684i bk1: 462a 395268i bk2: 476a 394435i bk3: 494a 394794i bk4: 459a 394119i bk5: 469a 394206i bk6: 440a 392583i bk7: 430a 392331i bk8: 369a 394949i bk9: 356a 394923i bk10: 381a 395221i bk11: 363a 395452i bk12: 393a 394189i bk13: 374a 394514i bk14: 388a 394196i bk15: 386a 394807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811365
Row_Buffer_Locality_read = 0.818953
Row_Buffer_Locality_write = 0.330189
Bank_Level_Parallism = 1.754575
Bank_Level_Parallism_Col = 1.639760
Bank_Level_Parallism_Ready = 1.338286
write_to_read_ratio_blp_rw_average = 0.095817
GrpLevelPara = 1.448713 

BW Util details:
bwutil = 0.035842 
total_CMD = 398581 
util_bw = 14286 
Wasted_Col = 17528 
Wasted_Row = 11688 
Idle = 355079 

BW Util Bottlenecks: 
RCDc_limit = 15554 
RCDWRc_limit = 443 
WTRc_limit = 1316 
RTWc_limit = 1761 
CCDLc_limit = 3545 
rwq = 0 
CCDLc_limit_alone = 3305 
WTRc_limit_alone = 1252 
RTWc_limit_alone = 1585 

Commands details: 
total_CMD = 398581 
n_nop = 388924 
Read = 6722 
Write = 0 
L2_Alloc = 0 
L2_WB = 421 
n_act = 1300 
n_pre = 1284 
n_ref = 0 
n_req = 6828 
total_req = 7143 

Dual Bus Interface Util: 
issued_total_row = 2584 
issued_total_col = 7143 
Row_Bus_Util =  0.006483 
CoL_Bus_Util = 0.017921 
Either_Row_CoL_Bus_Util = 0.024228 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.007249 
queue_avg = 0.151896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.151896
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=388978 n_act=1291 n_pre=1275 n_ref_event=0 n_req=6766 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=435 bw_util=0.03558
n_activity=73674 dram_eff=0.1925
bk0: 437a 395174i bk1: 467a 394749i bk2: 477a 395327i bk3: 487a 394104i bk4: 478a 393467i bk5: 456a 394290i bk6: 428a 392976i bk7: 445a 392346i bk8: 371a 394402i bk9: 352a 394511i bk10: 369a 395295i bk11: 383a 394855i bk12: 358a 395118i bk13: 397a 394303i bk14: 374a 395230i bk15: 377a 394570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810523
Row_Buffer_Locality_read = 0.818059
Row_Buffer_Locality_write = 0.354545
Bank_Level_Parallism = 1.766412
Bank_Level_Parallism_Col = 1.633705
Bank_Level_Parallism_Ready = 1.358261
write_to_read_ratio_blp_rw_average = 0.087945
GrpLevelPara = 1.440874 

BW Util details:
bwutil = 0.035581 
total_CMD = 398581 
util_bw = 14182 
Wasted_Col = 17544 
Wasted_Row = 11408 
Idle = 355447 

BW Util Bottlenecks: 
RCDc_limit = 15493 
RCDWRc_limit = 443 
WTRc_limit = 2087 
RTWc_limit = 1411 
CCDLc_limit = 3520 
rwq = 0 
CCDLc_limit_alone = 3228 
WTRc_limit_alone = 1892 
RTWc_limit_alone = 1314 

Commands details: 
total_CMD = 398581 
n_nop = 388978 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 435 
n_act = 1291 
n_pre = 1275 
n_ref = 0 
n_req = 6766 
total_req = 7091 

Dual Bus Interface Util: 
issued_total_row = 2566 
issued_total_col = 7091 
Row_Bus_Util =  0.006438 
CoL_Bus_Util = 0.017791 
Either_Row_CoL_Bus_Util = 0.024093 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.005623 
queue_avg = 0.138953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.138953
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389162 n_act=1264 n_pre=1248 n_ref_event=0 n_req=6651 n_rd=6551 n_rd_L2_A=0 n_write=0 n_wr_bk=398 bw_util=0.03487
n_activity=73198 dram_eff=0.1899
bk0: 453a 394636i bk1: 462a 395064i bk2: 470a 395551i bk3: 487a 395147i bk4: 452a 394080i bk5: 455a 394599i bk6: 418a 393566i bk7: 430a 392828i bk8: 359a 394481i bk9: 363a 394893i bk10: 374a 395320i bk11: 361a 395684i bk12: 362a 394877i bk13: 359a 395118i bk14: 370a 394462i bk15: 376a 394769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811908
Row_Buffer_Locality_read = 0.818501
Row_Buffer_Locality_write = 0.380000
Bank_Level_Parallism = 1.683436
Bank_Level_Parallism_Col = 1.544817
Bank_Level_Parallism_Ready = 1.275122
write_to_read_ratio_blp_rw_average = 0.082513
GrpLevelPara = 1.395439 

BW Util details:
bwutil = 0.034869 
total_CMD = 398581 
util_bw = 13898 
Wasted_Col = 17215 
Wasted_Row = 11476 
Idle = 355992 

BW Util Bottlenecks: 
RCDc_limit = 15321 
RCDWRc_limit = 375 
WTRc_limit = 1653 
RTWc_limit = 1139 
CCDLc_limit = 3298 
rwq = 0 
CCDLc_limit_alone = 3106 
WTRc_limit_alone = 1531 
RTWc_limit_alone = 1069 

Commands details: 
total_CMD = 398581 
n_nop = 389162 
Read = 6551 
Write = 0 
L2_Alloc = 0 
L2_WB = 398 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 6651 
total_req = 6949 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 6949 
Row_Bus_Util =  0.006302 
CoL_Bus_Util = 0.017434 
Either_Row_CoL_Bus_Util = 0.023631 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.004459 
queue_avg = 0.128315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.128315
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389046 n_act=1258 n_pre=1242 n_ref_event=0 n_req=6765 n_rd=6653 n_rd_L2_A=0 n_write=0 n_wr_bk=445 bw_util=0.03562
n_activity=73144 dram_eff=0.1941
bk0: 453a 395107i bk1: 463a 394703i bk2: 484a 394768i bk3: 464a 395468i bk4: 463a 393875i bk5: 469a 393829i bk6: 414a 392956i bk7: 419a 392673i bk8: 364a 395072i bk9: 375a 394689i bk10: 374a 395491i bk11: 368a 395706i bk12: 397a 394461i bk13: 383a 395384i bk14: 373a 394674i bk15: 390a 393831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815669
Row_Buffer_Locality_read = 0.823087
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.735718
Bank_Level_Parallism_Col = 1.622221
Bank_Level_Parallism_Ready = 1.353992
write_to_read_ratio_blp_rw_average = 0.092030
GrpLevelPara = 1.451230 

BW Util details:
bwutil = 0.035616 
total_CMD = 398581 
util_bw = 14196 
Wasted_Col = 17171 
Wasted_Row = 11385 
Idle = 355829 

BW Util Bottlenecks: 
RCDc_limit = 15098 
RCDWRc_limit = 362 
WTRc_limit = 1457 
RTWc_limit = 1718 
CCDLc_limit = 3396 
rwq = 0 
CCDLc_limit_alone = 3198 
WTRc_limit_alone = 1390 
RTWc_limit_alone = 1587 

Commands details: 
total_CMD = 398581 
n_nop = 389046 
Read = 6653 
Write = 0 
L2_Alloc = 0 
L2_WB = 445 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 6765 
total_req = 7098 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 7098 
Row_Bus_Util =  0.006272 
CoL_Bus_Util = 0.017808 
Either_Row_CoL_Bus_Util = 0.023922 
Issued_on_Two_Bus_Simul_Util = 0.000158 
issued_two_Eff = 0.006607 
queue_avg = 0.142977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.142977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=398581 n_nop=389077 n_act=1249 n_pre=1233 n_ref_event=0 n_req=6773 n_rd=6665 n_rd_L2_A=0 n_write=0 n_wr_bk=428 bw_util=0.03559
n_activity=72011 dram_eff=0.197
bk0: 457a 394677i bk1: 459a 393971i bk2: 469a 394578i bk3: 460a 395981i bk4: 455a 394074i bk5: 447a 393808i bk6: 426a 393254i bk7: 431a 393233i bk8: 387a 394547i bk9: 365a 394552i bk10: 393a 394988i bk11: 385a 395125i bk12: 385a 394169i bk13: 376a 395252i bk14: 395a 394671i bk15: 375a 395015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817068
Row_Buffer_Locality_read = 0.825056
Row_Buffer_Locality_write = 0.324074
Bank_Level_Parallism = 1.797804
Bank_Level_Parallism_Col = 1.695174
Bank_Level_Parallism_Ready = 1.365046
write_to_read_ratio_blp_rw_average = 0.094424
GrpLevelPara = 1.496355 

BW Util details:
bwutil = 0.035591 
total_CMD = 398581 
util_bw = 14186 
Wasted_Col = 16638 
Wasted_Row = 11039 
Idle = 356718 

BW Util Bottlenecks: 
RCDc_limit = 14738 
RCDWRc_limit = 410 
WTRc_limit = 1614 
RTWc_limit = 1771 
CCDLc_limit = 3372 
rwq = 0 
CCDLc_limit_alone = 3181 
WTRc_limit_alone = 1504 
RTWc_limit_alone = 1690 

Commands details: 
total_CMD = 398581 
n_nop = 389077 
Read = 6665 
Write = 0 
L2_Alloc = 0 
L2_WB = 428 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 6773 
total_req = 7093 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 7093 
Row_Bus_Util =  0.006227 
CoL_Bus_Util = 0.017796 
Either_Row_CoL_Bus_Util = 0.023845 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.007471 
queue_avg = 0.150097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.150097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55632, Miss = 5669, Miss_rate = 0.102, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 50558, Miss = 3495, Miss_rate = 0.069, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[2]: Access = 50096, Miss = 3380, Miss_rate = 0.067, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 50045, Miss = 3461, Miss_rate = 0.069, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[4]: Access = 50493, Miss = 3547, Miss_rate = 0.070, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 50329, Miss = 3637, Miss_rate = 0.072, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[6]: Access = 49855, Miss = 3380, Miss_rate = 0.068, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 49883, Miss = 3387, Miss_rate = 0.068, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 50436, Miss = 3485, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 51034, Miss = 3591, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 50438, Miss = 3466, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50454, Miss = 3477, Miss_rate = 0.069, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 50777, Miss = 3623, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 50699, Miss = 3709, Miss_rate = 0.073, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 50902, Miss = 3637, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 50836, Miss = 3548, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 50029, Miss = 3470, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 50302, Miss = 3609, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 49809, Miss = 3405, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 49882, Miss = 3557, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 49670, Miss = 3513, Miss_rate = 0.071, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 50639, Miss = 3506, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 50141, Miss = 3587, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50342, Miss = 3492, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1213281
L2_total_cache_misses = 86631
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 343
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51580
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6533
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.211
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1213281
icnt_total_pkts_simt_to_mem=1213015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 214.947
	minimum = 5
	maximum = 619
Network latency average = 79.9839
	minimum = 5
	maximum = 369
Slowest packet = 1028220
Flit latency average = 79.9839
	minimum = 5
	maximum = 369
Slowest flit = 2281170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.43125
	minimum = 0.335604 (at node 16)
	maximum = 0.697913 (at node 13)
Accepted packet rate average = 0.43125
	minimum = 0.335604 (at node 16)
	maximum = 0.697913 (at node 13)
Injected flit rate average = 0.43125
	minimum = 0.335604 (at node 16)
	maximum = 0.697913 (at node 13)
Accepted flit rate average= 0.43125
	minimum = 0.335604 (at node 16)
	maximum = 0.697913 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 44.5568 (13 samples)
	minimum = 5 (13 samples)
	maximum = 247.231 (13 samples)
Network latency average = 26.6664 (13 samples)
	minimum = 5 (13 samples)
	maximum = 159 (13 samples)
Flit latency average = 26.6664 (13 samples)
	minimum = 5 (13 samples)
	maximum = 159 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.135382 (13 samples)
	minimum = 0.0966021 (13 samples)
	maximum = 0.323227 (13 samples)
Accepted packet rate average = 0.135382 (13 samples)
	minimum = 0.0966021 (13 samples)
	maximum = 0.323622 (13 samples)
Injected flit rate average = 0.135382 (13 samples)
	minimum = 0.0966021 (13 samples)
	maximum = 0.323227 (13 samples)
Accepted flit rate average = 0.135382 (13 samples)
	minimum = 0.0966021 (13 samples)
	maximum = 0.323622 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 22 sec (82 sec)
gpgpu_simulation_rate = 253584 (inst/sec)
gpgpu_simulation_rate = 2708 (cycle/sec)
gpgpu_silicon_slowdown = 309084x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3287
gpu_sim_insn = 1323702
gpu_ipc =     402.7083
gpu_tot_sim_cycle = 225409
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      98.1224
gpu_tot_issued_cta = 1792
gpu_occupancy = 79.6278% 
gpu_tot_occupancy = 66.5028% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1153
partiton_level_parallism_total  =       5.4268
partiton_level_parallism_util =       3.8540
partiton_level_parallism_util_total  =       6.9709
L2_BW  =      83.4403 GB/Sec
L2_BW_total  =     145.3837 GB/Sec
gpu_total_sim_rate=263305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0052
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 945563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2176, 1887, 2000, 2230, 1910, 1950, 2035, 2014, 2025, 2193, 2068, 2136, 1981, 2239, 1732, 2288, 2450, 2298, 2279, 2057, 2146, 2535, 1952, 2416, 2217, 2255, 2094, 1933, 2190, 2182, 2333, 1983, 2439, 2495, 1973, 2499, 2029, 1821, 2227, 2191, 2058, 2121, 2379, 2044, 2456, 2203, 1870, 2326, 1746, 2043, 2222, 2051, 1869, 1741, 2229, 1887, 1731, 1709, 2202, 1934, 2184, 2012, 2259, 1986, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 931877
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1619865	W0_Idle:1001838	W0_Scoreboard:6336461	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:357940	WS1:358149	WS2:358588	WS3:362130	
dual_issue_nums: WS0:45024	WS1:44901	WS2:44890	WS3:44994	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 376 
max_icnt2sh_latency = 621 
averagemflatency = 442 
avg_icnt2mem_latency = 231 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 80 
mrq_lat_table:59817 	4028 	2858 	3194 	8107 	2206 	477 	101 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	358990 	378151 	475861 	10183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	134141 	104892 	47716 	59593 	99753 	216254 	556911 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250493 	217605 	144508 	155431 	180930 	171038 	99934 	3246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	244 	107 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        47        46        48        41        42        47        40        42        57        60        51        52        24        19 
dram[1]:        37        41        35        56        45        40        48        50        39        35        62        62        52        48        25        27 
dram[2]:        44        47        50        38        50        48        43        43        39        47        56        57        54        54        35        30 
dram[3]:        42        40        50        46        43        42        41        49        39        37        54        57        49        52        27        26 
dram[4]:        38        42        46        46        46        44        46        44        38        37        60        42        48        46        25        25 
dram[5]:        38        43        45        53        43        47        51        47        38        37        57        60        59        55        26        28 
dram[6]:        35        39        43        54        41        48        48        49        37        32        59        61        54        53        22        25 
dram[7]:        48        42        39        42        44        45        51        46        39        34        51        58        56        52        29        27 
dram[8]:        36        47        42        42        43        43        39        41        41        37        61        58        52        52        19        15 
dram[9]:        48        45        49        45        40        38        48        52        41        41        54        57        59        53        16        17 
dram[10]:        40        35        48        52        46        36        44        52        48        38        62        60        56        54        26        20 
dram[11]:        42        40        55        40        36        37        48        40        36        36        57        58        53        54        18        19 
maximum service time to same row:
dram[0]:      9308      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.162162  5.773809  6.520548  8.773585  5.873418  5.052631  4.110169  4.632653  4.600000  5.308824  5.863636  6.140625  5.071429  5.809524  5.207792  4.960526 
dram[1]:  5.701299  5.288889  6.657143  7.915254  6.757576  5.623529  4.800000  4.597938  5.444445  4.884058  6.571429  6.631579  4.842105  5.939394  5.310811  4.986667 
dram[2]:  5.746835  6.048193  7.500000  6.555555  5.296703  5.938272  4.025641  4.183486  5.415385  6.698113  5.305555  5.454545  5.380282  4.884615  5.202703  5.356164 
dram[3]:  5.759494  5.487500  9.265306  7.353846  5.268817  5.851852  4.602150  4.112150  6.157895  5.681818  5.709677  5.677419  5.597015  4.906667  5.457143  5.606061 
dram[4]:  6.428571  6.623188  8.545455  8.648149  5.865854  5.093750  4.317307  4.016529  4.753425  5.041667  5.472222  5.761905  4.777778  4.973684  5.362319  5.333333 
dram[5]:  5.174418  5.547619  8.471698  7.596774  6.397260  5.897436  4.989691  4.121739  4.433735  6.245614  4.945206  6.083333  6.457627  5.434783  5.361111  4.559524 
dram[6]:  5.937500  6.103896  7.476191  6.897059  5.430233  5.275510  3.945736  4.173913  5.000000  5.538462  5.812500  4.920000  5.950819  5.449275  4.717647  4.438202 
dram[7]:  6.381579  6.710145  6.871428  7.575758  5.529412  5.807229  4.078261  4.220183  5.197183  5.159420  5.080000  5.584615  4.551724  4.435294  4.274725  5.375000 
dram[8]:  6.843750  6.090909  8.016666  5.880952  4.626168  5.962025  3.991228  4.103448  4.881579  4.455696  6.362069  5.319445  5.264706  4.987500  5.890625  4.500000 
dram[9]:  5.493976  6.186666  8.000000  7.220588  5.120879  6.605634  4.320388  4.080357  4.432099  5.041667  5.582089  6.016667  4.840000  4.723684  4.506024  5.040000 
dram[10]:  6.565217  6.051948  6.791667  8.321428  5.454545  5.639535  4.259615  4.362745  5.275362  4.518072  6.032258  6.571429  4.878049  5.984375  4.530120  4.234043 
dram[11]:  5.542169  5.272727  6.869565 10.043478  5.413793  4.893617  4.956522  5.157303  5.229730  4.620253  5.614286  5.746269  4.790123  5.463768  5.012658  5.222222 
average row locality = 80825/14867 = 5.436537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       455       483       473       463       452       465       451       426       367       361       387       393       355       365       399       374 
dram[1]:       438       475       462       465       435       465       408       421       343       337       368       378       368       391       389       372 
dram[2]:       451       496       490       468       468       467       443       431       352       355       382       360       381       379       381       387 
dram[3]:       453       438       453       476       476       458       402       413       351       375       354       352       373       367       380       370 
dram[4]:       449       455       467       465       465       472       424       455       347       363       394       363       387       376       369       381 
dram[5]:       443       464       448       468       456       447       453       447       368       356       361       365       381       374       384       381 
dram[6]:       473       469       467       466       455       500       477       453       360       360       372       369       361       375       399       389 
dram[7]:       482       462       476       494       459       469       440       430       369       356       381       363       393       374       388       386 
dram[8]:       437       467       477       487       478       456       428       445       371       352       369       383       358       397       374       377 
dram[9]:       453       462       470       487       452       455       418       430       359       363       374       361       362       359       370       376 
dram[10]:       453       463       484       464       463       469       414       419       364       375       374       368       397       383       373       390 
dram[11]:       457       459       469       460       455       447       426       431       387       365       393       385       385       376       395       375 
total dram reads = 79586
bank skew: 500/337 = 1.48
chip skew: 6745/6491 = 1.04
number of total write accesses:
dram[0]:         4         7        12         6        48        59       136       112         1         0         0         0         0         4         8        12 
dram[1]:         4         4        13         8        44        50        96       100         0         0         0         0         0         4        16         8 
dram[2]:        10        24        20        16        56        56       111        97         0         0         0         0         4         8        16        16 
dram[3]:         8         4         4         8        56        64       104       108         0         0         0         0         8         4         8         0 
dram[4]:         4         8        12         5        64        68       100       123         0         0         0         0         0         8         4        12 
dram[5]:         8         8         4        12        44        52       123       107         0         0         0         0         0         4         8         8 
dram[6]:         8         4        14        12        48        67       127       108         0         0         0         0         8         4         8        24 
dram[7]:        12         4        20        24        44        52       115       118         0         0         0         0        12        12         4         4 
dram[8]:         4         8        14        28        65        60       108       124         0         0         0         0         0         8        12         4 
dram[9]:        12         6         8        16        56        56       108       108         0         0         0         0         4         0        16         8 
dram[10]:         0        12        19         8        67        64       116       104         0         0         0         0        11         0        12        32 
dram[11]:        12        18        20         6        64        52       120       112         0         0         0         0        12         4         4         4 
total dram writes = 4911
min_bank_accesses = 0!
chip skew: 445/347 = 1.28
average mf latency per bank:
dram[0]:       5054      4605      4414      4578      4197      3904      3479      3681     15944      8184     12443     11565     12519     11795      4716      4691
dram[1]:       4983      4819      4277      4497      4070      4148      3731      3778      8466      8933     11801     11723     10979     11155      4499      4812
dram[2]:       4875      4277      4168      4235      3970      3728      3553      3795      8426      8152     12270     12556     11364     10887      4599      4409
dram[3]:       4729      4979      4501      4209      3858      3908      3760      3673      8201      7745     12265     12433     10620     11555      4582      4815
dram[4]:       4891      5245      4323      4904      3878      4172      3605      3696      8295      9225     11361     14150     10712     12738      4766      5159
dram[5]:       4720      4872      4489      4506      3975      4140      3400      3533      7879      8797     12139     13013     11078     11692      4512      4885
dram[6]:       5583      4532      4974      4050      4709      3515      3711      3249      9509      7781     14858     11826     13956     10642      5460      4031
dram[7]:       5111      4814      4475      4096      4578      3971      4123      3548      9186      8301     14139     12693     11847     11299      5257      4641
dram[8]:       4804      4708      4188      4107      3579      4052      3509      3367      7704      8464     12518     12331     11061     10338      4647      4814
dram[9]:       4942      4518      4540      4040      4212      3911      3908      3482      8646      7727     13373     12059     11721     10460      4952      4484
dram[10]:       5322      4888      4505      4680      4099      4159      3695      4065      8768      8294     13791     13651     10900     11729      5024      4547
dram[11]:       4850      4766      4175      4568      4159      4130      3654      3592      7986      8283     12514     12447     10545     11299      4728      4840
maximum mf latency per bank:
dram[0]:       1132      1007      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1012      1083       982
dram[1]:       1022      1157       935      1150       964      1117       946      1091       945      1160       946      1114       984      1074       946      1106
dram[2]:       1142      1029      1020       986      1098      1039      1053      1031      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       979      1023       977      1096      1036      1058       982      1062       954
dram[4]:        932      1265      1024      1298       939      1234       957      1303       988      1242       926      1185       960      1189       979      1213
dram[5]:        930      1146       946      1133       898      1138       977      1116       952      1123       934      1139       879      1120       918      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1013      1224       994      1296       984      1279      1020      1245      1003      1251      1003      1263      1001      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       926      1048
dram[9]:       1138       937      1170       970      1168       887      1219       957      1190       885      1212       858      1168       901      1229       907
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1065      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394957 n_act=1247 n_pre=1231 n_ref_event=94369279462048 n_req=6773 n_rd=6669 n_rd_L2_A=0 n_write=0 n_wr_bk=409 bw_util=0.035
n_activity=71933 dram_eff=0.1968
bk0: 455a 400850i bk1: 483a 400300i bk2: 473a 400348i bk3: 463a 401572i bk4: 452a 400351i bk5: 465a 399632i bk6: 451a 398209i bk7: 426a 398666i bk8: 367a 400404i bk9: 361a 401016i bk10: 387a 401137i bk11: 393a 401324i bk12: 355a 401046i bk13: 365a 401266i bk14: 399a 400446i bk15: 374a 400591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817215
Row_Buffer_Locality_read = 0.824561
Row_Buffer_Locality_write = 0.346154
Bank_Level_Parallism = 1.764996
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.329737
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034998 
total_CMD = 404478 
util_bw = 14156 
Wasted_Col = 16722 
Wasted_Row = 11156 
Idle = 362444 

BW Util Bottlenecks: 
RCDc_limit = 14882 
RCDWRc_limit = 393 
WTRc_limit = 1561 
RTWc_limit = 1578 
CCDLc_limit = 3382 
rwq = 0 
CCDLc_limit_alone = 3167 
WTRc_limit_alone = 1484 
RTWc_limit_alone = 1440 

Commands details: 
total_CMD = 404478 
n_nop = 394957 
Read = 6669 
Write = 0 
L2_Alloc = 0 
L2_WB = 409 
n_act = 1247 
n_pre = 1231 
n_ref = 94369279462048 
n_req = 6773 
total_req = 7078 

Dual Bus Interface Util: 
issued_total_row = 2478 
issued_total_col = 7078 
Row_Bus_Util =  0.006126 
CoL_Bus_Util = 0.017499 
Either_Row_CoL_Bus_Util = 0.023539 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.003676 
queue_avg = 0.157195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.157195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=395321 n_act=1179 n_pre=1163 n_ref_event=94369280321680 n_req=6603 n_rd=6515 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.03393
n_activity=71188 dram_eff=0.1928
bk0: 438a 400641i bk1: 475a 400268i bk2: 462a 400600i bk3: 465a 401443i bk4: 435a 401043i bk5: 465a 400352i bk6: 408a 399307i bk7: 421a 398897i bk8: 343a 401197i bk9: 337a 401087i bk10: 368a 401652i bk11: 378a 401615i bk12: 368a 400828i bk13: 391a 401023i bk14: 389a 400639i bk15: 372a 400713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822808
Row_Buffer_Locality_read = 0.827475
Row_Buffer_Locality_write = 0.477273
Bank_Level_Parallism = 1.704296
Bank_Level_Parallism_Col = 1.611872
Bank_Level_Parallism_Ready = 1.330287
write_to_read_ratio_blp_rw_average = 0.083649
GrpLevelPara = 1.446283 

BW Util details:
bwutil = 0.033930 
total_CMD = 404478 
util_bw = 13724 
Wasted_Col = 16191 
Wasted_Row = 11019 
Idle = 363544 

BW Util Bottlenecks: 
RCDc_limit = 14579 
RCDWRc_limit = 253 
WTRc_limit = 1060 
RTWc_limit = 1497 
CCDLc_limit = 3164 
rwq = 0 
CCDLc_limit_alone = 2981 
WTRc_limit_alone = 1003 
RTWc_limit_alone = 1371 

Commands details: 
total_CMD = 404478 
n_nop = 395321 
Read = 6515 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1179 
n_pre = 1163 
n_ref = 94369280321680 
n_req = 6603 
total_req = 6862 

Dual Bus Interface Util: 
issued_total_row = 2342 
issued_total_col = 6862 
Row_Bus_Util =  0.005790 
CoL_Bus_Util = 0.016965 
Either_Row_CoL_Bus_Util = 0.022639 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.005133 
queue_avg = 0.128007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.128007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394896 n_act=1260 n_pre=1244 n_ref_event=0 n_req=6801 n_rd=6691 n_rd_L2_A=0 n_write=0 n_wr_bk=434 bw_util=0.03523
n_activity=73332 dram_eff=0.1943
bk0: 451a 400281i bk1: 496a 400215i bk2: 490a 400986i bk3: 468a 400699i bk4: 468a 399868i bk5: 467a 400021i bk6: 443a 398082i bk7: 431a 398184i bk8: 352a 400824i bk9: 355a 401400i bk10: 382a 400975i bk11: 360a 401179i bk12: 381a 400936i bk13: 379a 400740i bk14: 381a 400819i bk15: 387a 400810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816203
Row_Buffer_Locality_read = 0.823644
Row_Buffer_Locality_write = 0.363636
Bank_Level_Parallism = 1.750565
Bank_Level_Parallism_Col = 1.659727
Bank_Level_Parallism_Ready = 1.373972
write_to_read_ratio_blp_rw_average = 0.092404
GrpLevelPara = 1.471350 

BW Util details:
bwutil = 0.035231 
total_CMD = 404478 
util_bw = 14250 
Wasted_Col = 17208 
Wasted_Row = 11492 
Idle = 361528 

BW Util Bottlenecks: 
RCDc_limit = 15218 
RCDWRc_limit = 385 
WTRc_limit = 1510 
RTWc_limit = 1670 
CCDLc_limit = 3309 
rwq = 0 
CCDLc_limit_alone = 3086 
WTRc_limit_alone = 1426 
RTWc_limit_alone = 1531 

Commands details: 
total_CMD = 404478 
n_nop = 394896 
Read = 6691 
Write = 0 
L2_Alloc = 0 
L2_WB = 434 
n_act = 1260 
n_pre = 1244 
n_ref = 0 
n_req = 6801 
total_req = 7125 

Dual Bus Interface Util: 
issued_total_row = 2504 
issued_total_col = 7125 
Row_Bus_Util =  0.006191 
CoL_Bus_Util = 0.017615 
Either_Row_CoL_Bus_Util = 0.023690 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.004905 
queue_avg = 0.155638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.155638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=395320 n_act=1180 n_pre=1164 n_ref_event=0 n_req=6585 n_rd=6491 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.03395
n_activity=71099 dram_eff=0.1932
bk0: 453a 400592i bk1: 438a 400632i bk2: 453a 401765i bk3: 476a 401153i bk4: 476a 399958i bk5: 458a 400206i bk6: 402a 399324i bk7: 413a 398776i bk8: 351a 401489i bk9: 375a 401240i bk10: 354a 401433i bk11: 352a 401616i bk12: 373a 401060i bk13: 367a 400820i bk14: 380a 400890i bk15: 370a 401373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822020
Row_Buffer_Locality_read = 0.828686
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 1.686385
Bank_Level_Parallism_Col = 1.578983
Bank_Level_Parallism_Ready = 1.264766
write_to_read_ratio_blp_rw_average = 0.082859
GrpLevelPara = 1.423094 

BW Util details:
bwutil = 0.033955 
total_CMD = 404478 
util_bw = 13734 
Wasted_Col = 16146 
Wasted_Row = 10871 
Idle = 363727 

BW Util Bottlenecks: 
RCDc_limit = 14572 
RCDWRc_limit = 285 
WTRc_limit = 1156 
RTWc_limit = 1476 
CCDLc_limit = 3171 
rwq = 0 
CCDLc_limit_alone = 2959 
WTRc_limit_alone = 1091 
RTWc_limit_alone = 1329 

Commands details: 
total_CMD = 404478 
n_nop = 395320 
Read = 6491 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 1180 
n_pre = 1164 
n_ref = 0 
n_req = 6585 
total_req = 6867 

Dual Bus Interface Util: 
issued_total_row = 2344 
issued_total_col = 6867 
Row_Bus_Util =  0.005795 
CoL_Bus_Util = 0.016977 
Either_Row_CoL_Bus_Util = 0.022642 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.005787 
queue_avg = 0.128986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.128986
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=395031 n_act=1236 n_pre=1220 n_ref_event=0 n_req=6735 n_rd=6632 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.03481
n_activity=73563 dram_eff=0.1914
bk0: 449a 400989i bk1: 455a 401090i bk2: 467a 401403i bk3: 465a 401505i bk4: 465a 399955i bk5: 472a 399683i bk6: 424a 398724i bk7: 455a 398042i bk8: 347a 401097i bk9: 363a 401159i bk10: 394a 401110i bk11: 363a 401607i bk12: 387a 400557i bk13: 376a 400587i bk14: 369a 401190i bk15: 381a 400799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817520
Row_Buffer_Locality_read = 0.825241
Row_Buffer_Locality_write = 0.320388
Bank_Level_Parallism = 1.658663
Bank_Level_Parallism_Col = 1.567051
Bank_Level_Parallism_Ready = 1.273944
write_to_read_ratio_blp_rw_average = 0.086878
GrpLevelPara = 1.412472 

BW Util details:
bwutil = 0.034810 
total_CMD = 404478 
util_bw = 14080 
Wasted_Col = 17334 
Wasted_Row = 11747 
Idle = 361317 

BW Util Bottlenecks: 
RCDc_limit = 15253 
RCDWRc_limit = 425 
WTRc_limit = 1525 
RTWc_limit = 1425 
CCDLc_limit = 3382 
rwq = 0 
CCDLc_limit_alone = 3194 
WTRc_limit_alone = 1422 
RTWc_limit_alone = 1340 

Commands details: 
total_CMD = 404478 
n_nop = 395031 
Read = 6632 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 1236 
n_pre = 1220 
n_ref = 0 
n_req = 6735 
total_req = 7040 

Dual Bus Interface Util: 
issued_total_row = 2456 
issued_total_col = 7040 
Row_Bus_Util =  0.006072 
CoL_Bus_Util = 0.017405 
Either_Row_CoL_Bus_Util = 0.023356 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.005187 
queue_avg = 0.136811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.136811
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=395128 n_act=1215 n_pre=1199 n_ref_event=0 n_req=6691 n_rd=6596 n_rd_L2_A=0 n_write=0 n_wr_bk=378 bw_util=0.03448
n_activity=72938 dram_eff=0.1912
bk0: 443a 400342i bk1: 464a 400569i bk2: 448a 401563i bk3: 468a 401246i bk4: 456a 400563i bk5: 447a 400687i bk6: 453a 398857i bk7: 447a 398284i bk8: 368a 400329i bk9: 356a 401288i bk10: 361a 401171i bk11: 365a 401453i bk12: 381a 401282i bk13: 374a 400767i bk14: 384a 400779i bk15: 381a 400563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819907
Row_Buffer_Locality_read = 0.827168
Row_Buffer_Locality_write = 0.315789
Bank_Level_Parallism = 1.707268
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.349252
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034484 
total_CMD = 404478 
util_bw = 13948 
Wasted_Col = 16468 
Wasted_Row = 11490 
Idle = 362572 

BW Util Bottlenecks: 
RCDc_limit = 14702 
RCDWRc_limit = 299 
WTRc_limit = 1382 
RTWc_limit = 1154 
CCDLc_limit = 3133 
rwq = 0 
CCDLc_limit_alone = 2961 
WTRc_limit_alone = 1298 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 404478 
n_nop = 395128 
Read = 6596 
Write = 0 
L2_Alloc = 0 
L2_WB = 378 
n_act = 1215 
n_pre = 1199 
n_ref = 0 
n_req = 6691 
total_req = 6974 

Dual Bus Interface Util: 
issued_total_row = 2414 
issued_total_col = 6974 
Row_Bus_Util =  0.005968 
CoL_Bus_Util = 0.017242 
Either_Row_CoL_Bus_Util = 0.023116 
Issued_on_Two_Bus_Simul_Util = 0.000094 
issued_two_Eff = 0.004064 
queue_avg = 0.127653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.127653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394752 n_act=1306 n_pre=1290 n_ref_event=4568229571824690154 n_req=6854 n_rd=6745 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.03549
n_activity=75971 dram_eff=0.1889
bk0: 473a 400109i bk1: 469a 400748i bk2: 467a 400247i bk3: 466a 400824i bk4: 455a 400242i bk5: 500a 399421i bk6: 477a 397862i bk7: 453a 398273i bk8: 360a 400802i bk9: 360a 401247i bk10: 372a 401351i bk11: 369a 400658i bk12: 361a 401158i bk13: 375a 401083i bk14: 399a 400212i bk15: 389a 400054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810913
Row_Buffer_Locality_read = 0.820311
Row_Buffer_Locality_write = 0.229358
Bank_Level_Parallism = 1.754484
Bank_Level_Parallism_Col = 1.647999
Bank_Level_Parallism_Ready = 1.305237
write_to_read_ratio_blp_rw_average = 0.094800
GrpLevelPara = 1.448965 

BW Util details:
bwutil = 0.035488 
total_CMD = 404478 
util_bw = 14354 
Wasted_Col = 17773 
Wasted_Row = 11877 
Idle = 360474 

BW Util Bottlenecks: 
RCDc_limit = 15555 
RCDWRc_limit = 465 
WTRc_limit = 1762 
RTWc_limit = 1857 
CCDLc_limit = 3530 
rwq = 0 
CCDLc_limit_alone = 3238 
WTRc_limit_alone = 1602 
RTWc_limit_alone = 1725 

Commands details: 
total_CMD = 404478 
n_nop = 394752 
Read = 6745 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 1306 
n_pre = 1290 
n_ref = 4568229571824690154 
n_req = 6854 
total_req = 7177 

Dual Bus Interface Util: 
issued_total_row = 2596 
issued_total_col = 7177 
Row_Bus_Util =  0.006418 
CoL_Bus_Util = 0.017744 
Either_Row_CoL_Bus_Util = 0.024046 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.004832 
queue_avg = 0.165569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.165569
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394821 n_act=1300 n_pre=1284 n_ref_event=0 n_req=6828 n_rd=6722 n_rd_L2_A=0 n_write=0 n_wr_bk=421 bw_util=0.03532
n_activity=74352 dram_eff=0.1921
bk0: 482a 400581i bk1: 462a 401165i bk2: 476a 400332i bk3: 494a 400691i bk4: 459a 400016i bk5: 469a 400103i bk6: 440a 398480i bk7: 430a 398228i bk8: 369a 400846i bk9: 356a 400820i bk10: 381a 401118i bk11: 363a 401349i bk12: 393a 400086i bk13: 374a 400411i bk14: 388a 400093i bk15: 386a 400704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811365
Row_Buffer_Locality_read = 0.818953
Row_Buffer_Locality_write = 0.330189
Bank_Level_Parallism = 1.754575
Bank_Level_Parallism_Col = 1.639760
Bank_Level_Parallism_Ready = 1.338286
write_to_read_ratio_blp_rw_average = 0.095817
GrpLevelPara = 1.448713 

BW Util details:
bwutil = 0.035320 
total_CMD = 404478 
util_bw = 14286 
Wasted_Col = 17528 
Wasted_Row = 11688 
Idle = 360976 

BW Util Bottlenecks: 
RCDc_limit = 15554 
RCDWRc_limit = 443 
WTRc_limit = 1316 
RTWc_limit = 1761 
CCDLc_limit = 3545 
rwq = 0 
CCDLc_limit_alone = 3305 
WTRc_limit_alone = 1252 
RTWc_limit_alone = 1585 

Commands details: 
total_CMD = 404478 
n_nop = 394821 
Read = 6722 
Write = 0 
L2_Alloc = 0 
L2_WB = 421 
n_act = 1300 
n_pre = 1284 
n_ref = 0 
n_req = 6828 
total_req = 7143 

Dual Bus Interface Util: 
issued_total_row = 2584 
issued_total_col = 7143 
Row_Bus_Util =  0.006388 
CoL_Bus_Util = 0.017660 
Either_Row_CoL_Bus_Util = 0.023875 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.007249 
queue_avg = 0.149682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.149682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394875 n_act=1291 n_pre=1275 n_ref_event=0 n_req=6766 n_rd=6656 n_rd_L2_A=0 n_write=0 n_wr_bk=435 bw_util=0.03506
n_activity=73674 dram_eff=0.1925
bk0: 437a 401071i bk1: 467a 400646i bk2: 477a 401224i bk3: 487a 400001i bk4: 478a 399364i bk5: 456a 400187i bk6: 428a 398873i bk7: 445a 398243i bk8: 371a 400299i bk9: 352a 400408i bk10: 369a 401192i bk11: 383a 400752i bk12: 358a 401015i bk13: 397a 400200i bk14: 374a 401127i bk15: 377a 400467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810523
Row_Buffer_Locality_read = 0.818059
Row_Buffer_Locality_write = 0.354545
Bank_Level_Parallism = 1.766412
Bank_Level_Parallism_Col = 1.633705
Bank_Level_Parallism_Ready = 1.358261
write_to_read_ratio_blp_rw_average = 0.087945
GrpLevelPara = 1.440874 

BW Util details:
bwutil = 0.035062 
total_CMD = 404478 
util_bw = 14182 
Wasted_Col = 17544 
Wasted_Row = 11408 
Idle = 361344 

BW Util Bottlenecks: 
RCDc_limit = 15493 
RCDWRc_limit = 443 
WTRc_limit = 2087 
RTWc_limit = 1411 
CCDLc_limit = 3520 
rwq = 0 
CCDLc_limit_alone = 3228 
WTRc_limit_alone = 1892 
RTWc_limit_alone = 1314 

Commands details: 
total_CMD = 404478 
n_nop = 394875 
Read = 6656 
Write = 0 
L2_Alloc = 0 
L2_WB = 435 
n_act = 1291 
n_pre = 1275 
n_ref = 0 
n_req = 6766 
total_req = 7091 

Dual Bus Interface Util: 
issued_total_row = 2566 
issued_total_col = 7091 
Row_Bus_Util =  0.006344 
CoL_Bus_Util = 0.017531 
Either_Row_CoL_Bus_Util = 0.023742 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.005623 
queue_avg = 0.136927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.136927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=395059 n_act=1264 n_pre=1248 n_ref_event=0 n_req=6651 n_rd=6551 n_rd_L2_A=0 n_write=0 n_wr_bk=398 bw_util=0.03436
n_activity=73198 dram_eff=0.1899
bk0: 453a 400533i bk1: 462a 400961i bk2: 470a 401448i bk3: 487a 401044i bk4: 452a 399977i bk5: 455a 400496i bk6: 418a 399463i bk7: 430a 398725i bk8: 359a 400378i bk9: 363a 400790i bk10: 374a 401217i bk11: 361a 401581i bk12: 362a 400774i bk13: 359a 401015i bk14: 370a 400359i bk15: 376a 400666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811908
Row_Buffer_Locality_read = 0.818501
Row_Buffer_Locality_write = 0.380000
Bank_Level_Parallism = 1.683436
Bank_Level_Parallism_Col = 1.544817
Bank_Level_Parallism_Ready = 1.275122
write_to_read_ratio_blp_rw_average = 0.082513
GrpLevelPara = 1.395439 

BW Util details:
bwutil = 0.034360 
total_CMD = 404478 
util_bw = 13898 
Wasted_Col = 17215 
Wasted_Row = 11476 
Idle = 361889 

BW Util Bottlenecks: 
RCDc_limit = 15321 
RCDWRc_limit = 375 
WTRc_limit = 1653 
RTWc_limit = 1139 
CCDLc_limit = 3298 
rwq = 0 
CCDLc_limit_alone = 3106 
WTRc_limit_alone = 1531 
RTWc_limit_alone = 1069 

Commands details: 
total_CMD = 404478 
n_nop = 395059 
Read = 6551 
Write = 0 
L2_Alloc = 0 
L2_WB = 398 
n_act = 1264 
n_pre = 1248 
n_ref = 0 
n_req = 6651 
total_req = 6949 

Dual Bus Interface Util: 
issued_total_row = 2512 
issued_total_col = 6949 
Row_Bus_Util =  0.006210 
CoL_Bus_Util = 0.017180 
Either_Row_CoL_Bus_Util = 0.023287 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.004459 
queue_avg = 0.126444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.126444
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394943 n_act=1258 n_pre=1242 n_ref_event=0 n_req=6765 n_rd=6653 n_rd_L2_A=0 n_write=0 n_wr_bk=445 bw_util=0.0351
n_activity=73144 dram_eff=0.1941
bk0: 453a 401004i bk1: 463a 400600i bk2: 484a 400665i bk3: 464a 401365i bk4: 463a 399772i bk5: 469a 399726i bk6: 414a 398853i bk7: 419a 398570i bk8: 364a 400969i bk9: 375a 400586i bk10: 374a 401388i bk11: 368a 401603i bk12: 397a 400358i bk13: 383a 401281i bk14: 373a 400571i bk15: 390a 399728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815669
Row_Buffer_Locality_read = 0.823087
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.735718
Bank_Level_Parallism_Col = 1.622221
Bank_Level_Parallism_Ready = 1.353992
write_to_read_ratio_blp_rw_average = 0.092030
GrpLevelPara = 1.451230 

BW Util details:
bwutil = 0.035097 
total_CMD = 404478 
util_bw = 14196 
Wasted_Col = 17171 
Wasted_Row = 11385 
Idle = 361726 

BW Util Bottlenecks: 
RCDc_limit = 15098 
RCDWRc_limit = 362 
WTRc_limit = 1457 
RTWc_limit = 1718 
CCDLc_limit = 3396 
rwq = 0 
CCDLc_limit_alone = 3198 
WTRc_limit_alone = 1390 
RTWc_limit_alone = 1587 

Commands details: 
total_CMD = 404478 
n_nop = 394943 
Read = 6653 
Write = 0 
L2_Alloc = 0 
L2_WB = 445 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 6765 
total_req = 7098 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 7098 
Row_Bus_Util =  0.006181 
CoL_Bus_Util = 0.017549 
Either_Row_CoL_Bus_Util = 0.023574 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.006607 
queue_avg = 0.140893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.140893
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=404478 n_nop=394974 n_act=1249 n_pre=1233 n_ref_event=0 n_req=6773 n_rd=6665 n_rd_L2_A=0 n_write=0 n_wr_bk=428 bw_util=0.03507
n_activity=72011 dram_eff=0.197
bk0: 457a 400574i bk1: 459a 399868i bk2: 469a 400475i bk3: 460a 401878i bk4: 455a 399971i bk5: 447a 399705i bk6: 426a 399151i bk7: 431a 399130i bk8: 387a 400444i bk9: 365a 400449i bk10: 393a 400885i bk11: 385a 401022i bk12: 385a 400066i bk13: 376a 401149i bk14: 395a 400568i bk15: 375a 400912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817068
Row_Buffer_Locality_read = 0.825056
Row_Buffer_Locality_write = 0.324074
Bank_Level_Parallism = 1.797804
Bank_Level_Parallism_Col = 1.695174
Bank_Level_Parallism_Ready = 1.365046
write_to_read_ratio_blp_rw_average = 0.094424
GrpLevelPara = 1.496355 

BW Util details:
bwutil = 0.035072 
total_CMD = 404478 
util_bw = 14186 
Wasted_Col = 16638 
Wasted_Row = 11039 
Idle = 362615 

BW Util Bottlenecks: 
RCDc_limit = 14738 
RCDWRc_limit = 410 
WTRc_limit = 1614 
RTWc_limit = 1771 
CCDLc_limit = 3372 
rwq = 0 
CCDLc_limit_alone = 3181 
WTRc_limit_alone = 1504 
RTWc_limit_alone = 1690 

Commands details: 
total_CMD = 404478 
n_nop = 394974 
Read = 6665 
Write = 0 
L2_Alloc = 0 
L2_WB = 428 
n_act = 1249 
n_pre = 1233 
n_ref = 0 
n_req = 6773 
total_req = 7093 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 7093 
Row_Bus_Util =  0.006136 
CoL_Bus_Util = 0.017536 
Either_Row_CoL_Bus_Util = 0.023497 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.007471 
queue_avg = 0.147909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.147909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58024, Miss = 7789, Miss_rate = 0.134, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 50902, Miss = 3559, Miss_rate = 0.070, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[2]: Access = 50440, Miss = 3440, Miss_rate = 0.068, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 50389, Miss = 3521, Miss_rate = 0.070, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[4]: Access = 50837, Miss = 3607, Miss_rate = 0.071, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 50673, Miss = 3693, Miss_rate = 0.073, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[6]: Access = 50199, Miss = 3444, Miss_rate = 0.069, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 50227, Miss = 3455, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 3537, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 51374, Miss = 3651, Miss_rate = 0.071, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 50778, Miss = 3526, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 50794, Miss = 3533, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 51117, Miss = 3675, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 51039, Miss = 3765, Miss_rate = 0.074, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 51242, Miss = 3697, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 51176, Miss = 3604, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 50369, Miss = 3530, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 50642, Miss = 3673, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 50149, Miss = 3469, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 50222, Miss = 3621, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 50010, Miss = 3581, Miss_rate = 0.072, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 50979, Miss = 3570, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 50481, Miss = 3651, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50682, Miss = 3552, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1223521
L2_total_cache_misses = 90143
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 343
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 858140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51580
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9678
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1223521
icnt_total_pkts_simt_to_mem=1223255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 97.8127
	minimum = 5
	maximum = 751
Network latency average = 70.4302
	minimum = 5
	maximum = 484
Slowest packet = 2429416
Flit latency average = 70.4302
	minimum = 5
	maximum = 484
Slowest flit = 2431924
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.163963
	minimum = 0.103438 (at node 22)
	maximum = 0.727715 (at node 14)
Accepted packet rate average = 0.163963
	minimum = 0.103438 (at node 22)
	maximum = 0.727715 (at node 14)
Injected flit rate average = 0.163963
	minimum = 0.103438 (at node 22)
	maximum = 0.727715 (at node 14)
Accepted flit rate average= 0.163963
	minimum = 0.103438 (at node 22)
	maximum = 0.727715 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 48.3608 (14 samples)
	minimum = 5 (14 samples)
	maximum = 283.214 (14 samples)
Network latency average = 29.7924 (14 samples)
	minimum = 5 (14 samples)
	maximum = 182.214 (14 samples)
Flit latency average = 29.7924 (14 samples)
	minimum = 5 (14 samples)
	maximum = 182.214 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.137423 (14 samples)
	minimum = 0.0970904 (14 samples)
	maximum = 0.352119 (14 samples)
Accepted packet rate average = 0.137423 (14 samples)
	minimum = 0.0970904 (14 samples)
	maximum = 0.352486 (14 samples)
Injected flit rate average = 0.137423 (14 samples)
	minimum = 0.0970904 (14 samples)
	maximum = 0.352119 (14 samples)
Accepted flit rate average = 0.137423 (14 samples)
	minimum = 0.0970904 (14 samples)
	maximum = 0.352486 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 263305 (inst/sec)
gpgpu_simulation_rate = 2683 (cycle/sec)
gpgpu_silicon_slowdown = 311964x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33229
gpu_sim_insn = 2766132
gpu_ipc =      83.2445
gpu_tot_sim_cycle = 258638
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      96.2109
gpu_tot_issued_cta = 1920
gpu_occupancy = 77.4874% 
gpu_tot_occupancy = 68.0263% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.3378
partiton_level_parallism_total  =       5.6723
partiton_level_parallism_util =       8.1791
partiton_level_parallism_util_total  =       7.1464
L2_BW  =     196.5358 GB/Sec
L2_BW_total  =     151.9555 GB/Sec
gpu_total_sim_rate=253916

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1114829
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2492, 2211, 2319, 2542, 2233, 2238, 2380, 2400, 2418, 2622, 2413, 2491, 2329, 2538, 2042, 2598, 2803, 2671, 2680, 2414, 2528, 2860, 2294, 2729, 2539, 2532, 2369, 2283, 2477, 2496, 2596, 2305, 2775, 2784, 2226, 2833, 2348, 2154, 2600, 2559, 2378, 2465, 2722, 2390, 2766, 2479, 2274, 2634, 2077, 2347, 2520, 2384, 2205, 2063, 2540, 2177, 2070, 2023, 2469, 2256, 2553, 2332, 2627, 2282, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1124994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1696573	W0_Idle:1037397	W0_Scoreboard:7672444	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:412718	WS1:412050	WS2:413158	WS3:415709	
dual_issue_nums: WS0:54524	WS1:54312	WS2:54321	WS3:54326	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 378 
max_icnt2sh_latency = 699 
averagemflatency = 435 
avg_icnt2mem_latency = 213 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 89 
mrq_lat_table:85956 	6230 	4776 	5712 	12936 	5270 	2077 	484 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	439102 	459896 	557755 	10260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	157226 	142829 	73013 	87088 	131672 	268583 	602677 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	276518 	252004 	166360 	179627 	220510 	223783 	141714 	6497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	275 	126 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        50        52        54        50        40        42        57        60        55        53        52        51 
dram[1]:        47        57        49        56        55        55        51        51        39        38        62        62        52        49        56        54 
dram[2]:        52        51        51        53        54        54        54        46        39        47        56        57        54        54        42        45 
dram[3]:        56        49        51        53        54        57        53        53        39        37        54        57        52        52        53        41 
dram[4]:        49        51        50        49        51        59        51        51        38        37        60        46        52        51        46        56 
dram[5]:        52        50        52        53        57        60        51        48        38        37        57        60        59        55        52        46 
dram[6]:        50        50        46        54        50        59        48        52        37        36        59        61        54        53        50        44 
dram[7]:        52        49        51        50        53        53        51        53        39        39        51        58        56        52        42        56 
dram[8]:        57        54        58        55        58        60        55        50        41        37        61        58        52        52        48        56 
dram[9]:        48        55        52        54        58        54        53        52        41        41        54        57        59        53        55        51 
dram[10]:        46        51        53        55        53        58        47        52        48        38        62        60        56        54        49        48 
dram[11]:        52        47        55        54        61        54        51        47        36        36        57        58        53        54        53        49 
maximum service time to same row:
dram[0]:      9923      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.225225  5.365672  6.230769  6.783019  5.894309  5.109589  4.346821  4.374233  4.777778  5.054054  5.894737  5.333333  5.303922  5.245283  4.790323  4.887931 
dram[1]:  5.392000  5.140845  6.300885  7.019802  6.111111  5.154930  4.664474  4.487179  5.284314  4.953704  5.747475  5.775510  4.905172  5.360360  4.859504  4.476562 
dram[2]:  5.261194  5.548148  6.627273  6.228814  5.453846  5.485075  4.286550  4.190476  5.264151  6.142857  5.405941  5.366337  5.162162  5.355140  5.223214  5.000000 
dram[3]:  5.744000  5.585366  6.764151  6.336283  5.456522  5.713178  4.327273  4.112994  6.204545  5.653061  5.572917  5.902174  5.409524  4.720339  4.957627  5.570000 
dram[4]:  5.555555  5.949152  7.484848  6.790476  5.321678  4.833333  4.274390  3.984536  5.094340  4.752213  5.443396  5.676768  4.588710  4.779661  4.743590  5.061947 
dram[5]:  5.356589  5.161765  6.923077  6.805555  6.067797  5.184397  4.567901  3.967391  5.064220  5.931035  5.701031  6.768293  5.854167  5.781250  5.135135  4.848740 
dram[6]:  5.279412  5.526718  5.909836  6.657407  5.338130  4.915585  3.893401  4.088398  5.207547  5.857143  5.827957  5.450980  5.564356  5.211538  4.747967  4.595420 
dram[7]:  5.868853  6.090090  6.777778  7.086538  5.325926  5.522059  4.218391  3.989011  5.680000  5.130841  5.264151  5.500000  4.819672  4.491803  4.666667  5.106194 
dram[8]:  6.190909  5.507812  6.980769  5.653846  4.618182  5.534351  4.319277  4.284883  4.750000  4.891892  5.618556  5.364486  5.155963  4.737705  5.396226  4.682927 
dram[9]:  5.102941  5.381680  6.544643  7.505155  5.063830  5.942623  4.204679  4.215117  4.242188  4.686440  5.188679  5.594059  4.921739  4.495935  5.000000  4.840336 
dram[10]:  5.771186  5.622047  5.960000  7.142857  5.188811  5.304348  4.091429  4.117647  5.428571  4.492064  5.480392  6.033708  5.342593  5.697917  4.747899  4.384058 
dram[11]:  5.371212  5.070423  6.256198  7.934066  5.095891  5.060811  4.549383  4.864865  4.831933  4.396825  5.052631  5.212963  4.823529  5.623763  4.708662  4.881356 
average row locality = 123501/23593 = 5.234646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       681       706       714       703       695       714       697       663       550       551       556       571       537       551       578       551 
dram[1]:       660       718       696       697       686       699       667       654       534       527       564       563       563       589       573       560 
dram[2]:       693       731       713       717       677       702       685       658       551       551       543       538       568       567       567       570 
dram[3]:       705       674       702       702       720       700       664       678       542       548       531       539       561       553       571       546 
dram[4]:       687       687       726       697       723       718       655       719       536       529       574       559       564       559       540       556 
dram[5]:       677       686       705       719       687       697       690       683       547       509       552       554       558       552       555       563 
dram[6]:       707       707       703       704       709       722       713       692       545       529       538       553       557       537       569       586 
dram[7]:       701       664       715       718       689       720       685       676       558       542       554       559       582       543       577       562 
dram[8]:       667       691       708       713       724       694       670       685       542       538       542       571       556       572       558       563 
dram[9]:       677       688       720       716       681       694       671       675       536       546       547       562       560       547       569       561 
dram[10]:       671       699       725       733       704       696       664       650       527       558       556       535       569       542       550       584 
dram[11]:       693       704       739       707       707       715       684       669       567       548       571       559       566       565       586       560 
total dram reads = 120061
bank skew: 739/509 = 1.45
chip skew: 10140/9934 = 1.02
number of total write accesses:
dram[0]:        39        51        60        62       119       125       219       198        30        40        16        20        16        19        64        64 
dram[1]:        55        48        59        48       113       130       165       184        20        32        20        12        21        24        60        50 
dram[2]:        46        71        62        72       127       130       190       181        28        32        12        16        20        24        70        59 
dram[3]:        52        52        60        56       132       146       200       198        16        24        16        16        28        16        55        44 
dram[4]:        52        58        60        61       148       139       184       213        16        32        12        12        20        20        60        64 
dram[5]:        56        64        60        63       116       132       199       185        20        28         4         4        16        12        59        56 
dram[6]:        44        68        70        60       132       136       214       189        28        16        16        12        20        20        60        62 
dram[7]:        60        45        68        75       120       124       192       195        40        28        16         8        24        20        44        60 
dram[8]:        56        55        69        88       149       124       188       204        36        20        12        12        21        24        56        52 
dram[9]:        68        66        52        48       131       121       191       196        28        28        12        12        24        24        44        60 
dram[10]:        40        60        76        67       151       144       206       197        20        32        12         8        30        20        60        83 
dram[11]:        63        60        72        58       146       134       208       203        32        24        20        16        32        12        48        61 
total dram writes = 13591
bank skew: 219/4 = 54.75
chip skew: 1206/1041 = 1.16
average mf latency per bank:
dram[0]:       3638      3309      3116      3123      2919      2751      2569      2626     10611      5407     10107      9173     10011      9205      3391      3298
dram[1]:       3585      3498      3157      3293      2892      2945      2778      2767      5936      5981      9774      9639      9261      9145      3370      3476
dram[2]:       3415      3244      3046      3054      2860      2728      2576      2802      5612      5587      9864     10259      8914      9306      3236      3306
dram[3]:       3389      3497      3169      3073      2792      2798      2703      2624      5876      5578     10284     10047      9286      9681      3340      3479
dram[4]:       3498      3716      3136      3431      2794      3014      2683      2700      5922      6498      9976     11214      9473     10535      3450      3708
dram[5]:       3380      3510      3064      3193      2860      2901      2586      2673      5664      6385     10202     10905      9555     10207      3335      3559
dram[6]:       4035      3134      3488      2865      3194      2584      2812      2387      6560      5575     12307      9355     11217      8942      3976      2983
dram[7]:       3748      3607      3272      3033      3221      2804      3058      2668      6244      5771     11666     10604     10169     10060      3810      3446
dram[8]:       3339      3307      2991      2901      2531      2836      2569      2444      5405      5771     10170      9556      8507      8244      3340      3339
dram[9]:       3475      3178      3194      3044      2980      2801      2782      2520      5971      5396     10788      9612      8979      8455      3587      3189
dram[10]:       3794      3437      3169      3093      2854      2928      2615      2839      6301      5720     10883     11042      9025      9581      3613      3263
dram[11]:       3417      3383      2931      3153      2880      2789      2631      2615      5629      5792     10143     10231      8713      9201      3371      3396
maximum mf latency per bank:
dram[0]:       1132      1055      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1076      1100       982
dram[1]:       1022      1157       989      1150       988      1117      1090      1091      1043      1160      1046      1114      1065      1074       993      1106
dram[2]:       1142      1029      1020       986      1098      1039      1089      1078      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       983      1023       977      1096      1036      1058       982      1062       954
dram[4]:        952      1265      1024      1298       962      1234      1012      1303      1005      1242       997      1185       960      1189       979      1213
dram[5]:        988      1146       946      1133       961      1138      1000      1116       952      1123       955      1139      1019      1120       983      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1036      1224       994      1296      1066      1279      1020      1245      1003      1251      1012      1263      1010      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       936      1048
dram[9]:       1138       937      1170       970      1168       887      1219      1159      1190       920      1212       949      1168       901      1229       993
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1103      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449137 n_act=1961 n_pre=1945 n_ref_event=94369279462048 n_req=10308 n_rd=10018 n_rd_L2_A=0 n_write=0 n_wr_bk=1142 bw_util=0.04809
n_activity=100912 dram_eff=0.2212
bk0: 681a 457311i bk1: 706a 456303i bk2: 714a 456296i bk3: 703a 457412i bk4: 695a 456657i bk5: 714a 455672i bk6: 697a 452911i bk7: 663a 453163i bk8: 550a 457109i bk9: 551a 457520i bk10: 556a 458421i bk11: 571a 458161i bk12: 537a 458087i bk13: 551a 457692i bk14: 578a 456439i bk15: 551a 456873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810633
Row_Buffer_Locality_read = 0.824316
Row_Buffer_Locality_write = 0.337931
Bank_Level_Parallism = 2.174401
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.527943
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048092 
total_CMD = 464106 
util_bw = 22320 
Wasted_Col = 24343 
Wasted_Row = 15320 
Idle = 402123 

BW Util Bottlenecks: 
RCDc_limit = 21071 
RCDWRc_limit = 948 
WTRc_limit = 5244 
RTWc_limit = 4257 
CCDLc_limit = 5467 
rwq = 0 
CCDLc_limit_alone = 4723 
WTRc_limit_alone = 4862 
RTWc_limit_alone = 3895 

Commands details: 
total_CMD = 464106 
n_nop = 449137 
Read = 10018 
Write = 0 
L2_Alloc = 0 
L2_WB = 1142 
n_act = 1961 
n_pre = 1945 
n_ref = 94369279462048 
n_req = 10308 
total_req = 11160 

Dual Bus Interface Util: 
issued_total_row = 3906 
issued_total_col = 11160 
Row_Bus_Util =  0.008416 
CoL_Bus_Util = 0.024046 
Either_Row_CoL_Bus_Util = 0.032253 
Issued_on_Two_Bus_Simul_Util = 0.000209 
issued_two_Eff = 0.006480 
queue_avg = 0.342159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.342159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449351 n_act=1940 n_pre=1924 n_ref_event=94369280321680 n_req=10215 n_rd=9950 n_rd_L2_A=0 n_write=0 n_wr_bk=1041 bw_util=0.04736
n_activity=100458 dram_eff=0.2188
bk0: 660a 456913i bk1: 718a 456370i bk2: 696a 456835i bk3: 697a 458083i bk4: 686a 456809i bk5: 699a 455852i bk6: 667a 454652i bk7: 654a 454131i bk8: 534a 458230i bk9: 527a 457817i bk10: 564a 458375i bk11: 563a 458622i bk12: 563a 457627i bk13: 589a 457990i bk14: 573a 456985i bk15: 560a 456752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810964
Row_Buffer_Locality_read = 0.823116
Row_Buffer_Locality_write = 0.354717
Bank_Level_Parallism = 2.095490
Bank_Level_Parallism_Col = 1.951483
Bank_Level_Parallism_Ready = 1.467401
write_to_read_ratio_blp_rw_average = 0.129034
GrpLevelPara = 1.628647 

BW Util details:
bwutil = 0.047364 
total_CMD = 464106 
util_bw = 21982 
Wasted_Col = 24256 
Wasted_Row = 15051 
Idle = 402817 

BW Util Bottlenecks: 
RCDc_limit = 21200 
RCDWRc_limit = 749 
WTRc_limit = 4144 
RTWc_limit = 4355 
CCDLc_limit = 5411 
rwq = 0 
CCDLc_limit_alone = 4717 
WTRc_limit_alone = 3827 
RTWc_limit_alone = 3978 

Commands details: 
total_CMD = 464106 
n_nop = 449351 
Read = 9950 
Write = 0 
L2_Alloc = 0 
L2_WB = 1041 
n_act = 1940 
n_pre = 1924 
n_ref = 94369280321680 
n_req = 10215 
total_req = 10991 

Dual Bus Interface Util: 
issued_total_row = 3864 
issued_total_col = 10991 
Row_Bus_Util =  0.008326 
CoL_Bus_Util = 0.023682 
Either_Row_CoL_Bus_Util = 0.031792 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.006777 
queue_avg = 0.271619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.271619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449121 n_act=1956 n_pre=1940 n_ref_event=0 n_req=10320 n_rd=10031 n_rd_L2_A=0 n_write=0 n_wr_bk=1140 bw_util=0.04814
n_activity=102335 dram_eff=0.2183
bk0: 693a 456633i bk1: 731a 456500i bk2: 713a 457561i bk3: 717a 456517i bk4: 677a 456724i bk5: 702a 456016i bk6: 685a 453408i bk7: 658a 453756i bk8: 551a 457293i bk9: 551a 458110i bk10: 543a 458830i bk11: 538a 458444i bk12: 568a 458158i bk13: 567a 458225i bk14: 567a 457924i bk15: 570a 457518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811434
Row_Buffer_Locality_read = 0.825242
Row_Buffer_Locality_write = 0.332180
Bank_Level_Parallism = 2.037988
Bank_Level_Parallism_Col = 1.921656
Bank_Level_Parallism_Ready = 1.492490
write_to_read_ratio_blp_rw_average = 0.135651
GrpLevelPara = 1.607144 

BW Util details:
bwutil = 0.048140 
total_CMD = 464106 
util_bw = 22342 
Wasted_Col = 25213 
Wasted_Row = 15589 
Idle = 400962 

BW Util Bottlenecks: 
RCDc_limit = 21558 
RCDWRc_limit = 1009 
WTRc_limit = 4387 
RTWc_limit = 4248 
CCDLc_limit = 5397 
rwq = 0 
CCDLc_limit_alone = 4769 
WTRc_limit_alone = 4105 
RTWc_limit_alone = 3902 

Commands details: 
total_CMD = 464106 
n_nop = 449121 
Read = 10031 
Write = 0 
L2_Alloc = 0 
L2_WB = 1140 
n_act = 1956 
n_pre = 1940 
n_ref = 0 
n_req = 10320 
total_req = 11171 

Dual Bus Interface Util: 
issued_total_row = 3896 
issued_total_col = 11171 
Row_Bus_Util =  0.008395 
CoL_Bus_Util = 0.024070 
Either_Row_CoL_Bus_Util = 0.032288 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.005472 
queue_avg = 0.271098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.271098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449383 n_act=1899 n_pre=1883 n_ref_event=0 n_req=10215 n_rd=9936 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04761
n_activity=100860 dram_eff=0.2191
bk0: 705a 456937i bk1: 674a 457310i bk2: 702a 457680i bk3: 702a 457301i bk4: 720a 456260i bk5: 700a 456392i bk6: 664a 453501i bk7: 678a 453127i bk8: 542a 459059i bk9: 548a 458667i bk10: 531a 459101i bk11: 539a 459209i bk12: 561a 458188i bk13: 553a 457921i bk14: 571a 456873i bk15: 546a 458068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814880
Row_Buffer_Locality_read = 0.828200
Row_Buffer_Locality_write = 0.340502
Bank_Level_Parallism = 2.034730
Bank_Level_Parallism_Col = 1.906144
Bank_Level_Parallism_Ready = 1.411744
write_to_read_ratio_blp_rw_average = 0.129476
GrpLevelPara = 1.597091 

BW Util details:
bwutil = 0.047606 
total_CMD = 464106 
util_bw = 22094 
Wasted_Col = 24226 
Wasted_Row = 15005 
Idle = 402781 

BW Util Bottlenecks: 
RCDc_limit = 21162 
RCDWRc_limit = 780 
WTRc_limit = 3906 
RTWc_limit = 4376 
CCDLc_limit = 5276 
rwq = 0 
CCDLc_limit_alone = 4595 
WTRc_limit_alone = 3615 
RTWc_limit_alone = 3986 

Commands details: 
total_CMD = 464106 
n_nop = 449383 
Read = 9936 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 1899 
n_pre = 1883 
n_ref = 0 
n_req = 10215 
total_req = 11047 

Dual Bus Interface Util: 
issued_total_row = 3782 
issued_total_col = 11047 
Row_Bus_Util =  0.008149 
CoL_Bus_Util = 0.023803 
Either_Row_CoL_Bus_Util = 0.031723 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.007200 
queue_avg = 0.266353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.266353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449031 n_act=2008 n_pre=1992 n_ref_event=0 n_req=10321 n_rd=10029 n_rd_L2_A=0 n_write=0 n_wr_bk=1151 bw_util=0.04818
n_activity=103651 dram_eff=0.2157
bk0: 687a 457081i bk1: 687a 457014i bk2: 726a 457159i bk3: 697a 457486i bk4: 723a 455383i bk5: 718a 454987i bk6: 655a 453714i bk7: 719a 452652i bk8: 536a 458340i bk9: 529a 458169i bk10: 574a 458433i bk11: 559a 458612i bk12: 564a 457263i bk13: 559a 457566i bk14: 540a 457812i bk15: 556a 457714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806123
Row_Buffer_Locality_read = 0.821318
Row_Buffer_Locality_write = 0.284247
Bank_Level_Parallism = 2.038507
Bank_Level_Parallism_Col = 1.913316
Bank_Level_Parallism_Ready = 1.435900
write_to_read_ratio_blp_rw_average = 0.130179
GrpLevelPara = 1.575730 

BW Util details:
bwutil = 0.048179 
total_CMD = 464106 
util_bw = 22360 
Wasted_Col = 25839 
Wasted_Row = 16118 
Idle = 399789 

BW Util Bottlenecks: 
RCDc_limit = 22309 
RCDWRc_limit = 1080 
WTRc_limit = 4807 
RTWc_limit = 4071 
CCDLc_limit = 5466 
rwq = 0 
CCDLc_limit_alone = 4913 
WTRc_limit_alone = 4510 
RTWc_limit_alone = 3815 

Commands details: 
total_CMD = 464106 
n_nop = 449031 
Read = 10029 
Write = 0 
L2_Alloc = 0 
L2_WB = 1151 
n_act = 2008 
n_pre = 1992 
n_ref = 0 
n_req = 10321 
total_req = 11180 

Dual Bus Interface Util: 
issued_total_row = 4000 
issued_total_col = 11180 
Row_Bus_Util =  0.008619 
CoL_Bus_Util = 0.024089 
Either_Row_CoL_Bus_Util = 0.032482 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.006965 
queue_avg = 0.274855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.274855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449423 n_act=1889 n_pre=1873 n_ref_event=0 n_req=10205 n_rd=9934 n_rd_L2_A=0 n_write=0 n_wr_bk=1074 bw_util=0.04744
n_activity=101974 dram_eff=0.2159
bk0: 677a 456758i bk1: 686a 456595i bk2: 705a 457596i bk3: 719a 457692i bk4: 687a 456741i bk5: 697a 456396i bk6: 690a 454200i bk7: 683a 453472i bk8: 547a 457769i bk9: 509a 458619i bk10: 552a 459076i bk11: 554a 459282i bk12: 558a 458638i bk13: 552a 458404i bk14: 555a 457481i bk15: 563a 457448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815875
Row_Buffer_Locality_read = 0.829777
Row_Buffer_Locality_write = 0.306273
Bank_Level_Parallism = 2.011123
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.467695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047437 
total_CMD = 464106 
util_bw = 22016 
Wasted_Col = 24306 
Wasted_Row = 15471 
Idle = 402313 

BW Util Bottlenecks: 
RCDc_limit = 20824 
RCDWRc_limit = 831 
WTRc_limit = 4386 
RTWc_limit = 3702 
CCDLc_limit = 5084 
rwq = 0 
CCDLc_limit_alone = 4580 
WTRc_limit_alone = 4132 
RTWc_limit_alone = 3452 

Commands details: 
total_CMD = 464106 
n_nop = 449423 
Read = 9934 
Write = 0 
L2_Alloc = 0 
L2_WB = 1074 
n_act = 1889 
n_pre = 1873 
n_ref = 0 
n_req = 10205 
total_req = 11008 

Dual Bus Interface Util: 
issued_total_row = 3762 
issued_total_col = 11008 
Row_Bus_Util =  0.008106 
CoL_Bus_Util = 0.023719 
Either_Row_CoL_Bus_Util = 0.031637 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.005925 
queue_avg = 0.224423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.224423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=448941 n_act=2029 n_pre=2013 n_ref_event=4568229571824690154 n_req=10361 n_rd=10071 n_rd_L2_A=0 n_write=0 n_wr_bk=1147 bw_util=0.04834
n_activity=105670 dram_eff=0.2123
bk0: 707a 456123i bk1: 707a 456292i bk2: 703a 455590i bk3: 704a 457352i bk4: 709a 456145i bk5: 722a 455400i bk6: 713a 453025i bk7: 692a 453051i bk8: 545a 458132i bk9: 529a 459075i bk10: 538a 458967i bk11: 553a 458541i bk12: 557a 458262i bk13: 537a 458296i bk14: 569a 456849i bk15: 586a 456556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805135
Row_Buffer_Locality_read = 0.821070
Row_Buffer_Locality_write = 0.251724
Bank_Level_Parallism = 2.058855
Bank_Level_Parallism_Col = 1.929493
Bank_Level_Parallism_Ready = 1.435082
write_to_read_ratio_blp_rw_average = 0.135195
GrpLevelPara = 1.598001 

BW Util details:
bwutil = 0.048342 
total_CMD = 464106 
util_bw = 22436 
Wasted_Col = 26094 
Wasted_Row = 16092 
Idle = 399484 

BW Util Bottlenecks: 
RCDc_limit = 22093 
RCDWRc_limit = 1117 
WTRc_limit = 5385 
RTWc_limit = 4466 
CCDLc_limit = 5791 
rwq = 0 
CCDLc_limit_alone = 5035 
WTRc_limit_alone = 4958 
RTWc_limit_alone = 4137 

Commands details: 
total_CMD = 464106 
n_nop = 448941 
Read = 10071 
Write = 0 
L2_Alloc = 0 
L2_WB = 1147 
n_act = 2029 
n_pre = 2013 
n_ref = 4568229571824690154 
n_req = 10361 
total_req = 11218 

Dual Bus Interface Util: 
issued_total_row = 4042 
issued_total_col = 11218 
Row_Bus_Util =  0.008709 
CoL_Bus_Util = 0.024171 
Either_Row_CoL_Bus_Util = 0.032676 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.006264 
queue_avg = 0.284099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.284099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449114 n_act=1982 n_pre=1966 n_ref_event=0 n_req=10328 n_rd=10045 n_rd_L2_A=0 n_write=0 n_wr_bk=1119 bw_util=0.04811
n_activity=103214 dram_eff=0.2163
bk0: 701a 457181i bk1: 664a 457802i bk2: 715a 457221i bk3: 718a 457397i bk4: 689a 455897i bk5: 720a 456179i bk6: 685a 453470i bk7: 676a 453234i bk8: 558a 458310i bk9: 542a 458000i bk10: 554a 458819i bk11: 559a 458703i bk12: 582a 457591i bk13: 543a 457894i bk14: 577a 457104i bk15: 562a 456725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809256
Row_Buffer_Locality_read = 0.822001
Row_Buffer_Locality_write = 0.356890
Bank_Level_Parallism = 2.033440
Bank_Level_Parallism_Col = 1.900505
Bank_Level_Parallism_Ready = 1.430271
write_to_read_ratio_blp_rw_average = 0.135070
GrpLevelPara = 1.597316 

BW Util details:
bwutil = 0.048110 
total_CMD = 464106 
util_bw = 22328 
Wasted_Col = 25377 
Wasted_Row = 15644 
Idle = 400757 

BW Util Bottlenecks: 
RCDc_limit = 21809 
RCDWRc_limit = 880 
WTRc_limit = 4014 
RTWc_limit = 4503 
CCDLc_limit = 5574 
rwq = 0 
CCDLc_limit_alone = 4908 
WTRc_limit_alone = 3776 
RTWc_limit_alone = 4075 

Commands details: 
total_CMD = 464106 
n_nop = 449114 
Read = 10045 
Write = 0 
L2_Alloc = 0 
L2_WB = 1119 
n_act = 1982 
n_pre = 1966 
n_ref = 0 
n_req = 10328 
total_req = 11164 

Dual Bus Interface Util: 
issued_total_row = 3948 
issued_total_col = 11164 
Row_Bus_Util =  0.008507 
CoL_Bus_Util = 0.024055 
Either_Row_CoL_Bus_Util = 0.032303 
Issued_on_Two_Bus_Simul_Util = 0.000259 
issued_two_Eff = 0.008004 
queue_avg = 0.259288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.259288
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449072 n_act=2006 n_pre=1990 n_ref_event=0 n_req=10289 n_rd=9994 n_rd_L2_A=0 n_write=0 n_wr_bk=1166 bw_util=0.04809
n_activity=102438 dram_eff=0.2179
bk0: 667a 457630i bk1: 691a 456985i bk2: 708a 457597i bk3: 713a 456575i bk4: 724a 454869i bk5: 694a 455743i bk6: 670a 454497i bk7: 685a 453491i bk8: 542a 456910i bk9: 538a 457865i bk10: 542a 458500i bk11: 571a 457957i bk12: 556a 458036i bk13: 572a 457309i bk14: 558a 458009i bk15: 563a 457296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805909
Row_Buffer_Locality_read = 0.819792
Row_Buffer_Locality_write = 0.335593
Bank_Level_Parallism = 2.080667
Bank_Level_Parallism_Col = 1.923129
Bank_Level_Parallism_Ready = 1.494054
write_to_read_ratio_blp_rw_average = 0.125145
GrpLevelPara = 1.610355 

BW Util details:
bwutil = 0.048092 
total_CMD = 464106 
util_bw = 22320 
Wasted_Col = 25271 
Wasted_Row = 15417 
Idle = 401098 

BW Util Bottlenecks: 
RCDc_limit = 21930 
RCDWRc_limit = 1008 
WTRc_limit = 5319 
RTWc_limit = 3767 
CCDLc_limit = 5582 
rwq = 0 
CCDLc_limit_alone = 4820 
WTRc_limit_alone = 4847 
RTWc_limit_alone = 3477 

Commands details: 
total_CMD = 464106 
n_nop = 449072 
Read = 9994 
Write = 0 
L2_Alloc = 0 
L2_WB = 1166 
n_act = 2006 
n_pre = 1990 
n_ref = 0 
n_req = 10289 
total_req = 11160 

Dual Bus Interface Util: 
issued_total_row = 3996 
issued_total_col = 11160 
Row_Bus_Util =  0.008610 
CoL_Bus_Util = 0.024046 
Either_Row_CoL_Bus_Util = 0.032393 
Issued_on_Two_Bus_Simul_Util = 0.000263 
issued_two_Eff = 0.008115 
queue_avg = 0.251636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.251636
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449132 n_act=2021 n_pre=2005 n_ref_event=0 n_req=10229 n_rd=9950 n_rd_L2_A=0 n_write=0 n_wr_bk=1105 bw_util=0.04764
n_activity=102645 dram_eff=0.2154
bk0: 677a 456158i bk1: 688a 456743i bk2: 720a 457510i bk3: 716a 457874i bk4: 681a 455817i bk5: 694a 456013i bk6: 671a 454190i bk7: 675a 453438i bk8: 536a 456675i bk9: 546a 457269i bk10: 547a 458137i bk11: 562a 458341i bk12: 560a 457196i bk13: 547a 457573i bk14: 569a 457491i bk15: 561a 457268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803695
Row_Buffer_Locality_read = 0.817688
Row_Buffer_Locality_write = 0.304659
Bank_Level_Parallism = 2.105408
Bank_Level_Parallism_Col = 1.966920
Bank_Level_Parallism_Ready = 1.465141
write_to_read_ratio_blp_rw_average = 0.122702
GrpLevelPara = 1.599920 

BW Util details:
bwutil = 0.047640 
total_CMD = 464106 
util_bw = 22110 
Wasted_Col = 25198 
Wasted_Row = 15861 
Idle = 400937 

BW Util Bottlenecks: 
RCDc_limit = 21915 
RCDWRc_limit = 941 
WTRc_limit = 5038 
RTWc_limit = 3475 
CCDLc_limit = 5422 
rwq = 0 
CCDLc_limit_alone = 4817 
WTRc_limit_alone = 4663 
RTWc_limit_alone = 3245 

Commands details: 
total_CMD = 464106 
n_nop = 449132 
Read = 9950 
Write = 0 
L2_Alloc = 0 
L2_WB = 1105 
n_act = 2021 
n_pre = 2005 
n_ref = 0 
n_req = 10229 
total_req = 11055 

Dual Bus Interface Util: 
issued_total_row = 4026 
issued_total_col = 11055 
Row_Bus_Util =  0.008675 
CoL_Bus_Util = 0.023820 
Either_Row_CoL_Bus_Util = 0.032264 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.007146 
queue_avg = 0.298815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.298815
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=449086 n_act=1988 n_pre=1972 n_ref_event=0 n_req=10268 n_rd=9963 n_rd_L2_A=0 n_write=0 n_wr_bk=1206 bw_util=0.04813
n_activity=102096 dram_eff=0.2188
bk0: 671a 457571i bk1: 699a 456359i bk2: 725a 456090i bk3: 733a 457357i bk4: 704a 455575i bk5: 696a 455450i bk6: 664a 453393i bk7: 650a 453399i bk8: 527a 458449i bk9: 558a 457387i bk10: 556a 458294i bk11: 535a 458842i bk12: 569a 458005i bk13: 542a 458203i bk14: 550a 457353i bk15: 584a 456151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807460
Row_Buffer_Locality_read = 0.821640
Row_Buffer_Locality_write = 0.344262
Bank_Level_Parallism = 2.116040
Bank_Level_Parallism_Col = 1.982527
Bank_Level_Parallism_Ready = 1.494949
write_to_read_ratio_blp_rw_average = 0.133777
GrpLevelPara = 1.626731 

BW Util details:
bwutil = 0.048131 
total_CMD = 464106 
util_bw = 22338 
Wasted_Col = 24863 
Wasted_Row = 15551 
Idle = 401354 

BW Util Bottlenecks: 
RCDc_limit = 21240 
RCDWRc_limit = 922 
WTRc_limit = 5078 
RTWc_limit = 4075 
CCDLc_limit = 5455 
rwq = 0 
CCDLc_limit_alone = 4816 
WTRc_limit_alone = 4713 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 464106 
n_nop = 449086 
Read = 9963 
Write = 0 
L2_Alloc = 0 
L2_WB = 1206 
n_act = 1988 
n_pre = 1972 
n_ref = 0 
n_req = 10268 
total_req = 11169 

Dual Bus Interface Util: 
issued_total_row = 3960 
issued_total_col = 11169 
Row_Bus_Util =  0.008533 
CoL_Bus_Util = 0.024066 
Either_Row_CoL_Bus_Util = 0.032363 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.007257 
queue_avg = 0.301890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.30189
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=464106 n_nop=448874 n_act=2032 n_pre=2016 n_ref_event=0 n_req=10442 n_rd=10140 n_rd_L2_A=0 n_write=0 n_wr_bk=1189 bw_util=0.04882
n_activity=101738 dram_eff=0.2227
bk0: 693a 456608i bk1: 704a 455630i bk2: 739a 456068i bk3: 707a 457588i bk4: 707a 455431i bk5: 715a 455000i bk6: 684a 453441i bk7: 669a 453490i bk8: 567a 456848i bk9: 548a 456482i bk10: 571a 457321i bk11: 559a 457925i bk12: 566a 456806i bk13: 565a 458088i bk14: 586a 456720i bk15: 560a 456964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806359
Row_Buffer_Locality_read = 0.821203
Row_Buffer_Locality_write = 0.307947
Bank_Level_Parallism = 2.243147
Bank_Level_Parallism_Col = 2.133908
Bank_Level_Parallism_Ready = 1.605848
write_to_read_ratio_blp_rw_average = 0.134140
GrpLevelPara = 1.672465 

BW Util details:
bwutil = 0.048821 
total_CMD = 464106 
util_bw = 22658 
Wasted_Col = 24622 
Wasted_Row = 15503 
Idle = 401323 

BW Util Bottlenecks: 
RCDc_limit = 21331 
RCDWRc_limit = 1020 
WTRc_limit = 5110 
RTWc_limit = 4416 
CCDLc_limit = 5562 
rwq = 0 
CCDLc_limit_alone = 4771 
WTRc_limit_alone = 4685 
RTWc_limit_alone = 4050 

Commands details: 
total_CMD = 464106 
n_nop = 448874 
Read = 10140 
Write = 0 
L2_Alloc = 0 
L2_WB = 1189 
n_act = 2032 
n_pre = 2016 
n_ref = 0 
n_req = 10442 
total_req = 11329 

Dual Bus Interface Util: 
issued_total_row = 4048 
issued_total_col = 11329 
Row_Bus_Util =  0.008722 
CoL_Bus_Util = 0.024410 
Either_Row_CoL_Bus_Util = 0.032820 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.009519 
queue_avg = 0.333180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.33318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68050, Miss = 9503, Miss_rate = 0.140, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 60831, Miss = 5278, Miss_rate = 0.087, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[2]: Access = 60765, Miss = 5206, Miss_rate = 0.086, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 60531, Miss = 5251, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 60755, Miss = 5293, Miss_rate = 0.087, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 60783, Miss = 5430, Miss_rate = 0.089, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 60625, Miss = 5237, Miss_rate = 0.086, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 60477, Miss = 5184, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 61168, Miss = 5283, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 61438, Miss = 5384, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 61217, Miss = 5229, Miss_rate = 0.085, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 61065, Miss = 5240, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 61375, Miss = 5399, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 61181, Miss = 5447, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 61485, Miss = 5402, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 61505, Miss = 5302, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 60422, Miss = 5256, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 60514, Miss = 5377, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60309, Miss = 5208, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60383, Miss = 5361, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 60017, Miss = 5271, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 60909, Miss = 5271, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 60656, Miss = 5449, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 60888, Miss = 5321, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1467349
L2_total_cache_misses = 131582
L2_total_cache_miss_rate = 0.0897
L2_total_cache_pending_hits = 379
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1055099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76524
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10255
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.215
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1467349
icnt_total_pkts_simt_to_mem=1467083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 127.365
	minimum = 5
	maximum = 697
Network latency average = 69.4545
	minimum = 5
	maximum = 279
Slowest packet = 2450560
Flit latency average = 69.4545
	minimum = 5
	maximum = 279
Slowest flit = 2689725
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.3862
	minimum = 0.29709 (at node 31)
	maximum = 0.568208 (at node 1)
Accepted packet rate average = 0.3862
	minimum = 0.29709 (at node 31)
	maximum = 0.568208 (at node 1)
Injected flit rate average = 0.3862
	minimum = 0.29709 (at node 31)
	maximum = 0.568208 (at node 1)
Accepted flit rate average= 0.3862
	minimum = 0.29709 (at node 31)
	maximum = 0.568208 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 53.6278 (15 samples)
	minimum = 5 (15 samples)
	maximum = 310.8 (15 samples)
Network latency average = 32.4366 (15 samples)
	minimum = 5 (15 samples)
	maximum = 188.667 (15 samples)
Flit latency average = 32.4366 (15 samples)
	minimum = 5 (15 samples)
	maximum = 188.667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.154009 (15 samples)
	minimum = 0.110424 (15 samples)
	maximum = 0.366525 (15 samples)
Accepted packet rate average = 0.154009 (15 samples)
	minimum = 0.110424 (15 samples)
	maximum = 0.366867 (15 samples)
Injected flit rate average = 0.154009 (15 samples)
	minimum = 0.110424 (15 samples)
	maximum = 0.366525 (15 samples)
Accepted flit rate average = 0.154009 (15 samples)
	minimum = 0.110424 (15 samples)
	maximum = 0.366867 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 38 sec (98 sec)
gpgpu_simulation_rate = 253916 (inst/sec)
gpgpu_simulation_rate = 2639 (cycle/sec)
gpgpu_silicon_slowdown = 317165x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2339
gpu_sim_insn = 1122762
gpu_ipc =     480.0179
gpu_tot_sim_cycle = 260977
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      99.6508
gpu_tot_issued_cta = 2048
gpu_occupancy = 67.1306% 
gpu_tot_occupancy = 68.0180% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0881
partiton_level_parallism_total  =       5.6402
partiton_level_parallism_util =       3.3799
partiton_level_parallism_util_total  =       7.1200
L2_BW  =      55.9269 GB/Sec
L2_BW_total  =     151.0949 GB/Sec
gpu_total_sim_rate=262692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1138854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2555, 2286, 2405, 2605, 2308, 2312, 2455, 2475, 2504, 2696, 2487, 2554, 2392, 2612, 2129, 2685, 2856, 2713, 2746, 2455, 2582, 2902, 2359, 2783, 2605, 2585, 2411, 2325, 2531, 2537, 2650, 2346, 2829, 2826, 2280, 2873, 2401, 2195, 2654, 2600, 2432, 2506, 2787, 2444, 2805, 2519, 2325, 2699, 2174, 2422, 2583, 2445, 2268, 2149, 2615, 2250, 2145, 2095, 2554, 2342, 2615, 2395, 2689, 2380, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1124994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1723403	W0_Idle:1057725	W0_Scoreboard:7702501	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:420909	WS1:419996	WS2:421151	WS3:423678	
dual_issue_nums: WS0:56120	WS1:55882	WS2:55873	WS3:55890	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 378 
max_icnt2sh_latency = 699 
averagemflatency = 434 
avg_icnt2mem_latency = 213 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 88 
mrq_lat_table:86836 	6260 	4803 	5753 	12941 	5270 	2077 	484 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	443465 	460417 	557755 	10260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	159025 	144327 	73549 	87461 	132179 	268754 	602677 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	280169 	252612 	166521 	180091 	220510 	223783 	141714 	6497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	280 	126 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        50        52        54        50        40        42        57        60        55        53        52        51 
dram[1]:        47        57        49        56        55        55        51        51        39        38        62        62        52        49        56        54 
dram[2]:        52        51        51        53        54        54        54        46        39        47        56        57        54        54        42        45 
dram[3]:        56        49        51        53        54        57        53        53        39        37        54        57        52        52        53        41 
dram[4]:        49        51        50        49        51        59        51        51        38        37        60        46        52        51        46        56 
dram[5]:        52        50        52        53        57        60        51        48        38        37        57        60        59        55        52        46 
dram[6]:        50        50        46        54        50        59        48        52        37        36        59        61        54        53        50        44 
dram[7]:        52        49        51        50        53        53        51        53        39        39        51        58        56        52        42        56 
dram[8]:        57        54        58        55        58        60        55        50        41        37        61        58        52        52        48        56 
dram[9]:        48        55        52        54        58        54        53        52        41        41        54        57        59        53        55        51 
dram[10]:        46        51        53        55        53        58        47        52        48        38        62        60        56        54        49        48 
dram[11]:        52        47        55        54        61        54        51        47        36        36        57        58        53        54        53        49 
maximum service time to same row:
dram[0]:      9923      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.225225  5.365672  6.230769  6.783019  5.894309  5.109589  4.346821  4.374233  5.017094  5.366071  6.063158  5.467890  5.303922  5.245283  4.790323  4.887931 
dram[1]:  5.392000  5.111888  6.300885  7.019802  6.111111  5.154930  4.664474  4.487179  5.480392  5.201835  5.949495  5.838384  4.905172  5.360360  4.859504  4.449613 
dram[2]:  5.261194  5.548148  6.627273  6.228814  5.453846  5.485075  4.286550  4.196429  5.476635  6.494505  5.470588  5.470588  5.162162  5.355140  5.223214  4.966102 
dram[3]:  5.744000  5.585366  6.764151  6.336283  5.456522  5.713178  4.327273  4.112994  6.386364  5.897959  5.680412  6.076087  5.409524  4.720339  4.924370  5.570000 
dram[4]:  5.555555  5.949152  7.484848  6.790476  5.321678  4.833333  4.274390  3.984536  5.245283  5.035398  5.504673  5.740000  4.588710  4.779661  4.743590  5.061947 
dram[5]:  5.356589  5.161765  6.923077  6.805555  6.067797  5.184397  4.574074  3.967391  5.200000  6.252873  5.683673  6.734940  5.854167  5.781250  5.135135  4.816667 
dram[6]:  5.248175  5.526718  5.909836  6.657407  5.338130  4.915585  3.893401  4.093923  5.471698  5.967391  5.936170  5.514563  5.564356  5.211538  4.747967  4.568182 
dram[7]:  5.868853  6.090090  6.777778  7.086538  5.325926  5.522059  4.218391  3.989011  6.080000  5.342593  5.364486  5.524272  4.819672  4.471545  4.666667  5.106194 
dram[8]:  6.190909  5.472868  6.980769  5.653846  4.618182  5.534351  4.325301  4.284883  5.017094  5.072072  5.683673  5.425926  5.155963  4.737705  5.355140  4.682927 
dram[9]:  5.102941  5.381680  6.544643  7.505155  5.063830  5.942623  4.204679  4.215117  4.460938  4.882353  5.252337  5.712871  4.921739  4.495935  5.000000  4.840336 
dram[10]:  5.731092  5.622047  5.960000  7.142857  5.188811  5.304348  4.091429  4.117647  5.632653  4.746032  5.543689  6.055555  5.342593  5.697917  4.747899  4.384058 
dram[11]:  5.371212  5.041958  6.256198  7.934066  5.095891  5.060811  4.549383  4.864865  5.058333  4.551181  5.182609  5.311927  4.791667  5.623763  4.679688  4.881356 
average row locality = 124484/23637 = 5.266489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       681       706       714       703       695       714       697       663       578       591       572       591       537       551       578       551 
dram[1]:       660       718       696       697       686       699       667       654       554       559       584       575       563       589       573       560 
dram[2]:       693       731       713       717       677       702       685       658       579       583       555       554       568       567       567       570 
dram[3]:       705       674       702       702       720       700       664       678       558       572       547       555       561       553       571       546 
dram[4]:       687       687       726       697       723       718       655       719       552       561       586       571       564       559       540       556 
dram[5]:       677       686       705       719       687       697       690       683       567       537       556       558       558       552       555       563 
dram[6]:       707       707       703       704       709       722       713       692       573       545       554       565       557       537       569       586 
dram[7]:       701       664       715       718       689       720       685       676       598       570       570       567       582       543       577       562 
dram[8]:       667       691       708       713       724       694       670       685       578       558       554       583       556       572       558       563 
dram[9]:       677       688       720       716       681       694       671       675       564       574       559       574       560       547       569       561 
dram[10]:       671       699       725       733       704       696       664       650       547       590       568       543       569       542       550       584 
dram[11]:       693       704       739       707       707       715       684       669       599       572       591       575       566       565       586       560 
total dram reads = 121025
bank skew: 739/537 = 1.38
chip skew: 10232/9990 = 1.02
number of total write accesses:
dram[0]:        39        51        60        62       119       125       219       198        30        40        16        20        16        19        64        64 
dram[1]:        55        52        59        48       113       130       165       184        20        32        20        12        21        24        60        54 
dram[2]:        46        71        62        72       127       130       190       185        28        32        12        16        20        24        70        63 
dram[3]:        52        52        60        56       132       146       200       198        16        24        16        16        28        16        59        44 
dram[4]:        52        58        60        61       148       139       184       213        16        32        12        12        20        20        60        64 
dram[5]:        56        64        60        63       116       132       200       185        20        28         4         4        16        12        59        60 
dram[6]:        48        68        70        60       132       136       214       193        28        16        16        12        20        20        60        66 
dram[7]:        60        45        68        75       120       124       192       195        40        28        16         8        24        28        44        60 
dram[8]:        56        59        69        88       149       124       192       204        36        20        12        12        21        24        60        52 
dram[9]:        68        66        52        48       131       121       191       196        28        28        12        12        24        24        44        60 
dram[10]:        44        60        76        67       151       144       206       197        20        32        12         8        30        20        60        83 
dram[11]:        63        64        72        58       146       134       208       203        32        24        20        16        36        12        52        61 
total dram writes = 13664
bank skew: 219/4 = 54.75
chip skew: 1210/1049 = 1.15
average mf latency per bank:
dram[0]:       3638      3309      3116      3123      2921      2752      2574      2629     10385      5091      9847      8889     10016      9209      3391      3298
dram[1]:       3585      3480      3157      3293      2894      2947      2783      2771      5755      5685      9465      9456      9265      9150      3370      3454
dram[2]:       3415      3244      3046      3054      2861      2730      2581      2793      5380      5325      9669      9986      8918      9310      3236      3285
dram[3]:       3389      3497      3169      3073      2792      2799      2707      2628      5739      5378     10009      9780      9289      9684      3318      3479
dram[4]:       3498      3716      3136      3431      2794      3016      2688      2704      5783      6174      9789     10995      9477     10537      3450      3708
dram[5]:       3380      3510      3064      3193      2861      2902      2587      2677      5498      6097     10142     10841      9559     10211      3335      3536
dram[6]:       4013      3134      3488      2865      3195      2585      2816      2381      6281      5445     11977      9175     11221      8946      3976      2965
dram[7]:       3748      3607      3272      3033      3223      2805      3062      2672      5878      5527     11361     10470     10174      9922      3810      3446
dram[8]:       3339      3289      2991      2901      2534      2837      2560      2446      5115      5599      9970      9376      8510      8248      3318      3339
dram[9]:       3475      3178      3194      3044      2981      2803      2785      2524      5716      5173     10576      9428      8983      8459      3587      3189
dram[10]:       3772      3437      3169      3093      2855      2930      2619      2843      6104      5452     10672     10897      9029      9584      3613      3263
dram[11]:       3417      3366      2931      3153      2881      2790      2636      2619      5371      5584      9823      9968      8660      9206      3350      3396
maximum mf latency per bank:
dram[0]:       1132      1055      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1076      1100       982
dram[1]:       1022      1157       989      1150       988      1117      1090      1091      1043      1160      1046      1114      1065      1074       993      1106
dram[2]:       1142      1029      1020       986      1098      1039      1089      1078      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       983      1023       977      1096      1036      1058       982      1062       954
dram[4]:        952      1265      1024      1298       962      1234      1012      1303      1005      1242       997      1185       960      1189       979      1213
dram[5]:        988      1146       946      1133       961      1138      1000      1116       952      1123       955      1139      1019      1120       983      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1036      1224       994      1296      1066      1279      1020      1245      1003      1251      1012      1263      1010      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       936      1048
dram[9]:       1138       937      1170       970      1168       887      1219      1159      1190       920      1212       949      1168       901      1229       993
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1103      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453225 n_act=1963 n_pre=1947 n_ref_event=94369279462048 n_req=10412 n_rd=10122 n_rd_L2_A=0 n_write=0 n_wr_bk=1142 bw_util=0.04811
n_activity=101622 dram_eff=0.2217
bk0: 681a 461507i bk1: 706a 460499i bk2: 714a 460492i bk3: 703a 461608i bk4: 695a 460854i bk5: 714a 459869i bk6: 697a 457108i bk7: 663a 457360i bk8: 578a 461301i bk9: 591a 461620i bk10: 572a 462616i bk11: 591a 462317i bk12: 537a 462280i bk13: 551a 461885i bk14: 578a 460633i bk15: 551a 461068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812332
Row_Buffer_Locality_read = 0.825924
Row_Buffer_Locality_write = 0.337931
Bank_Level_Parallism = 2.170077
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.523286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048106 
total_CMD = 468302 
util_bw = 22528 
Wasted_Col = 24411 
Wasted_Row = 15344 
Idle = 406019 

BW Util Bottlenecks: 
RCDc_limit = 21097 
RCDWRc_limit = 948 
WTRc_limit = 5244 
RTWc_limit = 4257 
CCDLc_limit = 5511 
rwq = 0 
CCDLc_limit_alone = 4767 
WTRc_limit_alone = 4862 
RTWc_limit_alone = 3895 

Commands details: 
total_CMD = 468302 
n_nop = 453225 
Read = 10122 
Write = 0 
L2_Alloc = 0 
L2_WB = 1142 
n_act = 1963 
n_pre = 1947 
n_ref = 94369279462048 
n_req = 10412 
total_req = 11264 

Dual Bus Interface Util: 
issued_total_row = 3910 
issued_total_col = 11264 
Row_Bus_Util =  0.008349 
CoL_Bus_Util = 0.024053 
Either_Row_CoL_Bus_Util = 0.032195 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.006434 
queue_avg = 0.339623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.339623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453447 n_act=1944 n_pre=1928 n_ref_event=94369280321680 n_req=10301 n_rd=10034 n_rd_L2_A=0 n_write=0 n_wr_bk=1049 bw_util=0.04733
n_activity=101186 dram_eff=0.2191
bk0: 660a 461108i bk1: 718a 460529i bk2: 696a 461030i bk3: 697a 462278i bk4: 686a 461004i bk5: 699a 460047i bk6: 667a 458848i bk7: 654a 458328i bk8: 554a 462408i bk9: 559a 461929i bk10: 584a 462567i bk11: 575a 462758i bk12: 563a 461822i bk13: 589a 462186i bk14: 573a 461182i bk15: 560a 460901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812154
Row_Buffer_Locality_read = 0.824397
Row_Buffer_Locality_write = 0.352060
Bank_Level_Parallism = 2.090446
Bank_Level_Parallism_Col = 1.946994
Bank_Level_Parallism_Ready = 1.463729
write_to_read_ratio_blp_rw_average = 0.129404
GrpLevelPara = 1.625702 

BW Util details:
bwutil = 0.047333 
total_CMD = 468302 
util_bw = 22166 
Wasted_Col = 24362 
Wasted_Row = 15114 
Idle = 406660 

BW Util Bottlenecks: 
RCDc_limit = 21227 
RCDWRc_limit = 763 
WTRc_limit = 4161 
RTWc_limit = 4369 
CCDLc_limit = 5462 
rwq = 0 
CCDLc_limit_alone = 4760 
WTRc_limit_alone = 3838 
RTWc_limit_alone = 3990 

Commands details: 
total_CMD = 468302 
n_nop = 453447 
Read = 10034 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049 
n_act = 1944 
n_pre = 1928 
n_ref = 94369280321680 
n_req = 10301 
total_req = 11083 

Dual Bus Interface Util: 
issued_total_row = 3872 
issued_total_col = 11083 
Row_Bus_Util =  0.008268 
CoL_Bus_Util = 0.023666 
Either_Row_CoL_Bus_Util = 0.031721 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.006732 
queue_avg = 0.269828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.269828
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453213 n_act=1960 n_pre=1944 n_ref_event=0 n_req=10410 n_rd=10119 n_rd_L2_A=0 n_write=0 n_wr_bk=1148 bw_util=0.04812
n_activity=102996 dram_eff=0.2188
bk0: 693a 460827i bk1: 731a 460694i bk2: 713a 461756i bk3: 717a 460713i bk4: 677a 460920i bk5: 702a 460213i bk6: 685a 457605i bk7: 658a 457942i bk8: 579a 461444i bk9: 583a 462286i bk10: 555a 462992i bk11: 554a 462587i bk12: 568a 462350i bk13: 567a 462418i bk14: 567a 462119i bk15: 570a 461676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812680
Row_Buffer_Locality_read = 0.826465
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 2.034151
Bank_Level_Parallism_Col = 1.917645
Bank_Level_Parallism_Ready = 1.488323
write_to_read_ratio_blp_rw_average = 0.135779
GrpLevelPara = 1.604660 

BW Util details:
bwutil = 0.048119 
total_CMD = 468302 
util_bw = 22534 
Wasted_Col = 25297 
Wasted_Row = 15635 
Idle = 404836 

BW Util Bottlenecks: 
RCDc_limit = 21590 
RCDWRc_limit = 1018 
WTRc_limit = 4387 
RTWc_limit = 4248 
CCDLc_limit = 5448 
rwq = 0 
CCDLc_limit_alone = 4820 
WTRc_limit_alone = 4105 
RTWc_limit_alone = 3902 

Commands details: 
total_CMD = 468302 
n_nop = 453213 
Read = 10119 
Write = 0 
L2_Alloc = 0 
L2_WB = 1148 
n_act = 1960 
n_pre = 1944 
n_ref = 0 
n_req = 10410 
total_req = 11267 

Dual Bus Interface Util: 
issued_total_row = 3904 
issued_total_col = 11267 
Row_Bus_Util =  0.008337 
CoL_Bus_Util = 0.024059 
Either_Row_CoL_Bus_Util = 0.032221 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.005434 
queue_avg = 0.268773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.268773
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453499 n_act=1901 n_pre=1885 n_ref_event=0 n_req=10288 n_rd=10008 n_rd_L2_A=0 n_write=0 n_wr_bk=1115 bw_util=0.0475
n_activity=101381 dram_eff=0.2194
bk0: 705a 461132i bk1: 674a 461506i bk2: 702a 461876i bk3: 702a 461497i bk4: 720a 460456i bk5: 700a 460588i bk6: 664a 457698i bk7: 678a 457324i bk8: 558a 463251i bk9: 572a 462842i bk10: 547a 463258i bk11: 555a 463386i bk12: 561a 462383i bk13: 553a 462117i bk14: 571a 461006i bk15: 546a 462262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815999
Row_Buffer_Locality_read = 0.829337
Row_Buffer_Locality_write = 0.339286
Bank_Level_Parallism = 2.031534
Bank_Level_Parallism_Col = 1.902778
Bank_Level_Parallism_Ready = 1.408953
write_to_read_ratio_blp_rw_average = 0.129989
GrpLevelPara = 1.594907 

BW Util details:
bwutil = 0.047504 
total_CMD = 468302 
util_bw = 22246 
Wasted_Col = 24297 
Wasted_Row = 15030 
Idle = 406729 

BW Util Bottlenecks: 
RCDc_limit = 21169 
RCDWRc_limit = 786 
WTRc_limit = 3906 
RTWc_limit = 4399 
CCDLc_limit = 5324 
rwq = 0 
CCDLc_limit_alone = 4637 
WTRc_limit_alone = 3615 
RTWc_limit_alone = 4003 

Commands details: 
total_CMD = 468302 
n_nop = 453499 
Read = 10008 
Write = 0 
L2_Alloc = 0 
L2_WB = 1115 
n_act = 1901 
n_pre = 1885 
n_ref = 0 
n_req = 10288 
total_req = 11123 

Dual Bus Interface Util: 
issued_total_row = 3786 
issued_total_col = 11123 
Row_Bus_Util =  0.008085 
CoL_Bus_Util = 0.023752 
Either_Row_CoL_Bus_Util = 0.031610 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.007161 
queue_avg = 0.263983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.263983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453151 n_act=2010 n_pre=1994 n_ref_event=0 n_req=10393 n_rd=10101 n_rd_L2_A=0 n_write=0 n_wr_bk=1151 bw_util=0.04805
n_activity=104101 dram_eff=0.2162
bk0: 687a 461276i bk1: 687a 461210i bk2: 726a 461355i bk3: 697a 461682i bk4: 723a 459579i bk5: 718a 459183i bk6: 655a 457911i bk7: 719a 456850i bk8: 552a 462527i bk9: 561a 462338i bk10: 586a 462587i bk11: 571a 462759i bk12: 564a 461456i bk13: 559a 461759i bk14: 540a 462006i bk15: 556a 461908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807274
Row_Buffer_Locality_read = 0.822394
Row_Buffer_Locality_write = 0.284247
Bank_Level_Parallism = 2.037182
Bank_Level_Parallism_Col = 1.911379
Bank_Level_Parallism_Ready = 1.433577
write_to_read_ratio_blp_rw_average = 0.129786
GrpLevelPara = 1.574814 

BW Util details:
bwutil = 0.048054 
total_CMD = 468302 
util_bw = 22504 
Wasted_Col = 25874 
Wasted_Row = 16121 
Idle = 403803 

BW Util Bottlenecks: 
RCDc_limit = 22325 
RCDWRc_limit = 1080 
WTRc_limit = 4807 
RTWc_limit = 4071 
CCDLc_limit = 5495 
rwq = 0 
CCDLc_limit_alone = 4942 
WTRc_limit_alone = 4510 
RTWc_limit_alone = 3815 

Commands details: 
total_CMD = 468302 
n_nop = 453151 
Read = 10101 
Write = 0 
L2_Alloc = 0 
L2_WB = 1151 
n_act = 2010 
n_pre = 1994 
n_ref = 0 
n_req = 10393 
total_req = 11252 

Dual Bus Interface Util: 
issued_total_row = 4004 
issued_total_col = 11252 
Row_Bus_Util =  0.008550 
CoL_Bus_Util = 0.024027 
Either_Row_CoL_Bus_Util = 0.032353 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.006930 
queue_avg = 0.272598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.272598
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453550 n_act=1893 n_pre=1877 n_ref_event=0 n_req=10263 n_rd=9990 n_rd_L2_A=0 n_write=0 n_wr_bk=1079 bw_util=0.04727
n_activity=102497 dram_eff=0.216
bk0: 677a 460952i bk1: 686a 460789i bk2: 705a 461791i bk3: 719a 461887i bk4: 687a 460938i bk5: 697a 460594i bk6: 690a 458356i bk7: 683a 457671i bk8: 567a 461917i bk9: 537a 462797i bk10: 556a 463239i bk11: 558a 463441i bk12: 558a 462831i bk13: 552a 462598i bk14: 555a 461676i bk15: 563a 461605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816525
Row_Buffer_Locality_read = 0.830430
Row_Buffer_Locality_write = 0.307692
Bank_Level_Parallism = 2.007685
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.465093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047273 
total_CMD = 468302 
util_bw = 22138 
Wasted_Col = 24401 
Wasted_Row = 15524 
Idle = 406239 

BW Util Bottlenecks: 
RCDc_limit = 20862 
RCDWRc_limit = 840 
WTRc_limit = 4386 
RTWc_limit = 3733 
CCDLc_limit = 5110 
rwq = 0 
CCDLc_limit_alone = 4606 
WTRc_limit_alone = 4132 
RTWc_limit_alone = 3483 

Commands details: 
total_CMD = 468302 
n_nop = 453550 
Read = 9990 
Write = 0 
L2_Alloc = 0 
L2_WB = 1079 
n_act = 1893 
n_pre = 1877 
n_ref = 0 
n_req = 10263 
total_req = 11069 

Dual Bus Interface Util: 
issued_total_row = 3770 
issued_total_col = 11069 
Row_Bus_Util =  0.008050 
CoL_Bus_Util = 0.023636 
Either_Row_CoL_Bus_Util = 0.031501 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.005898 
queue_avg = 0.222557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.222557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453043 n_act=2034 n_pre=2018 n_ref_event=4568229571824690154 n_req=10436 n_rd=10143 n_rd_L2_A=0 n_write=0 n_wr_bk=1159 bw_util=0.04827
n_activity=106413 dram_eff=0.2124
bk0: 707a 460280i bk1: 707a 460485i bk2: 703a 459783i bk3: 704a 461547i bk4: 709a 460340i bk5: 722a 459597i bk6: 713a 457222i bk7: 692a 457237i bk8: 573a 462309i bk9: 545a 463230i bk10: 554a 463126i bk11: 565a 462690i bk12: 557a 462456i bk13: 537a 462491i bk14: 569a 461044i bk15: 586a 460686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806056
Row_Buffer_Locality_read = 0.822045
Row_Buffer_Locality_write = 0.252560
Bank_Level_Parallism = 2.053836
Bank_Level_Parallism_Col = 1.925115
Bank_Level_Parallism_Ready = 1.431966
write_to_read_ratio_blp_rw_average = 0.136222
GrpLevelPara = 1.595195 

BW Util details:
bwutil = 0.048268 
total_CMD = 468302 
util_bw = 22604 
Wasted_Col = 26211 
Wasted_Row = 16169 
Idle = 403318 

BW Util Bottlenecks: 
RCDc_limit = 22131 
RCDWRc_limit = 1132 
WTRc_limit = 5385 
RTWc_limit = 4486 
CCDLc_limit = 5849 
rwq = 0 
CCDLc_limit_alone = 5087 
WTRc_limit_alone = 4958 
RTWc_limit_alone = 4151 

Commands details: 
total_CMD = 468302 
n_nop = 453043 
Read = 10143 
Write = 0 
L2_Alloc = 0 
L2_WB = 1159 
n_act = 2034 
n_pre = 2018 
n_ref = 4568229571824690154 
n_req = 10436 
total_req = 11302 

Dual Bus Interface Util: 
issued_total_row = 4052 
issued_total_col = 11302 
Row_Bus_Util =  0.008653 
CoL_Bus_Util = 0.024134 
Either_Row_CoL_Bus_Util = 0.032584 
Issued_on_Two_Bus_Simul_Util = 0.000203 
issued_two_Eff = 0.006226 
queue_avg = 0.281728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.281728
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453202 n_act=1986 n_pre=1970 n_ref_event=0 n_req=10422 n_rd=10137 n_rd_L2_A=0 n_write=0 n_wr_bk=1127 bw_util=0.04811
n_activity=103884 dram_eff=0.2169
bk0: 701a 461376i bk1: 664a 461998i bk2: 715a 461417i bk3: 718a 461593i bk4: 689a 460093i bk5: 720a 460377i bk6: 685a 457668i bk7: 676a 457432i bk8: 598a 462426i bk9: 570a 462100i bk10: 570a 462962i bk11: 567a 462859i bk12: 582a 461783i bk13: 543a 462017i bk14: 577a 461296i bk15: 562a 460918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810593
Row_Buffer_Locality_read = 0.823321
Row_Buffer_Locality_write = 0.357895
Bank_Level_Parallism = 2.028366
Bank_Level_Parallism_Col = 1.895040
Bank_Level_Parallism_Ready = 1.426749
write_to_read_ratio_blp_rw_average = 0.135142
GrpLevelPara = 1.593825 

BW Util details:
bwutil = 0.048106 
total_CMD = 468302 
util_bw = 22528 
Wasted_Col = 25548 
Wasted_Row = 15682 
Idle = 404544 

BW Util Bottlenecks: 
RCDc_limit = 21850 
RCDWRc_limit = 889 
WTRc_limit = 4062 
RTWc_limit = 4520 
CCDLc_limit = 5668 
rwq = 0 
CCDLc_limit_alone = 4989 
WTRc_limit_alone = 3815 
RTWc_limit_alone = 4088 

Commands details: 
total_CMD = 468302 
n_nop = 453202 
Read = 10137 
Write = 0 
L2_Alloc = 0 
L2_WB = 1127 
n_act = 1986 
n_pre = 1970 
n_ref = 0 
n_req = 10422 
total_req = 11264 

Dual Bus Interface Util: 
issued_total_row = 3956 
issued_total_col = 11264 
Row_Bus_Util =  0.008448 
CoL_Bus_Util = 0.024053 
Either_Row_CoL_Bus_Util = 0.032244 
Issued_on_Two_Bus_Simul_Util = 0.000256 
issued_two_Eff = 0.007947 
queue_avg = 0.257411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.257411
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453166 n_act=2011 n_pre=1995 n_ref_event=0 n_req=10372 n_rd=10074 n_rd_L2_A=0 n_write=0 n_wr_bk=1178 bw_util=0.04805
n_activity=103231 dram_eff=0.218
bk0: 667a 461825i bk1: 691a 461143i bk2: 708a 461793i bk3: 713a 460772i bk4: 724a 459066i bk5: 694a 459940i bk6: 670a 458682i bk7: 685a 457689i bk8: 578a 461021i bk9: 558a 462055i bk10: 554a 462655i bk11: 583a 462105i bk12: 556a 462230i bk13: 572a 461503i bk14: 558a 462166i bk15: 563a 461490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806980
Row_Buffer_Locality_read = 0.820925
Row_Buffer_Locality_write = 0.335570
Bank_Level_Parallism = 2.074877
Bank_Level_Parallism_Col = 1.917950
Bank_Level_Parallism_Ready = 1.490141
write_to_read_ratio_blp_rw_average = 0.125683
GrpLevelPara = 1.607001 

BW Util details:
bwutil = 0.048054 
total_CMD = 468302 
util_bw = 22504 
Wasted_Col = 25403 
Wasted_Row = 15491 
Idle = 404904 

BW Util Bottlenecks: 
RCDc_limit = 21976 
RCDWRc_limit = 1026 
WTRc_limit = 5319 
RTWc_limit = 3767 
CCDLc_limit = 5650 
rwq = 0 
CCDLc_limit_alone = 4888 
WTRc_limit_alone = 4847 
RTWc_limit_alone = 3477 

Commands details: 
total_CMD = 468302 
n_nop = 453166 
Read = 10074 
Write = 0 
L2_Alloc = 0 
L2_WB = 1178 
n_act = 2011 
n_pre = 1995 
n_ref = 0 
n_req = 10372 
total_req = 11252 

Dual Bus Interface Util: 
issued_total_row = 4006 
issued_total_col = 11252 
Row_Bus_Util =  0.008554 
CoL_Bus_Util = 0.024027 
Either_Row_CoL_Bus_Util = 0.032321 
Issued_on_Two_Bus_Simul_Util = 0.000261 
issued_two_Eff = 0.008060 
queue_avg = 0.249557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.249557
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453244 n_act=2023 n_pre=2007 n_ref_event=0 n_req=10309 n_rd=10030 n_rd_L2_A=0 n_write=0 n_wr_bk=1105 bw_util=0.04755
n_activity=103152 dram_eff=0.2159
bk0: 677a 460353i bk1: 688a 460939i bk2: 720a 461706i bk3: 716a 462071i bk4: 681a 460014i bk5: 694a 460210i bk6: 671a 458387i bk7: 675a 457635i bk8: 564a 460831i bk9: 574a 461393i bk10: 559a 462291i bk11: 574a 462528i bk12: 560a 461391i bk13: 547a 461768i bk14: 569a 461686i bk15: 561a 461463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805025
Row_Buffer_Locality_read = 0.818943
Row_Buffer_Locality_write = 0.304659
Bank_Level_Parallism = 2.101587
Bank_Level_Parallism_Col = 1.963031
Bank_Level_Parallism_Ready = 1.461826
write_to_read_ratio_blp_rw_average = 0.122158
GrpLevelPara = 1.597658 

BW Util details:
bwutil = 0.047555 
total_CMD = 468302 
util_bw = 22270 
Wasted_Col = 25273 
Wasted_Row = 15893 
Idle = 404866 

BW Util Bottlenecks: 
RCDc_limit = 21943 
RCDWRc_limit = 941 
WTRc_limit = 5038 
RTWc_limit = 3475 
CCDLc_limit = 5469 
rwq = 0 
CCDLc_limit_alone = 4864 
WTRc_limit_alone = 4663 
RTWc_limit_alone = 3245 

Commands details: 
total_CMD = 468302 
n_nop = 453244 
Read = 10030 
Write = 0 
L2_Alloc = 0 
L2_WB = 1105 
n_act = 2023 
n_pre = 2007 
n_ref = 0 
n_req = 10309 
total_req = 11135 

Dual Bus Interface Util: 
issued_total_row = 4030 
issued_total_col = 11135 
Row_Bus_Util =  0.008606 
CoL_Bus_Util = 0.023777 
Either_Row_CoL_Bus_Util = 0.032154 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.007106 
queue_avg = 0.296298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.296298
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=453200 n_act=1991 n_pre=1975 n_ref_event=0 n_req=10341 n_rd=10035 n_rd_L2_A=0 n_write=0 n_wr_bk=1210 bw_util=0.04802
n_activity=102737 dram_eff=0.2189
bk0: 671a 461730i bk1: 699a 460554i bk2: 725a 460285i bk3: 733a 461553i bk4: 704a 459771i bk5: 696a 459646i bk6: 664a 457589i bk7: 650a 457595i bk8: 547a 462634i bk9: 590a 461555i bk10: 568a 462458i bk11: 543a 462997i bk12: 569a 462199i bk13: 542a 462398i bk14: 550a 461549i bk15: 584a 460348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808529
Row_Buffer_Locality_read = 0.822720
Row_Buffer_Locality_write = 0.343137
Bank_Level_Parallism = 2.112737
Bank_Level_Parallism_Col = 1.978913
Bank_Level_Parallism_Ready = 1.491637
write_to_read_ratio_blp_rw_average = 0.133752
GrpLevelPara = 1.624484 

BW Util details:
bwutil = 0.048025 
total_CMD = 468302 
util_bw = 22490 
Wasted_Col = 24939 
Wasted_Row = 15583 
Idle = 405290 

BW Util Bottlenecks: 
RCDc_limit = 21270 
RCDWRc_limit = 931 
WTRc_limit = 5078 
RTWc_limit = 4075 
CCDLc_limit = 5499 
rwq = 0 
CCDLc_limit_alone = 4860 
WTRc_limit_alone = 4713 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 468302 
n_nop = 453200 
Read = 10035 
Write = 0 
L2_Alloc = 0 
L2_WB = 1210 
n_act = 1991 
n_pre = 1975 
n_ref = 0 
n_req = 10341 
total_req = 11245 

Dual Bus Interface Util: 
issued_total_row = 3966 
issued_total_col = 11245 
Row_Bus_Util =  0.008469 
CoL_Bus_Util = 0.024012 
Either_Row_CoL_Bus_Util = 0.032248 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.007218 
queue_avg = 0.299204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.299204
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=468302 n_nop=452953 n_act=2039 n_pre=2023 n_ref_event=0 n_req=10537 n_rd=10232 n_rd_L2_A=0 n_write=0 n_wr_bk=1201 bw_util=0.04883
n_activity=102515 dram_eff=0.2231
bk0: 693a 460801i bk1: 704a 459786i bk2: 739a 460261i bk3: 707a 461783i bk4: 707a 459627i bk5: 715a 459196i bk6: 684a 457638i bk7: 669a 457688i bk8: 599a 460968i bk9: 572a 460630i bk10: 591a 461458i bk11: 575a 462070i bk12: 566a 460911i bk13: 565a 462283i bk14: 586a 460862i bk15: 560a 461157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807440
Row_Buffer_Locality_read = 0.822420
Row_Buffer_Locality_write = 0.304918
Bank_Level_Parallism = 2.237619
Bank_Level_Parallism_Col = 2.127036
Bank_Level_Parallism_Ready = 1.600729
write_to_read_ratio_blp_rw_average = 0.135529
GrpLevelPara = 1.668595 

BW Util details:
bwutil = 0.048827 
total_CMD = 468302 
util_bw = 22866 
Wasted_Col = 24798 
Wasted_Row = 15551 
Idle = 405087 

BW Util Bottlenecks: 
RCDc_limit = 21387 
RCDWRc_limit = 1035 
WTRc_limit = 5129 
RTWc_limit = 4465 
CCDLc_limit = 5638 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 4696 
RTWc_limit_alone = 4097 

Commands details: 
total_CMD = 468302 
n_nop = 452953 
Read = 10232 
Write = 0 
L2_Alloc = 0 
L2_WB = 1201 
n_act = 2039 
n_pre = 2023 
n_ref = 0 
n_req = 10537 
total_req = 11433 

Dual Bus Interface Util: 
issued_total_row = 4062 
issued_total_col = 11433 
Row_Bus_Util =  0.008674 
CoL_Bus_Util = 0.024414 
Either_Row_CoL_Bus_Util = 0.032776 
Issued_on_Two_Bus_Simul_Util = 0.000312 
issued_two_Eff = 0.009512 
queue_avg = 0.330415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.330415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68935, Miss = 10272, Miss_rate = 0.149, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 60998, Miss = 5347, Miss_rate = 0.088, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[2]: Access = 60945, Miss = 5261, Miss_rate = 0.086, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 60708, Miss = 5306, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 60934, Miss = 5342, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 60970, Miss = 5500, Miss_rate = 0.090, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 60801, Miss = 5277, Miss_rate = 0.087, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 60648, Miss = 5236, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 61340, Miss = 5317, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 61601, Miss = 5444, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 61393, Miss = 5264, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 61238, Miss = 5284, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 61550, Miss = 5455, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 61364, Miss = 5488, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 61657, Miss = 5475, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 61672, Miss = 5349, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 60594, Miss = 5320, Miss_rate = 0.088, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 60677, Miss = 5420, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60485, Miss = 5259, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60556, Miss = 5416, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 60192, Miss = 5316, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 61092, Miss = 5329, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 60828, Miss = 5515, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61055, Miss = 5373, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1472233
L2_total_cache_misses = 133565
L2_total_cache_miss_rate = 0.0907
L2_total_cache_pending_hits = 379
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1056183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77372
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11082
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1472233
icnt_total_pkts_simt_to_mem=1471967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9307
	minimum = 5
	maximum = 207
Network latency average = 16.9307
	minimum = 5
	maximum = 207
Slowest packet = 2936846
Flit latency average = 16.9307
	minimum = 5
	maximum = 207
Slowest flit = 2936846
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.109899
	minimum = 0.0696879 (at node 23)
	maximum = 0.378367 (at node 14)
Accepted packet rate average = 0.109899
	minimum = 0.0696879 (at node 23)
	maximum = 0.378367 (at node 14)
Injected flit rate average = 0.109899
	minimum = 0.0696879 (at node 23)
	maximum = 0.378367 (at node 14)
Accepted flit rate average= 0.109899
	minimum = 0.0696879 (at node 23)
	maximum = 0.378367 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.3342 (16 samples)
	minimum = 5 (16 samples)
	maximum = 304.312 (16 samples)
Network latency average = 31.4674 (16 samples)
	minimum = 5 (16 samples)
	maximum = 189.812 (16 samples)
Flit latency average = 31.4674 (16 samples)
	minimum = 5 (16 samples)
	maximum = 189.812 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.151252 (16 samples)
	minimum = 0.107878 (16 samples)
	maximum = 0.367265 (16 samples)
Accepted packet rate average = 0.151252 (16 samples)
	minimum = 0.107878 (16 samples)
	maximum = 0.367586 (16 samples)
Injected flit rate average = 0.151252 (16 samples)
	minimum = 0.107878 (16 samples)
	maximum = 0.367265 (16 samples)
Accepted flit rate average = 0.151252 (16 samples)
	minimum = 0.107878 (16 samples)
	maximum = 0.367586 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 262692 (inst/sec)
gpgpu_simulation_rate = 2636 (cycle/sec)
gpgpu_silicon_slowdown = 317526x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 8181
gpu_sim_insn = 1283661
gpu_ipc =     156.9076
gpu_tot_sim_cycle = 269158
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =     101.3911
gpu_tot_issued_cta = 2176
gpu_occupancy = 35.8228% 
gpu_tot_occupancy = 67.0660% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0935
partiton_level_parallism_total  =       5.5020
partiton_level_parallism_util =       2.1740
partiton_level_parallism_util_total  =       7.0235
L2_BW  =      29.2886 GB/Sec
L2_BW_total  =     147.3926 GB/Sec
gpu_total_sim_rate=267551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1180634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2601, 2395, 2601, 2650, 2404, 2358, 2603, 2584, 2600, 2741, 2533, 2600, 2513, 2708, 2175, 2731, 2999, 2821, 2890, 2575, 2714, 3010, 2552, 2902, 2674, 2705, 2645, 2468, 2600, 2645, 2782, 2537, 2875, 2959, 2325, 2919, 2547, 2376, 2788, 2685, 2478, 2626, 2832, 2576, 2902, 2651, 2371, 2744, 2329, 2491, 2775, 2575, 2398, 2218, 2746, 2356, 2214, 2289, 2674, 2472, 2796, 2462, 2795, 2498, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1125858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1761167	W0_Idle:1091911	W0_Scoreboard:7945483	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:433641	WS1:432154	WS2:433420	WS3:436170	
dual_issue_nums: WS0:59594	WS1:59067	WS2:59095	WS3:59082	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 378 
max_icnt2sh_latency = 699 
averagemflatency = 432 
avg_icnt2mem_latency = 212 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 88 
mrq_lat_table:88427 	6372 	4962 	5937 	13112 	5288 	2079 	484 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	451110 	461718 	557755 	10260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	166859 	145372 	73616 	87461 	132179 	268754 	602677 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288665 	253062 	166521 	180091 	220510 	223783 	141714 	6497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	296 	126 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        50        52        54        50        40        42        57        60        55        53        52        51 
dram[1]:        47        57        49        56        55        55        51        51        39        38        62        62        52        49        56        54 
dram[2]:        52        51        51        53        54        54        54        46        39        47        56        57        54        54        42        45 
dram[3]:        56        49        51        53        54        57        53        53        39        37        54        57        52        52        53        41 
dram[4]:        49        51        50        49        51        59        51        51        38        37        60        46        52        51        46        56 
dram[5]:        52        50        52        53        57        60        51        48        38        37        57        60        59        55        52        46 
dram[6]:        50        50        46        54        50        59        48        52        37        36        59        61        54        53        50        44 
dram[7]:        52        49        51        50        53        53        51        53        41        39        51        58        56        52        42        56 
dram[8]:        57        54        58        55        58        60        55        50        41        37        61        58        52        52        48        56 
dram[9]:        48        55        52        54        58        54        53        52        41        41        54        57        59        53        55        51 
dram[10]:        46        51        53        55        53        58        47        52        48        38        62        60        56        54        49        48 
dram[11]:        52        47        55        54        61        54        51        47        36        36        57        58        53        54        53        49 
maximum service time to same row:
dram[0]:      9923      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.068965  5.244604  5.991870  6.636364  5.960318  5.125828  4.309392  4.419162  4.917356  5.224138  5.840000  5.280702  5.180953  5.127273  4.746032  4.791667 
dram[1]:  5.238461  4.993243  6.224138  6.902913  6.032258  5.262069  4.662420  4.490683  5.403846  5.070796  5.813725  5.752475  4.838983  5.217391  4.746032  4.404580 
dram[2]:  5.028169  5.424460  6.324786  6.090164  5.500000  5.569343  4.293785  4.196532  5.372727  6.376344  5.342857  5.320755  5.097345  5.187500  5.121739  4.908333 
dram[3]:  5.576923  5.500000  6.563636  6.126050  5.510638  5.701492  4.321638  4.143646  6.288889  5.762376  5.653061  5.978724  5.305555  4.689075  4.859504  5.394231 
dram[4]:  5.427481  5.712000  7.182693  6.558558  5.302013  4.863354  4.309524  4.061224  5.166667  4.833333  5.431193  5.676471  4.519685  4.702479  4.666667  5.000000 
dram[5]:  5.280303  4.972028  6.766355  6.702703  6.073771  5.263889  4.590362  4.005319  5.087719  6.111111  5.610000  6.551724  5.707071  5.683673  5.017391  4.733871 
dram[6]:  5.119718  5.466166  5.787402  6.469027  5.344828  4.895061  3.911765  4.112299  5.267857  5.821053  5.843750  5.405660  5.442307  5.112150  4.573643  4.537313 
dram[7]:  5.724410  5.815126  6.530973  6.844037  5.398551  5.604317  4.223464  3.984127  6.009804  5.214286  5.311927  5.415094  4.766129  4.351562  4.600000  4.932773 
dram[8]:  6.070176  5.345865  6.886793  5.537313  4.666667  5.641791  4.345029  4.280899  4.942149  4.939655  5.554455  5.324324  5.099099  4.578125  5.324074  4.519380 
dram[9]:  4.958042  5.248175  6.370690  7.297029  5.124138  5.944882  4.247127  4.194445  4.381680  4.774194  5.183486  5.586538  4.838983  4.401575  4.875000  4.701613 
dram[10]:  5.507936  5.488550  5.821705  6.990741  5.324138  5.335664  4.111732  4.148571  5.504951  4.687500  5.342593  5.851064  5.263637  5.441176  4.658536  4.342857 
dram[11]:  5.274074  4.906667  6.071429  7.642105  5.187920  5.200000  4.532545  4.851613  5.000000  4.454545  5.076271  5.261261  4.729508  5.476191  4.563910  4.725806 
average row locality = 126721/24413 = 5.190718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       694       716       721       714       721       742       724       688       586       596       580       597       540       559       582       559 
dram[1]:       667       725       706       698       719       730       690       677       557       565       588       578       565       594       581       563 
dram[2]:       701       736       723       724       705       730       712       679       584       585       558       560       571       575       571       573 
dram[3]:       711       680       707       715       744       727       689       700       562       576       550       558       566       554       573       549 
dram[4]:       696       697       732       711       752       747       678       742       554       572       589       576       569       564       545       564 
dram[5]:       683       695       709       728       712       724       711       706       575       543       560       569       561       553       562       571 
dram[6]:       715       710       717       716       742       758       743       720       583       549       557       570       560       541       575       591 
dram[7]:       712       678       720       726       715       748       707       703       603       577       575       572       583       550       586       572 
dram[8]:       678       695       712       720       759       725       695       710       589       568       558       588       560       579       559       568 
dram[9]:       692       701       726       725       710       724       691       704       567       585       562       578       564       552       573       567 
dram[10]:       683       704       731       738       734       727       684       676       551       592       574       548       571       550       558       587 
dram[11]:       696       717       747       711       736       746       713       700       607       582       594       580       568       570       594       570 
total dram reads = 123217
bank skew: 759/540 = 1.41
chip skew: 10431/10161 = 1.03
number of total write accesses:
dram[0]:        39        51        64        62       119       125       223       198        30        40        16        20        16        19        64        64 
dram[1]:        55        56        59        52       113       130       165       184        20        32        20        12        21        24        68        54 
dram[2]:        50        71        66        76       127       130       190       185        28        32        12        16        20        24        70        63 
dram[3]:        56        52        60        56       132       146       200       198        16        24        16        16        28        16        59        48 
dram[4]:        60        66        60        62       148       139       184       213        16        32        12        12        20        20        60        64 
dram[5]:        56        64        60        63       116       132       200       185        20        28         4         4        16        16        59        64 
dram[6]:        48        68        70        60       132       136       218       193        28        16        16        12        24        21        60        66 
dram[7]:        60        53        72        76       120       124       192       195        40        28        16         8        32        28        48        60 
dram[8]:        56        63        69        88       150       124       192       204        36        20        12        12        21        28        64        60 
dram[9]:        68        70        52        48       131       121       191       200        28        28        12        12        28        25        48        64 
dram[10]:        44        60        76        67       151       144       206       197        20        32        12         8        30        20        60        83 
dram[11]:        63        72        72        58       146       134       208       207        32        24        20        16        36        20        52        61 
total dram writes = 13829
bank skew: 223/4 = 55.75
chip skew: 1221/1065 = 1.15
average mf latency per bank:
dram[0]:       3581      3272      3080      3086      2841      2675      2508      2574     10257      5056      9734      8818      9977      9096      3375      3263
dram[1]:       3555      3436      3122      3272      2794      2854      2729      2717      5728      5634      9412      9421      9247      9089      3294      3441
dram[2]:       3368      3228      2997      3017      2777      2655      2525      2743      5340      5313      9634      9897      8884      9204      3220      3272
dram[3]:       3348      3473      3151      3030      2724      2724      2650      2583      5704      5346      9968      9743      9228      9682      3311      3444
dram[4]:       3426      3634      3116      3374      2717      2929      2635      2658      5766      6071      9756     10916      9412     10462      3426      3667
dram[5]:       3357      3474      3053      3162      2785      2821      2546      2628      5430      6038     10088     10657      9529     10134      3303      3476
dram[6]:       3978      3124      3436      2828      3088      2495      2738      2329      6186      5410     11932      9115     11099      8884      3943      2947
dram[7]:       3702      3507      3238      3004      3134      2728      3006      2614      5836      5469     11281     10395     10041      9818      3738      3399
dram[8]:       3298      3257      2979      2881      2446      2747      2508      2399      5033      5513      9918      9316      8467      8114      3293      3274
dram[9]:       3415      3116      3174      3014      2890      2716      2740      2452      5691      5088     10539      9383      8875      8389      3545      3144
dram[10]:       3720      3418      3150      3078      2772      2838      2580      2778      6069      5436     10576     10818      9010      9470      3572      3251
dram[11]:       3407      3286      2908      3141      2797      2703      2573      2537      5309      5500      9792      9898      8642      9017      3316      3352
maximum mf latency per bank:
dram[0]:       1132      1055      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1076      1100       982
dram[1]:       1022      1157       989      1150       988      1117      1090      1091      1043      1160      1046      1114      1065      1074       993      1106
dram[2]:       1142      1029      1020       986      1098      1039      1089      1078      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       983      1023       977      1096      1036      1058       982      1062       954
dram[4]:        952      1265      1024      1298       962      1234      1012      1303      1005      1242       997      1185       960      1189       979      1213
dram[5]:        988      1146       946      1133       961      1138      1000      1116       952      1123       955      1139      1019      1120       983      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1036      1224       994      1296      1066      1279      1020      1245      1003      1251      1012      1263      1010      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       936      1048
dram[9]:       1138       937      1170       970      1168       887      1219      1159      1190       920      1212       949      1168       901      1229       993
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1103      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467560 n_act=2034 n_pre=2018 n_ref_event=94369279462048 n_req=10611 n_rd=10319 n_rd_L2_A=0 n_write=0 n_wr_bk=1150 bw_util=0.04749
n_activity=104645 dram_eff=0.2192
bk0: 694a 476023i bk1: 716a 474989i bk2: 721a 474891i bk3: 714a 476153i bk4: 721a 475380i bk5: 742a 474347i bk6: 724a 471425i bk7: 688a 471836i bk8: 586a 475835i bk9: 596a 476145i bk10: 580a 477124i bk11: 597a 476830i bk12: 540a 476856i bk13: 559a 476428i bk14: 582a 475240i bk15: 559a 475613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809160
Row_Buffer_Locality_read = 0.822560
Row_Buffer_Locality_write = 0.335616
Bank_Level_Parallism = 2.150135
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.514570
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047492 
total_CMD = 482982 
util_bw = 22938 
Wasted_Col = 25353 
Wasted_Row = 15964 
Idle = 418727 

BW Util Bottlenecks: 
RCDc_limit = 22079 
RCDWRc_limit = 962 
WTRc_limit = 5265 
RTWc_limit = 4296 
CCDLc_limit = 5595 
rwq = 0 
CCDLc_limit_alone = 4851 
WTRc_limit_alone = 4883 
RTWc_limit_alone = 3934 

Commands details: 
total_CMD = 482982 
n_nop = 467560 
Read = 10319 
Write = 0 
L2_Alloc = 0 
L2_WB = 1150 
n_act = 2034 
n_pre = 2018 
n_ref = 94369279462048 
n_req = 10611 
total_req = 11469 

Dual Bus Interface Util: 
issued_total_row = 4052 
issued_total_col = 11469 
Row_Bus_Util =  0.008390 
CoL_Bus_Util = 0.023746 
Either_Row_CoL_Bus_Util = 0.031931 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.006419 
queue_avg = 0.330975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.330975
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467827 n_act=2003 n_pre=1987 n_ref_event=94369280321680 n_req=10474 n_rd=10203 n_rd_L2_A=0 n_write=0 n_wr_bk=1065 bw_util=0.04666
n_activity=104017 dram_eff=0.2167
bk0: 667a 475626i bk1: 725a 474984i bk2: 706a 475584i bk3: 698a 476818i bk4: 719a 475393i bk5: 730a 474547i bk6: 690a 473233i bk7: 677a 472765i bk8: 557a 477010i bk9: 565a 476473i bk10: 588a 477138i bk11: 578a 477372i bk12: 565a 476434i bk13: 594a 476739i bk14: 581a 475611i bk15: 563a 475517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809624
Row_Buffer_Locality_read = 0.821817
Row_Buffer_Locality_write = 0.350554
Bank_Level_Parallism = 2.078098
Bank_Level_Parallism_Col = 1.936452
Bank_Level_Parallism_Ready = 1.458910
write_to_read_ratio_blp_rw_average = 0.128077
GrpLevelPara = 1.619661 

BW Util details:
bwutil = 0.046660 
total_CMD = 482982 
util_bw = 22536 
Wasted_Col = 25143 
Wasted_Row = 15656 
Idle = 419647 

BW Util Bottlenecks: 
RCDc_limit = 22011 
RCDWRc_limit = 785 
WTRc_limit = 4349 
RTWc_limit = 4439 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 4848 
WTRc_limit_alone = 4020 
RTWc_limit_alone = 4043 

Commands details: 
total_CMD = 482982 
n_nop = 467827 
Read = 10203 
Write = 0 
L2_Alloc = 0 
L2_WB = 1065 
n_act = 2003 
n_pre = 1987 
n_ref = 94369280321680 
n_req = 10474 
total_req = 11268 

Dual Bus Interface Util: 
issued_total_row = 3990 
issued_total_col = 11268 
Row_Bus_Util =  0.008261 
CoL_Bus_Util = 0.023330 
Either_Row_CoL_Bus_Util = 0.031378 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.006796 
queue_avg = 0.263453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.263453
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467590 n_act=2025 n_pre=2009 n_ref_event=0 n_req=10581 n_rd=10287 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.0474
n_activity=105735 dram_eff=0.2165
bk0: 701a 475112i bk1: 736a 475241i bk2: 723a 476170i bk3: 724a 475248i bk4: 705a 475391i bk5: 730a 474728i bk6: 712a 471982i bk7: 679a 472409i bk8: 584a 476010i bk9: 585a 476896i bk10: 558a 477527i bk11: 560a 477113i bk12: 571a 476952i bk13: 575a 476902i bk14: 571a 476676i bk15: 573a 476293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809564
Row_Buffer_Locality_read = 0.823272
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.024113
Bank_Level_Parallism_Col = 1.904493
Bank_Level_Parallism_Ready = 1.481915
write_to_read_ratio_blp_rw_average = 0.134638
GrpLevelPara = 1.597592 

BW Util details:
bwutil = 0.047401 
total_CMD = 482982 
util_bw = 22894 
Wasted_Col = 26126 
Wasted_Row = 16224 
Idle = 417738 

BW Util Bottlenecks: 
RCDc_limit = 22452 
RCDWRc_limit = 1041 
WTRc_limit = 4437 
RTWc_limit = 4332 
CCDLc_limit = 5549 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 4148 
RTWc_limit_alone = 3981 

Commands details: 
total_CMD = 482982 
n_nop = 467590 
Read = 10287 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2025 
n_pre = 2009 
n_ref = 0 
n_req = 10581 
total_req = 11447 

Dual Bus Interface Util: 
issued_total_row = 4034 
issued_total_col = 11447 
Row_Bus_Util =  0.008352 
CoL_Bus_Util = 0.023701 
Either_Row_CoL_Bus_Util = 0.031869 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.005782 
queue_avg = 0.262409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.262409
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467912 n_act=1955 n_pre=1939 n_ref_event=0 n_req=10443 n_rd=10161 n_rd_L2_A=0 n_write=0 n_wr_bk=1123 bw_util=0.04673
n_activity=103946 dram_eff=0.2171
bk0: 711a 475619i bk1: 680a 476080i bk2: 707a 476424i bk3: 715a 475961i bk4: 744a 474978i bk5: 727a 475021i bk6: 689a 472120i bk7: 700a 471791i bk8: 562a 477854i bk9: 576a 477407i bk10: 550a 477903i bk11: 558a 478004i bk12: 566a 476964i bk13: 554a 476767i bk14: 573a 475627i bk15: 549a 476744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813559
Row_Buffer_Locality_read = 0.826789
Row_Buffer_Locality_write = 0.336879
Bank_Level_Parallism = 2.016653
Bank_Level_Parallism_Col = 1.889091
Bank_Level_Parallism_Ready = 1.403868
write_to_read_ratio_blp_rw_average = 0.128180
GrpLevelPara = 1.586640 

BW Util details:
bwutil = 0.046726 
total_CMD = 482982 
util_bw = 22568 
Wasted_Col = 25038 
Wasted_Row = 15590 
Idle = 419786 

BW Util Bottlenecks: 
RCDc_limit = 21916 
RCDWRc_limit = 799 
WTRc_limit = 3957 
RTWc_limit = 4438 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 4716 
WTRc_limit_alone = 3666 
RTWc_limit_alone = 4038 

Commands details: 
total_CMD = 482982 
n_nop = 467912 
Read = 10161 
Write = 0 
L2_Alloc = 0 
L2_WB = 1123 
n_act = 1955 
n_pre = 1939 
n_ref = 0 
n_req = 10443 
total_req = 11284 

Dual Bus Interface Util: 
issued_total_row = 3894 
issued_total_col = 11284 
Row_Bus_Util =  0.008062 
CoL_Bus_Util = 0.023363 
Either_Row_CoL_Bus_Util = 0.031202 
Issued_on_Two_Bus_Simul_Util = 0.000224 
issued_two_Eff = 0.007167 
queue_avg = 0.257378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.257378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467503 n_act=2075 n_pre=2059 n_ref_event=0 n_req=10585 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04744
n_activity=106725 dram_eff=0.2147
bk0: 696a 475684i bk1: 697a 475573i bk2: 732a 475863i bk3: 711a 476092i bk4: 752a 474002i bk5: 747a 473618i bk6: 678a 472380i bk7: 742a 471331i bk8: 554a 477134i bk9: 572a 476777i bk10: 589a 477197i bk11: 576a 477368i bk12: 569a 476024i bk13: 564a 476337i bk14: 545a 476595i bk15: 564a 476487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804629
Row_Buffer_Locality_read = 0.819693
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 2.030264
Bank_Level_Parallism_Col = 1.899272
Bank_Level_Parallism_Ready = 1.428337
write_to_read_ratio_blp_rw_average = 0.128621
GrpLevelPara = 1.569453 

BW Util details:
bwutil = 0.047439 
total_CMD = 482982 
util_bw = 22912 
Wasted_Col = 26687 
Wasted_Row = 16598 
Idle = 416785 

BW Util Bottlenecks: 
RCDc_limit = 23138 
RCDWRc_limit = 1105 
WTRc_limit = 4922 
RTWc_limit = 4126 
CCDLc_limit = 5625 
rwq = 0 
CCDLc_limit_alone = 5058 
WTRc_limit_alone = 4617 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 482982 
n_nop = 467503 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2075 
n_pre = 2059 
n_ref = 0 
n_req = 10585 
total_req = 11456 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11456 
Row_Bus_Util =  0.008559 
CoL_Bus_Util = 0.023719 
Either_Row_CoL_Bus_Util = 0.032049 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.007171 
queue_avg = 0.267296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.267296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467940 n_act=1950 n_pre=1934 n_ref_event=0 n_req=10437 n_rd=10162 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04658
n_activity=105132 dram_eff=0.214
bk0: 683a 475522i bk1: 695a 475216i bk2: 709a 476356i bk3: 728a 476468i bk4: 712a 475467i bk5: 724a 475158i bk6: 711a 472858i bk7: 706a 472164i bk8: 575a 476441i bk9: 543a 477370i bk10: 560a 477844i bk11: 569a 477978i bk12: 561a 477406i bk13: 553a 477158i bk14: 562a 476208i bk15: 571a 476093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814123
Row_Buffer_Locality_read = 0.827790
Row_Buffer_Locality_write = 0.309091
Bank_Level_Parallism = 1.993493
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.458374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046581 
total_CMD = 482982 
util_bw = 22498 
Wasted_Col = 25173 
Wasted_Row = 16057 
Idle = 419254 

BW Util Bottlenecks: 
RCDc_limit = 21642 
RCDWRc_limit = 848 
WTRc_limit = 4399 
RTWc_limit = 3782 
CCDLc_limit = 5183 
rwq = 0 
CCDLc_limit_alone = 4673 
WTRc_limit_alone = 4145 
RTWc_limit_alone = 3526 

Commands details: 
total_CMD = 482982 
n_nop = 467940 
Read = 10162 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 1950 
n_pre = 1934 
n_ref = 0 
n_req = 10437 
total_req = 11249 

Dual Bus Interface Util: 
issued_total_row = 3884 
issued_total_col = 11249 
Row_Bus_Util =  0.008042 
CoL_Bus_Util = 0.023291 
Either_Row_CoL_Bus_Util = 0.031144 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.006050 
queue_avg = 0.217687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.217687
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467370 n_act=2106 n_pre=2090 n_ref_event=4568229571824690154 n_req=10643 n_rd=10347 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04768
n_activity=109532 dram_eff=0.2103
bk0: 715a 474789i bk1: 710a 475082i bk2: 717a 474244i bk3: 716a 476054i bk4: 742a 474776i bk5: 758a 473992i bk6: 743a 471562i bk7: 720a 471627i bk8: 583a 476756i bk9: 549a 477799i bk10: 557a 477735i bk11: 570a 477268i bk12: 560a 477008i bk13: 541a 477044i bk14: 575a 475521i bk15: 591a 475297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803063
Row_Buffer_Locality_read = 0.818885
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.039912
Bank_Level_Parallism_Col = 1.908398
Bank_Level_Parallism_Ready = 1.424761
write_to_read_ratio_blp_rw_average = 0.133909
GrpLevelPara = 1.586588 

BW Util details:
bwutil = 0.047683 
total_CMD = 482982 
util_bw = 23030 
Wasted_Col = 27134 
Wasted_Row = 16775 
Idle = 416043 

BW Util Bottlenecks: 
RCDc_limit = 23044 
RCDWRc_limit = 1155 
WTRc_limit = 5404 
RTWc_limit = 4516 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5204 
WTRc_limit_alone = 4977 
RTWc_limit_alone = 4181 

Commands details: 
total_CMD = 482982 
n_nop = 467370 
Read = 10347 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2106 
n_pre = 2090 
n_ref = 4568229571824690154 
n_req = 10643 
total_req = 11515 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 11515 
Row_Bus_Util =  0.008688 
CoL_Bus_Util = 0.023841 
Either_Row_CoL_Bus_Util = 0.032324 
Issued_on_Two_Bus_Simul_Util = 0.000205 
issued_two_Eff = 0.006341 
queue_avg = 0.275954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.275954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467533 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10619 n_rd=10327 n_rd_L2_A=0 n_write=0 n_wr_bk=1152 bw_util=0.04753
n_activity=106759 dram_eff=0.215
bk0: 712a 475833i bk1: 678a 476316i bk2: 720a 475887i bk3: 726a 476094i bk4: 715a 474645i bk5: 748a 474889i bk6: 707a 472073i bk7: 703a 471758i bk8: 603a 477020i bk9: 577a 476638i bk10: 575a 477567i bk11: 572a 477430i bk12: 583a 476311i bk13: 550a 476534i bk14: 586a 475768i bk15: 572a 475393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807609
Row_Buffer_Locality_read = 0.820471
Row_Buffer_Locality_write = 0.352740
Bank_Level_Parallism = 2.021188
Bank_Level_Parallism_Col = 1.883632
Bank_Level_Parallism_Ready = 1.420753
write_to_read_ratio_blp_rw_average = 0.134826
GrpLevelPara = 1.587707 

BW Util details:
bwutil = 0.047534 
total_CMD = 482982 
util_bw = 22958 
Wasted_Col = 26426 
Wasted_Row = 16226 
Idle = 417372 

BW Util Bottlenecks: 
RCDc_limit = 22698 
RCDWRc_limit = 936 
WTRc_limit = 4204 
RTWc_limit = 4629 
CCDLc_limit = 5807 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 3941 
RTWc_limit_alone = 4191 

Commands details: 
total_CMD = 482982 
n_nop = 467533 
Read = 10327 
Write = 0 
L2_Alloc = 0 
L2_WB = 1152 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10619 
total_req = 11479 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11479 
Row_Bus_Util =  0.008477 
CoL_Bus_Util = 0.023767 
Either_Row_CoL_Bus_Util = 0.031987 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.008026 
queue_avg = 0.253925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.253925
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467511 n_act=2075 n_pre=2059 n_ref_event=0 n_req=10567 n_rd=10263 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.04746
n_activity=105842 dram_eff=0.2166
bk0: 678a 476354i bk1: 695a 475587i bk2: 712a 476400i bk3: 720a 475299i bk4: 759a 473441i bk5: 725a 474475i bk6: 695a 473124i bk7: 710a 472051i bk8: 589a 475512i bk9: 568a 476556i bk10: 558a 477226i bk11: 588a 476681i bk12: 560a 476833i bk13: 579a 475936i bk14: 559a 476738i bk15: 568a 475828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804486
Row_Buffer_Locality_read = 0.818377
Row_Buffer_Locality_write = 0.335526
Bank_Level_Parallism = 2.071363
Bank_Level_Parallism_Col = 1.911202
Bank_Level_Parallism_Ready = 1.483283
write_to_read_ratio_blp_rw_average = 0.125568
GrpLevelPara = 1.605630 

BW Util details:
bwutil = 0.047463 
total_CMD = 482982 
util_bw = 22924 
Wasted_Col = 26147 
Wasted_Row = 15979 
Idle = 417932 

BW Util Bottlenecks: 
RCDc_limit = 22770 
RCDWRc_limit = 1053 
WTRc_limit = 5387 
RTWc_limit = 3932 
CCDLc_limit = 5745 
rwq = 0 
CCDLc_limit_alone = 4972 
WTRc_limit_alone = 4915 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 482982 
n_nop = 467511 
Read = 10263 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 2075 
n_pre = 2059 
n_ref = 0 
n_req = 10567 
total_req = 11462 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11462 
Row_Bus_Util =  0.008559 
CoL_Bus_Util = 0.023732 
Either_Row_CoL_Bus_Util = 0.032032 
Issued_on_Two_Bus_Simul_Util = 0.000259 
issued_two_Eff = 0.008080 
queue_avg = 0.243852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.243852
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467576 n_act=2093 n_pre=2077 n_ref_event=0 n_req=10506 n_rd=10221 n_rd_L2_A=0 n_write=0 n_wr_bk=1126 bw_util=0.04699
n_activity=105895 dram_eff=0.2143
bk0: 692a 474756i bk1: 701a 475380i bk2: 726a 476223i bk3: 725a 476576i bk4: 710a 474501i bk5: 724a 474637i bk6: 691a 472904i bk7: 704a 471958i bk8: 567a 475380i bk9: 585a 475846i bk10: 562a 476888i bk11: 578a 477104i bk12: 564a 475904i bk13: 552a 476283i bk14: 573a 476121i bk15: 567a 475960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802018
Row_Buffer_Locality_read = 0.816065
Row_Buffer_Locality_write = 0.298246
Bank_Level_Parallism = 2.094970
Bank_Level_Parallism_Col = 1.951948
Bank_Level_Parallism_Ready = 1.454776
write_to_read_ratio_blp_rw_average = 0.121188
GrpLevelPara = 1.591766 

BW Util details:
bwutil = 0.046987 
total_CMD = 482982 
util_bw = 22694 
Wasted_Col = 26122 
Wasted_Row = 16429 
Idle = 417737 

BW Util Bottlenecks: 
RCDc_limit = 22794 
RCDWRc_limit = 982 
WTRc_limit = 5192 
RTWc_limit = 3580 
CCDLc_limit = 5600 
rwq = 0 
CCDLc_limit_alone = 4953 
WTRc_limit_alone = 4784 
RTWc_limit_alone = 3341 

Commands details: 
total_CMD = 482982 
n_nop = 467576 
Read = 10221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1126 
n_act = 2093 
n_pre = 2077 
n_ref = 0 
n_req = 10506 
total_req = 11347 

Dual Bus Interface Util: 
issued_total_row = 4170 
issued_total_col = 11347 
Row_Bus_Util =  0.008634 
CoL_Bus_Util = 0.023494 
Either_Row_CoL_Bus_Util = 0.031898 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.007205 
queue_avg = 0.289075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.289075
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467588 n_act=2053 n_pre=2037 n_ref_event=0 n_req=10514 n_rd=10208 n_rd_L2_A=0 n_write=0 n_wr_bk=1210 bw_util=0.04728
n_activity=105636 dram_eff=0.2162
bk0: 683a 476172i bk1: 704a 475084i bk2: 731a 474825i bk3: 738a 476127i bk4: 734a 474346i bk5: 727a 474117i bk6: 684a 472061i bk7: 676a 472047i bk8: 551a 477217i bk9: 592a 476171i bk10: 574a 476955i bk11: 548a 477516i bk12: 571a 476795i bk13: 550a 476814i bk14: 558a 476089i bk15: 587a 474959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805783
Row_Buffer_Locality_read = 0.819651
Row_Buffer_Locality_write = 0.343137
Bank_Level_Parallism = 2.093937
Bank_Level_Parallism_Col = 1.959445
Bank_Level_Parallism_Ready = 1.484959
write_to_read_ratio_blp_rw_average = 0.130418
GrpLevelPara = 1.613646 

BW Util details:
bwutil = 0.047281 
total_CMD = 482982 
util_bw = 22836 
Wasted_Col = 25806 
Wasted_Row = 16192 
Idle = 418148 

BW Util Bottlenecks: 
RCDc_limit = 22185 
RCDWRc_limit = 931 
WTRc_limit = 5078 
RTWc_limit = 4075 
CCDLc_limit = 5558 
rwq = 0 
CCDLc_limit_alone = 4919 
WTRc_limit_alone = 4713 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 482982 
n_nop = 467588 
Read = 10208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1210 
n_act = 2053 
n_pre = 2037 
n_ref = 0 
n_req = 10514 
total_req = 11418 

Dual Bus Interface Util: 
issued_total_row = 4090 
issued_total_col = 11418 
Row_Bus_Util =  0.008468 
CoL_Bus_Util = 0.023641 
Either_Row_CoL_Bus_Util = 0.031873 
Issued_on_Two_Bus_Simul_Util = 0.000236 
issued_two_Eff = 0.007405 
queue_avg = 0.291584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.291584
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482982 n_nop=467284 n_act=2107 n_pre=2091 n_ref_event=0 n_req=10741 n_rd=10431 n_rd_L2_A=0 n_write=0 n_wr_bk=1221 bw_util=0.04825
n_activity=105240 dram_eff=0.2214
bk0: 696a 475380i bk1: 717a 474139i bk2: 747a 474698i bk3: 711a 476329i bk4: 736a 474164i bk5: 746a 473719i bk6: 713a 472005i bk7: 700a 471977i bk8: 607a 475542i bk9: 582a 475114i bk10: 594a 476024i bk11: 580a 476672i bk12: 568a 475521i bk13: 570a 476802i bk14: 594a 475322i bk15: 570a 475564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804767
Row_Buffer_Locality_read = 0.819672
Row_Buffer_Locality_write = 0.303226
Bank_Level_Parallism = 2.227134
Bank_Level_Parallism_Col = 2.110319
Bank_Level_Parallism_Ready = 1.591184
write_to_read_ratio_blp_rw_average = 0.133487
GrpLevelPara = 1.660694 

BW Util details:
bwutil = 0.048250 
total_CMD = 482982 
util_bw = 23304 
Wasted_Col = 25629 
Wasted_Row = 16043 
Idle = 418006 

BW Util Bottlenecks: 
RCDc_limit = 22239 
RCDWRc_limit = 1065 
WTRc_limit = 5271 
RTWc_limit = 4501 
CCDLc_limit = 5803 
rwq = 0 
CCDLc_limit_alone = 4977 
WTRc_limit_alone = 4815 
RTWc_limit_alone = 4131 

Commands details: 
total_CMD = 482982 
n_nop = 467284 
Read = 10431 
Write = 0 
L2_Alloc = 0 
L2_WB = 1221 
n_act = 2107 
n_pre = 2091 
n_ref = 0 
n_req = 10741 
total_req = 11652 

Dual Bus Interface Util: 
issued_total_row = 4198 
issued_total_col = 11652 
Row_Bus_Util =  0.008692 
CoL_Bus_Util = 0.024125 
Either_Row_CoL_Bus_Util = 0.032502 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.009683 
queue_avg = 0.323749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.323749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69323, Miss = 10368, Miss_rate = 0.150, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61368, Miss = 5448, Miss_rate = 0.089, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[2]: Access = 61297, Miss = 5351, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 61048, Miss = 5385, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 61291, Miss = 5430, Miss_rate = 0.089, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 61337, Miss = 5580, Miss_rate = 0.091, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61107, Miss = 5351, Miss_rate = 0.088, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 61008, Miss = 5315, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 61706, Miss = 5399, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 61990, Miss = 5552, Miss_rate = 0.090, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 61761, Miss = 5342, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 61620, Miss = 5379, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 61973, Miss = 5563, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 61755, Miss = 5585, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 62019, Miss = 5559, Miss_rate = 0.090, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 62068, Miss = 5455, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 60976, Miss = 5415, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 61064, Miss = 5514, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60839, Miss = 5343, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60963, Miss = 5523, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 60575, Miss = 5404, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 61455, Miss = 5414, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 61198, Miss = 5605, Miss_rate = 0.092, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61438, Miss = 5482, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1481179
L2_total_cache_misses = 135762
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 379
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1062214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78767
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11085
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1481179
icnt_total_pkts_simt_to_mem=1480913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18634
	minimum = 5
	maximum = 20
Network latency average = 5.18634
	minimum = 5
	maximum = 20
Slowest packet = 2945066
Flit latency average = 5.18634
	minimum = 5
	maximum = 20
Slowest flit = 2945066
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0575531
	minimum = 0.0374037 (at node 20)
	maximum = 0.090698 (at node 10)
Accepted packet rate average = 0.0575531
	minimum = 0.0374037 (at node 20)
	maximum = 0.090698 (at node 10)
Injected flit rate average = 0.0575531
	minimum = 0.0374037 (at node 20)
	maximum = 0.090698 (at node 10)
Accepted flit rate average= 0.0575531
	minimum = 0.0374037 (at node 20)
	maximum = 0.090698 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 48.6196 (17 samples)
	minimum = 5 (17 samples)
	maximum = 287.588 (17 samples)
Network latency average = 29.9215 (17 samples)
	minimum = 5 (17 samples)
	maximum = 179.824 (17 samples)
Flit latency average = 29.9215 (17 samples)
	minimum = 5 (17 samples)
	maximum = 179.824 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.14574 (17 samples)
	minimum = 0.103732 (17 samples)
	maximum = 0.350997 (17 samples)
Accepted packet rate average = 0.14574 (17 samples)
	minimum = 0.103732 (17 samples)
	maximum = 0.351298 (17 samples)
Injected flit rate average = 0.14574 (17 samples)
	minimum = 0.103732 (17 samples)
	maximum = 0.350997 (17 samples)
Accepted flit rate average = 0.14574 (17 samples)
	minimum = 0.103732 (17 samples)
	maximum = 0.351298 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 267551 (inst/sec)
gpgpu_simulation_rate = 2638 (cycle/sec)
gpgpu_silicon_slowdown = 317285x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1639
gpu_sim_insn = 1114172
gpu_ipc =     679.7877
gpu_tot_sim_cycle = 270797
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =     104.8918
gpu_tot_issued_cta = 2304
gpu_occupancy = 83.6049% 
gpu_tot_occupancy = 67.1619% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2642
partiton_level_parallism_total  =       5.4764
partiton_level_parallism_util =       4.3347
partiton_level_parallism_util_total  =       7.0174
L2_BW  =      33.8599 GB/Sec
L2_BW_total  =     146.7054 GB/Sec
gpu_total_sim_rate=275770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1201144
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2643, 2437, 2642, 2692, 2446, 2400, 2645, 2626, 2642, 2783, 2575, 2642, 2555, 2750, 2216, 2773, 3040, 2862, 2931, 2616, 2756, 3052, 2593, 2943, 2715, 2747, 2687, 2510, 2641, 2687, 2823, 2579, 2916, 3001, 2367, 2959, 2587, 2417, 2829, 2727, 2520, 2668, 2874, 2617, 2942, 2692, 2413, 2786, 2369, 2532, 2817, 2616, 2439, 2259, 2787, 2398, 2256, 2331, 2716, 2514, 2837, 2504, 2835, 2539, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1125858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1785112	W0_Idle:1094237	W0_Scoreboard:7962466	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:440041	WS1:438551	WS2:439850	WS3:442569	
dual_issue_nums: WS0:61013	WS1:60493	WS2:60488	WS3:60496	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 378 
max_icnt2sh_latency = 699 
averagemflatency = 432 
avg_icnt2mem_latency = 211 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 88 
mrq_lat_table:88427 	6372 	4962 	5937 	13112 	5288 	2079 	484 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453182 	461718 	557755 	10260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	167754 	146437 	73728 	87461 	132179 	268754 	602677 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	290715 	253084 	166521 	180091 	220510 	223783 	141714 	6497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	300 	126 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        50        52        54        50        40        42        57        60        55        53        52        51 
dram[1]:        47        57        49        56        55        55        51        51        39        38        62        62        52        49        56        54 
dram[2]:        52        51        51        53        54        54        54        46        39        47        56        57        54        54        42        45 
dram[3]:        56        49        51        53        54        57        53        53        39        37        54        57        52        52        53        41 
dram[4]:        49        51        50        49        51        59        51        51        38        37        60        46        52        51        46        56 
dram[5]:        52        50        52        53        57        60        51        48        38        37        57        60        59        55        52        46 
dram[6]:        50        50        46        54        50        59        48        52        37        36        59        61        54        53        50        44 
dram[7]:        52        49        51        50        53        53        51        53        41        39        51        58        56        52        42        56 
dram[8]:        57        54        58        55        58        60        55        50        41        37        61        58        52        52        48        56 
dram[9]:        48        55        52        54        58        54        53        52        41        41        54        57        59        53        55        51 
dram[10]:        46        51        53        55        53        58        47        52        48        38        62        60        56        54        49        48 
dram[11]:        52        47        55        54        61        54        51        47        36        36        57        58        53        54        53        49 
maximum service time to same row:
dram[0]:      9923      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.068965  5.244604  5.991870  6.636364  5.960318  5.125828  4.309392  4.419162  4.917356  5.224138  5.840000  5.280702  5.180953  5.127273  4.746032  4.791667 
dram[1]:  5.238461  4.993243  6.224138  6.902913  6.032258  5.262069  4.662420  4.490683  5.403846  5.070796  5.813725  5.752475  4.838983  5.217391  4.746032  4.404580 
dram[2]:  5.028169  5.424460  6.324786  6.090164  5.500000  5.569343  4.293785  4.196532  5.372727  6.376344  5.342857  5.320755  5.097345  5.187500  5.121739  4.908333 
dram[3]:  5.576923  5.500000  6.563636  6.126050  5.510638  5.701492  4.321638  4.143646  6.288889  5.762376  5.653061  5.978724  5.305555  4.689075  4.859504  5.394231 
dram[4]:  5.427481  5.712000  7.182693  6.558558  5.302013  4.863354  4.309524  4.061224  5.166667  4.833333  5.431193  5.676471  4.519685  4.702479  4.666667  5.000000 
dram[5]:  5.280303  4.972028  6.766355  6.702703  6.073771  5.263889  4.590362  4.005319  5.087719  6.111111  5.610000  6.551724  5.707071  5.683673  5.017391  4.733871 
dram[6]:  5.119718  5.466166  5.787402  6.469027  5.344828  4.895061  3.911765  4.112299  5.267857  5.821053  5.843750  5.405660  5.442307  5.112150  4.573643  4.537313 
dram[7]:  5.724410  5.815126  6.530973  6.844037  5.398551  5.604317  4.223464  3.984127  6.009804  5.214286  5.311927  5.415094  4.766129  4.351562  4.600000  4.932773 
dram[8]:  6.070176  5.345865  6.886793  5.537313  4.666667  5.641791  4.345029  4.280899  4.942149  4.939655  5.554455  5.324324  5.099099  4.578125  5.324074  4.519380 
dram[9]:  4.958042  5.248175  6.370690  7.297029  5.124138  5.944882  4.247127  4.194445  4.381680  4.774194  5.183486  5.586538  4.838983  4.401575  4.875000  4.701613 
dram[10]:  5.507936  5.488550  5.821705  6.990741  5.324138  5.335664  4.111732  4.148571  5.504951  4.687500  5.342593  5.851064  5.263637  5.441176  4.658536  4.342857 
dram[11]:  5.274074  4.906667  6.071429  7.642105  5.187920  5.200000  4.532545  4.851613  5.000000  4.454545  5.076271  5.261261  4.729508  5.476191  4.563910  4.725806 
average row locality = 126721/24413 = 5.190718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       694       716       721       714       721       742       724       688       586       596       580       597       540       559       582       559 
dram[1]:       667       725       706       698       719       730       690       677       557       565       588       578       565       594       581       563 
dram[2]:       701       736       723       724       705       730       712       679       584       585       558       560       571       575       571       573 
dram[3]:       711       680       707       715       744       727       689       700       562       576       550       558       566       554       573       549 
dram[4]:       696       697       732       711       752       747       678       742       554       572       589       576       569       564       545       564 
dram[5]:       683       695       709       728       712       724       711       706       575       543       560       569       561       553       562       571 
dram[6]:       715       710       717       716       742       758       743       720       583       549       557       570       560       541       575       591 
dram[7]:       712       678       720       726       715       748       707       703       603       577       575       572       583       550       586       572 
dram[8]:       678       695       712       720       759       725       695       710       589       568       558       588       560       579       559       568 
dram[9]:       692       701       726       725       710       724       691       704       567       585       562       578       564       552       573       567 
dram[10]:       683       704       731       738       734       727       684       676       551       592       574       548       571       550       558       587 
dram[11]:       696       717       747       711       736       746       713       700       607       582       594       580       568       570       594       570 
total dram reads = 123217
bank skew: 759/540 = 1.41
chip skew: 10431/10161 = 1.03
number of total write accesses:
dram[0]:        39        51        64        62       119       125       223       198        30        40        16        20        16        19        64        64 
dram[1]:        55        56        59        52       113       130       165       184        20        32        20        12        21        24        68        54 
dram[2]:        50        71        66        76       127       130       190       185        28        32        12        16        20        24        70        63 
dram[3]:        56        52        60        56       132       146       200       198        16        24        16        16        28        16        59        48 
dram[4]:        60        66        60        62       148       139       184       213        16        32        12        12        20        20        60        64 
dram[5]:        56        64        60        63       116       132       200       185        20        28         4         4        16        16        59        64 
dram[6]:        48        68        70        60       132       136       218       193        28        16        16        12        24        21        60        66 
dram[7]:        60        53        72        76       120       124       192       195        40        28        16         8        32        28        48        60 
dram[8]:        56        63        69        88       150       124       192       204        36        20        12        12        21        28        64        60 
dram[9]:        68        70        52        48       131       121       191       200        28        28        12        12        28        25        48        64 
dram[10]:        44        60        76        67       151       144       206       197        20        32        12         8        30        20        60        83 
dram[11]:        63        72        72        58       146       134       208       207        32        24        20        16        36        20        52        61 
total dram writes = 13829
bank skew: 223/4 = 55.75
chip skew: 1221/1065 = 1.15
average mf latency per bank:
dram[0]:       3581      3272      3080      3086      2841      2675      2508      2574     10272      5070      9740      8823      9977      9096      3375      3263
dram[1]:       3555      3436      3122      3272      2794      2854      2729      2717      5743      5649      9418      9427      9247      9089      3294      3441
dram[2]:       3368      3228      2997      3017      2777      2655      2525      2743      5355      5328      9639      9903      8884      9204      3220      3272
dram[3]:       3348      3473      3151      3030      2724      2724      2650      2583      5719      5361      9974      9748      9228      9682      3311      3444
dram[4]:       3426      3634      3116      3374      2717      2929      2635      2658      5782      6085      9760     10921      9412     10462      3426      3667
dram[5]:       3357      3474      3053      3162      2785      2821      2546      2628      5445      6054     10093     10662      9529     10134      3303      3476
dram[6]:       3978      3124      3436      2828      3088      2495      2738      2329      6200      5426     11937      9120     11099      8884      3943      2947
dram[7]:       3702      3507      3238      3004      3134      2728      3006      2614      5850      5483     11285     10400     10041      9818      3738      3399
dram[8]:       3298      3257      2979      2881      2446      2747      2508      2399      5047      5528      9923      9320      8467      8114      3293      3274
dram[9]:       3415      3116      3174      3014      2890      2716      2740      2452      5705      5102     10544      9388      8875      8389      3545      3144
dram[10]:       3720      3418      3150      3078      2772      2838      2580      2778      6085      5450     10581     10823      9010      9470      3572      3251
dram[11]:       3407      3286      2908      3141      2797      2703      2573      2537      5323      5515      9797      9903      8642      9017      3316      3352
maximum mf latency per bank:
dram[0]:       1132      1055      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1076      1100       982
dram[1]:       1022      1157       989      1150       988      1117      1090      1091      1043      1160      1046      1114      1065      1074       993      1106
dram[2]:       1142      1029      1020       986      1098      1039      1089      1078      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       983      1023       977      1096      1036      1058       982      1062       954
dram[4]:        952      1265      1024      1298       962      1234      1012      1303      1005      1242       997      1185       960      1189       979      1213
dram[5]:        988      1146       946      1133       961      1138      1000      1116       952      1123       955      1139      1019      1120       983      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1036      1224       994      1296      1066      1279      1020      1245      1003      1251      1012      1263      1010      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       936      1048
dram[9]:       1138       937      1170       970      1168       887      1219      1159      1190       920      1212       949      1168       901      1229       993
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1103      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470500 n_act=2034 n_pre=2018 n_ref_event=94369279462048 n_req=10611 n_rd=10319 n_rd_L2_A=0 n_write=0 n_wr_bk=1150 bw_util=0.04721
n_activity=104645 dram_eff=0.2192
bk0: 694a 478963i bk1: 716a 477929i bk2: 721a 477831i bk3: 714a 479093i bk4: 721a 478320i bk5: 742a 477287i bk6: 724a 474365i bk7: 688a 474776i bk8: 586a 478775i bk9: 596a 479085i bk10: 580a 480064i bk11: 597a 479770i bk12: 540a 479796i bk13: 559a 479368i bk14: 582a 478180i bk15: 559a 478553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809160
Row_Buffer_Locality_read = 0.822560
Row_Buffer_Locality_write = 0.335616
Bank_Level_Parallism = 2.150135
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.514570
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047205 
total_CMD = 485922 
util_bw = 22938 
Wasted_Col = 25353 
Wasted_Row = 15964 
Idle = 421667 

BW Util Bottlenecks: 
RCDc_limit = 22079 
RCDWRc_limit = 962 
WTRc_limit = 5265 
RTWc_limit = 4296 
CCDLc_limit = 5595 
rwq = 0 
CCDLc_limit_alone = 4851 
WTRc_limit_alone = 4883 
RTWc_limit_alone = 3934 

Commands details: 
total_CMD = 485922 
n_nop = 470500 
Read = 10319 
Write = 0 
L2_Alloc = 0 
L2_WB = 1150 
n_act = 2034 
n_pre = 2018 
n_ref = 94369279462048 
n_req = 10611 
total_req = 11469 

Dual Bus Interface Util: 
issued_total_row = 4052 
issued_total_col = 11469 
Row_Bus_Util =  0.008339 
CoL_Bus_Util = 0.023603 
Either_Row_CoL_Bus_Util = 0.031738 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.006419 
queue_avg = 0.328973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.328973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470767 n_act=2003 n_pre=1987 n_ref_event=94369280321680 n_req=10474 n_rd=10203 n_rd_L2_A=0 n_write=0 n_wr_bk=1065 bw_util=0.04638
n_activity=104017 dram_eff=0.2167
bk0: 667a 478566i bk1: 725a 477924i bk2: 706a 478524i bk3: 698a 479758i bk4: 719a 478333i bk5: 730a 477487i bk6: 690a 476173i bk7: 677a 475705i bk8: 557a 479950i bk9: 565a 479413i bk10: 588a 480078i bk11: 578a 480312i bk12: 565a 479374i bk13: 594a 479679i bk14: 581a 478551i bk15: 563a 478457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809624
Row_Buffer_Locality_read = 0.821817
Row_Buffer_Locality_write = 0.350554
Bank_Level_Parallism = 2.078098
Bank_Level_Parallism_Col = 1.936452
Bank_Level_Parallism_Ready = 1.458910
write_to_read_ratio_blp_rw_average = 0.128077
GrpLevelPara = 1.619661 

BW Util details:
bwutil = 0.046378 
total_CMD = 485922 
util_bw = 22536 
Wasted_Col = 25143 
Wasted_Row = 15656 
Idle = 422587 

BW Util Bottlenecks: 
RCDc_limit = 22011 
RCDWRc_limit = 785 
WTRc_limit = 4349 
RTWc_limit = 4439 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 4848 
WTRc_limit_alone = 4020 
RTWc_limit_alone = 4043 

Commands details: 
total_CMD = 485922 
n_nop = 470767 
Read = 10203 
Write = 0 
L2_Alloc = 0 
L2_WB = 1065 
n_act = 2003 
n_pre = 1987 
n_ref = 94369280321680 
n_req = 10474 
total_req = 11268 

Dual Bus Interface Util: 
issued_total_row = 3990 
issued_total_col = 11268 
Row_Bus_Util =  0.008211 
CoL_Bus_Util = 0.023189 
Either_Row_CoL_Bus_Util = 0.031188 
Issued_on_Two_Bus_Simul_Util = 0.000212 
issued_two_Eff = 0.006796 
queue_avg = 0.261859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.261859
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470530 n_act=2025 n_pre=2009 n_ref_event=0 n_req=10581 n_rd=10287 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.04711
n_activity=105735 dram_eff=0.2165
bk0: 701a 478052i bk1: 736a 478181i bk2: 723a 479110i bk3: 724a 478188i bk4: 705a 478331i bk5: 730a 477668i bk6: 712a 474922i bk7: 679a 475349i bk8: 584a 478950i bk9: 585a 479836i bk10: 558a 480467i bk11: 560a 480053i bk12: 571a 479892i bk13: 575a 479842i bk14: 571a 479616i bk15: 573a 479233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809564
Row_Buffer_Locality_read = 0.823272
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.024113
Bank_Level_Parallism_Col = 1.904493
Bank_Level_Parallism_Ready = 1.481915
write_to_read_ratio_blp_rw_average = 0.134638
GrpLevelPara = 1.597592 

BW Util details:
bwutil = 0.047115 
total_CMD = 485922 
util_bw = 22894 
Wasted_Col = 26126 
Wasted_Row = 16224 
Idle = 420678 

BW Util Bottlenecks: 
RCDc_limit = 22452 
RCDWRc_limit = 1041 
WTRc_limit = 4437 
RTWc_limit = 4332 
CCDLc_limit = 5549 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 4148 
RTWc_limit_alone = 3981 

Commands details: 
total_CMD = 485922 
n_nop = 470530 
Read = 10287 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2025 
n_pre = 2009 
n_ref = 0 
n_req = 10581 
total_req = 11447 

Dual Bus Interface Util: 
issued_total_row = 4034 
issued_total_col = 11447 
Row_Bus_Util =  0.008302 
CoL_Bus_Util = 0.023557 
Either_Row_CoL_Bus_Util = 0.031676 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.005782 
queue_avg = 0.260822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.260822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470852 n_act=1955 n_pre=1939 n_ref_event=0 n_req=10443 n_rd=10161 n_rd_L2_A=0 n_write=0 n_wr_bk=1123 bw_util=0.04644
n_activity=103946 dram_eff=0.2171
bk0: 711a 478559i bk1: 680a 479020i bk2: 707a 479364i bk3: 715a 478901i bk4: 744a 477918i bk5: 727a 477961i bk6: 689a 475060i bk7: 700a 474731i bk8: 562a 480794i bk9: 576a 480347i bk10: 550a 480843i bk11: 558a 480944i bk12: 566a 479904i bk13: 554a 479707i bk14: 573a 478567i bk15: 549a 479684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813559
Row_Buffer_Locality_read = 0.826789
Row_Buffer_Locality_write = 0.336879
Bank_Level_Parallism = 2.016653
Bank_Level_Parallism_Col = 1.889091
Bank_Level_Parallism_Ready = 1.403868
write_to_read_ratio_blp_rw_average = 0.128180
GrpLevelPara = 1.586640 

BW Util details:
bwutil = 0.046444 
total_CMD = 485922 
util_bw = 22568 
Wasted_Col = 25038 
Wasted_Row = 15590 
Idle = 422726 

BW Util Bottlenecks: 
RCDc_limit = 21916 
RCDWRc_limit = 799 
WTRc_limit = 3957 
RTWc_limit = 4438 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 4716 
WTRc_limit_alone = 3666 
RTWc_limit_alone = 4038 

Commands details: 
total_CMD = 485922 
n_nop = 470852 
Read = 10161 
Write = 0 
L2_Alloc = 0 
L2_WB = 1123 
n_act = 1955 
n_pre = 1939 
n_ref = 0 
n_req = 10443 
total_req = 11284 

Dual Bus Interface Util: 
issued_total_row = 3894 
issued_total_col = 11284 
Row_Bus_Util =  0.008014 
CoL_Bus_Util = 0.023222 
Either_Row_CoL_Bus_Util = 0.031013 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.007167 
queue_avg = 0.255821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.255821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470443 n_act=2075 n_pre=2059 n_ref_event=0 n_req=10585 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04715
n_activity=106725 dram_eff=0.2147
bk0: 696a 478624i bk1: 697a 478513i bk2: 732a 478803i bk3: 711a 479032i bk4: 752a 476942i bk5: 747a 476558i bk6: 678a 475320i bk7: 742a 474271i bk8: 554a 480074i bk9: 572a 479717i bk10: 589a 480137i bk11: 576a 480308i bk12: 569a 478964i bk13: 564a 479277i bk14: 545a 479535i bk15: 564a 479427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804629
Row_Buffer_Locality_read = 0.819693
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 2.030264
Bank_Level_Parallism_Col = 1.899272
Bank_Level_Parallism_Ready = 1.428337
write_to_read_ratio_blp_rw_average = 0.128621
GrpLevelPara = 1.569453 

BW Util details:
bwutil = 0.047152 
total_CMD = 485922 
util_bw = 22912 
Wasted_Col = 26687 
Wasted_Row = 16598 
Idle = 419725 

BW Util Bottlenecks: 
RCDc_limit = 23138 
RCDWRc_limit = 1105 
WTRc_limit = 4922 
RTWc_limit = 4126 
CCDLc_limit = 5625 
rwq = 0 
CCDLc_limit_alone = 5058 
WTRc_limit_alone = 4617 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 485922 
n_nop = 470443 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2075 
n_pre = 2059 
n_ref = 0 
n_req = 10585 
total_req = 11456 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11456 
Row_Bus_Util =  0.008508 
CoL_Bus_Util = 0.023576 
Either_Row_CoL_Bus_Util = 0.031855 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.007171 
queue_avg = 0.265678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.265678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470880 n_act=1950 n_pre=1934 n_ref_event=0 n_req=10437 n_rd=10162 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.0463
n_activity=105132 dram_eff=0.214
bk0: 683a 478462i bk1: 695a 478156i bk2: 709a 479296i bk3: 728a 479408i bk4: 712a 478407i bk5: 724a 478098i bk6: 711a 475798i bk7: 706a 475104i bk8: 575a 479381i bk9: 543a 480310i bk10: 560a 480784i bk11: 569a 480918i bk12: 561a 480346i bk13: 553a 480098i bk14: 562a 479148i bk15: 571a 479033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814123
Row_Buffer_Locality_read = 0.827790
Row_Buffer_Locality_write = 0.309091
Bank_Level_Parallism = 1.993493
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.458374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046300 
total_CMD = 485922 
util_bw = 22498 
Wasted_Col = 25173 
Wasted_Row = 16057 
Idle = 422194 

BW Util Bottlenecks: 
RCDc_limit = 21642 
RCDWRc_limit = 848 
WTRc_limit = 4399 
RTWc_limit = 3782 
CCDLc_limit = 5183 
rwq = 0 
CCDLc_limit_alone = 4673 
WTRc_limit_alone = 4145 
RTWc_limit_alone = 3526 

Commands details: 
total_CMD = 485922 
n_nop = 470880 
Read = 10162 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 1950 
n_pre = 1934 
n_ref = 0 
n_req = 10437 
total_req = 11249 

Dual Bus Interface Util: 
issued_total_row = 3884 
issued_total_col = 11249 
Row_Bus_Util =  0.007993 
CoL_Bus_Util = 0.023150 
Either_Row_CoL_Bus_Util = 0.030956 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.006050 
queue_avg = 0.216370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.21637
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470310 n_act=2106 n_pre=2090 n_ref_event=4568229571824690154 n_req=10643 n_rd=10347 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04739
n_activity=109532 dram_eff=0.2103
bk0: 715a 477729i bk1: 710a 478022i bk2: 717a 477184i bk3: 716a 478994i bk4: 742a 477716i bk5: 758a 476932i bk6: 743a 474502i bk7: 720a 474567i bk8: 583a 479696i bk9: 549a 480739i bk10: 557a 480675i bk11: 570a 480208i bk12: 560a 479948i bk13: 541a 479984i bk14: 575a 478461i bk15: 591a 478237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803063
Row_Buffer_Locality_read = 0.818885
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.039912
Bank_Level_Parallism_Col = 1.908398
Bank_Level_Parallism_Ready = 1.424761
write_to_read_ratio_blp_rw_average = 0.133909
GrpLevelPara = 1.586588 

BW Util details:
bwutil = 0.047394 
total_CMD = 485922 
util_bw = 23030 
Wasted_Col = 27134 
Wasted_Row = 16775 
Idle = 418983 

BW Util Bottlenecks: 
RCDc_limit = 23044 
RCDWRc_limit = 1155 
WTRc_limit = 5404 
RTWc_limit = 4516 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5204 
WTRc_limit_alone = 4977 
RTWc_limit_alone = 4181 

Commands details: 
total_CMD = 485922 
n_nop = 470310 
Read = 10347 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2106 
n_pre = 2090 
n_ref = 4568229571824690154 
n_req = 10643 
total_req = 11515 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 11515 
Row_Bus_Util =  0.008635 
CoL_Bus_Util = 0.023697 
Either_Row_CoL_Bus_Util = 0.032129 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.006341 
queue_avg = 0.274285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.274285
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470473 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10619 n_rd=10327 n_rd_L2_A=0 n_write=0 n_wr_bk=1152 bw_util=0.04725
n_activity=106759 dram_eff=0.215
bk0: 712a 478773i bk1: 678a 479256i bk2: 720a 478827i bk3: 726a 479034i bk4: 715a 477585i bk5: 748a 477829i bk6: 707a 475013i bk7: 703a 474698i bk8: 603a 479960i bk9: 577a 479578i bk10: 575a 480507i bk11: 572a 480370i bk12: 583a 479251i bk13: 550a 479474i bk14: 586a 478708i bk15: 572a 478333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807609
Row_Buffer_Locality_read = 0.820471
Row_Buffer_Locality_write = 0.352740
Bank_Level_Parallism = 2.021188
Bank_Level_Parallism_Col = 1.883632
Bank_Level_Parallism_Ready = 1.420753
write_to_read_ratio_blp_rw_average = 0.134826
GrpLevelPara = 1.587707 

BW Util details:
bwutil = 0.047246 
total_CMD = 485922 
util_bw = 22958 
Wasted_Col = 26426 
Wasted_Row = 16226 
Idle = 420312 

BW Util Bottlenecks: 
RCDc_limit = 22698 
RCDWRc_limit = 936 
WTRc_limit = 4204 
RTWc_limit = 4629 
CCDLc_limit = 5807 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 3941 
RTWc_limit_alone = 4191 

Commands details: 
total_CMD = 485922 
n_nop = 470473 
Read = 10327 
Write = 0 
L2_Alloc = 0 
L2_WB = 1152 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10619 
total_req = 11479 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11479 
Row_Bus_Util =  0.008425 
CoL_Bus_Util = 0.023623 
Either_Row_CoL_Bus_Util = 0.031793 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.008026 
queue_avg = 0.252388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.252388
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470451 n_act=2075 n_pre=2059 n_ref_event=0 n_req=10567 n_rd=10263 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.04718
n_activity=105842 dram_eff=0.2166
bk0: 678a 479294i bk1: 695a 478527i bk2: 712a 479340i bk3: 720a 478239i bk4: 759a 476381i bk5: 725a 477415i bk6: 695a 476064i bk7: 710a 474991i bk8: 589a 478452i bk9: 568a 479496i bk10: 558a 480166i bk11: 588a 479621i bk12: 560a 479773i bk13: 579a 478876i bk14: 559a 479678i bk15: 568a 478768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804486
Row_Buffer_Locality_read = 0.818377
Row_Buffer_Locality_write = 0.335526
Bank_Level_Parallism = 2.071363
Bank_Level_Parallism_Col = 1.911202
Bank_Level_Parallism_Ready = 1.483283
write_to_read_ratio_blp_rw_average = 0.125568
GrpLevelPara = 1.605630 

BW Util details:
bwutil = 0.047176 
total_CMD = 485922 
util_bw = 22924 
Wasted_Col = 26147 
Wasted_Row = 15979 
Idle = 420872 

BW Util Bottlenecks: 
RCDc_limit = 22770 
RCDWRc_limit = 1053 
WTRc_limit = 5387 
RTWc_limit = 3932 
CCDLc_limit = 5745 
rwq = 0 
CCDLc_limit_alone = 4972 
WTRc_limit_alone = 4915 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 485922 
n_nop = 470451 
Read = 10263 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 2075 
n_pre = 2059 
n_ref = 0 
n_req = 10567 
total_req = 11462 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11462 
Row_Bus_Util =  0.008508 
CoL_Bus_Util = 0.023588 
Either_Row_CoL_Bus_Util = 0.031838 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.008080 
queue_avg = 0.242376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.242376
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470516 n_act=2093 n_pre=2077 n_ref_event=0 n_req=10506 n_rd=10221 n_rd_L2_A=0 n_write=0 n_wr_bk=1126 bw_util=0.0467
n_activity=105895 dram_eff=0.2143
bk0: 692a 477696i bk1: 701a 478320i bk2: 726a 479163i bk3: 725a 479516i bk4: 710a 477441i bk5: 724a 477577i bk6: 691a 475844i bk7: 704a 474898i bk8: 567a 478320i bk9: 585a 478786i bk10: 562a 479828i bk11: 578a 480044i bk12: 564a 478844i bk13: 552a 479223i bk14: 573a 479061i bk15: 567a 478900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802018
Row_Buffer_Locality_read = 0.816065
Row_Buffer_Locality_write = 0.298246
Bank_Level_Parallism = 2.094970
Bank_Level_Parallism_Col = 1.951948
Bank_Level_Parallism_Ready = 1.454776
write_to_read_ratio_blp_rw_average = 0.121188
GrpLevelPara = 1.591766 

BW Util details:
bwutil = 0.046703 
total_CMD = 485922 
util_bw = 22694 
Wasted_Col = 26122 
Wasted_Row = 16429 
Idle = 420677 

BW Util Bottlenecks: 
RCDc_limit = 22794 
RCDWRc_limit = 982 
WTRc_limit = 5192 
RTWc_limit = 3580 
CCDLc_limit = 5600 
rwq = 0 
CCDLc_limit_alone = 4953 
WTRc_limit_alone = 4784 
RTWc_limit_alone = 3341 

Commands details: 
total_CMD = 485922 
n_nop = 470516 
Read = 10221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1126 
n_act = 2093 
n_pre = 2077 
n_ref = 0 
n_req = 10506 
total_req = 11347 

Dual Bus Interface Util: 
issued_total_row = 4170 
issued_total_col = 11347 
Row_Bus_Util =  0.008582 
CoL_Bus_Util = 0.023351 
Either_Row_CoL_Bus_Util = 0.031705 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.007205 
queue_avg = 0.287326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.287326
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470528 n_act=2053 n_pre=2037 n_ref_event=0 n_req=10514 n_rd=10208 n_rd_L2_A=0 n_write=0 n_wr_bk=1210 bw_util=0.047
n_activity=105636 dram_eff=0.2162
bk0: 683a 479112i bk1: 704a 478024i bk2: 731a 477765i bk3: 738a 479067i bk4: 734a 477286i bk5: 727a 477057i bk6: 684a 475001i bk7: 676a 474987i bk8: 551a 480157i bk9: 592a 479111i bk10: 574a 479895i bk11: 548a 480456i bk12: 571a 479735i bk13: 550a 479754i bk14: 558a 479029i bk15: 587a 477899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805783
Row_Buffer_Locality_read = 0.819651
Row_Buffer_Locality_write = 0.343137
Bank_Level_Parallism = 2.093937
Bank_Level_Parallism_Col = 1.959445
Bank_Level_Parallism_Ready = 1.484959
write_to_read_ratio_blp_rw_average = 0.130418
GrpLevelPara = 1.613646 

BW Util details:
bwutil = 0.046995 
total_CMD = 485922 
util_bw = 22836 
Wasted_Col = 25806 
Wasted_Row = 16192 
Idle = 421088 

BW Util Bottlenecks: 
RCDc_limit = 22185 
RCDWRc_limit = 931 
WTRc_limit = 5078 
RTWc_limit = 4075 
CCDLc_limit = 5558 
rwq = 0 
CCDLc_limit_alone = 4919 
WTRc_limit_alone = 4713 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 485922 
n_nop = 470528 
Read = 10208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1210 
n_act = 2053 
n_pre = 2037 
n_ref = 0 
n_req = 10514 
total_req = 11418 

Dual Bus Interface Util: 
issued_total_row = 4090 
issued_total_col = 11418 
Row_Bus_Util =  0.008417 
CoL_Bus_Util = 0.023498 
Either_Row_CoL_Bus_Util = 0.031680 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.007405 
queue_avg = 0.289820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.28982
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=485922 n_nop=470224 n_act=2107 n_pre=2091 n_ref_event=0 n_req=10741 n_rd=10431 n_rd_L2_A=0 n_write=0 n_wr_bk=1221 bw_util=0.04796
n_activity=105240 dram_eff=0.2214
bk0: 696a 478320i bk1: 717a 477079i bk2: 747a 477638i bk3: 711a 479269i bk4: 736a 477104i bk5: 746a 476659i bk6: 713a 474945i bk7: 700a 474917i bk8: 607a 478482i bk9: 582a 478054i bk10: 594a 478964i bk11: 580a 479612i bk12: 568a 478461i bk13: 570a 479742i bk14: 594a 478262i bk15: 570a 478504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804767
Row_Buffer_Locality_read = 0.819672
Row_Buffer_Locality_write = 0.303226
Bank_Level_Parallism = 2.227134
Bank_Level_Parallism_Col = 2.110319
Bank_Level_Parallism_Ready = 1.591184
write_to_read_ratio_blp_rw_average = 0.133487
GrpLevelPara = 1.660694 

BW Util details:
bwutil = 0.047958 
total_CMD = 485922 
util_bw = 23304 
Wasted_Col = 25629 
Wasted_Row = 16043 
Idle = 420946 

BW Util Bottlenecks: 
RCDc_limit = 22239 
RCDWRc_limit = 1065 
WTRc_limit = 5271 
RTWc_limit = 4501 
CCDLc_limit = 5803 
rwq = 0 
CCDLc_limit_alone = 4977 
WTRc_limit_alone = 4815 
RTWc_limit_alone = 4131 

Commands details: 
total_CMD = 485922 
n_nop = 470224 
Read = 10431 
Write = 0 
L2_Alloc = 0 
L2_WB = 1221 
n_act = 2107 
n_pre = 2091 
n_ref = 0 
n_req = 10741 
total_req = 11652 

Dual Bus Interface Util: 
issued_total_row = 4198 
issued_total_col = 11652 
Row_Bus_Util =  0.008639 
CoL_Bus_Util = 0.023979 
Either_Row_CoL_Bus_Util = 0.032306 
Issued_on_Two_Bus_Simul_Util = 0.000313 
issued_two_Eff = 0.009683 
queue_avg = 0.321790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.32179

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69417, Miss = 10368, Miss_rate = 0.149, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61456, Miss = 5448, Miss_rate = 0.089, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[2]: Access = 61386, Miss = 5351, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 61137, Miss = 5385, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 61379, Miss = 5430, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 61426, Miss = 5580, Miss_rate = 0.091, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61197, Miss = 5351, Miss_rate = 0.087, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 61097, Miss = 5315, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 61790, Miss = 5399, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 62074, Miss = 5552, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 61846, Miss = 5342, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 61705, Miss = 5379, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 62057, Miss = 5563, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 61840, Miss = 5585, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 62105, Miss = 5559, Miss_rate = 0.090, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 62153, Miss = 5455, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 61060, Miss = 5415, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 61148, Miss = 5514, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60924, Miss = 5343, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 61048, Miss = 5523, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 60659, Miss = 5404, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 61540, Miss = 5414, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 61284, Miss = 5605, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61523, Miss = 5482, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1483251
L2_total_cache_misses = 135762
L2_total_cache_miss_rate = 0.0915
L2_total_cache_pending_hits = 379
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1064262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78767
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11085
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1483251
icnt_total_pkts_simt_to_mem=1482985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.15396
	minimum = 5
	maximum = 19
Network latency average = 6.15396
	minimum = 5
	maximum = 19
Slowest packet = 2964412
Flit latency average = 6.15396
	minimum = 5
	maximum = 19
Slowest flit = 2964412
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0665361
	minimum = 0.0512508 (at node 22)
	maximum = 0.109823 (at node 7)
Accepted packet rate average = 0.0665361
	minimum = 0.0512508 (at node 22)
	maximum = 0.109823 (at node 7)
Injected flit rate average = 0.0665361
	minimum = 0.0512508 (at node 22)
	maximum = 0.109823 (at node 7)
Accepted flit rate average= 0.0665361
	minimum = 0.0512508 (at node 22)
	maximum = 0.109823 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 46.2604 (18 samples)
	minimum = 5 (18 samples)
	maximum = 272.667 (18 samples)
Network latency average = 28.6011 (18 samples)
	minimum = 5 (18 samples)
	maximum = 170.889 (18 samples)
Flit latency average = 28.6011 (18 samples)
	minimum = 5 (18 samples)
	maximum = 170.889 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.14134 (18 samples)
	minimum = 0.100817 (18 samples)
	maximum = 0.337598 (18 samples)
Accepted packet rate average = 0.14134 (18 samples)
	minimum = 0.100817 (18 samples)
	maximum = 0.337883 (18 samples)
Injected flit rate average = 0.14134 (18 samples)
	minimum = 0.100817 (18 samples)
	maximum = 0.337598 (18 samples)
Accepted flit rate average = 0.14134 (18 samples)
	minimum = 0.100817 (18 samples)
	maximum = 0.337883 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 275770 (inst/sec)
gpgpu_simulation_rate = 2629 (cycle/sec)
gpgpu_silicon_slowdown = 318372x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c462550..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2767
gpu_sim_insn = 1245357
gpu_ipc =     450.0748
gpu_tot_sim_cycle = 273564
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =     108.3832
gpu_tot_issued_cta = 2432
gpu_occupancy = 76.5753% 
gpu_tot_occupancy = 67.2339% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7517
partiton_level_parallism_total  =       5.4286
partiton_level_parallism_util =       3.4725
partiton_level_parallism_util_total  =       7.0074
L2_BW  =      20.1340 GB/Sec
L2_BW_total  =     145.4252 GB/Sec
gpu_total_sim_rate=282378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223769
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2712, 2505, 2711, 2761, 2515, 2469, 2714, 2695, 2711, 2852, 2644, 2711, 2624, 2819, 2285, 2842, 3085, 2907, 2976, 2661, 2802, 3098, 2637, 2989, 2761, 2793, 2733, 2556, 2687, 2732, 2868, 2624, 2962, 3046, 2411, 3003, 2632, 2463, 2875, 2772, 2566, 2713, 2920, 2663, 2985, 2736, 2459, 2831, 2414, 2578, 2862, 2661, 2485, 2305, 2833, 2443, 2302, 2376, 2762, 2560, 2882, 2550, 2881, 2584, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1125858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1820944	W0_Idle:1102832	W0_Scoreboard:7981689	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:447435	WS1:445976	WS2:447240	WS3:450037	
dual_issue_nums: WS0:62466	WS1:61951	WS2:61913	WS3:61897	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 378 
max_icnt2sh_latency = 699 
averagemflatency = 432 
avg_icnt2mem_latency = 211 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 88 
mrq_lat_table:88435 	6372 	4962 	5937 	13112 	5288 	2079 	484 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	455255 	461725 	557755 	10260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	169048 	147131 	73820 	87461 	132179 	268754 	602677 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	292755 	253124 	166521 	180091 	220510 	223783 	141714 	6497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	126 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        50        52        54        50        40        42        57        60        55        53        52        51 
dram[1]:        47        57        49        56        55        55        51        51        39        38        62        62        52        49        56        54 
dram[2]:        52        51        51        53        54        54        54        46        39        47        56        57        54        54        42        45 
dram[3]:        56        49        51        53        54        57        53        53        39        37        54        57        52        52        53        41 
dram[4]:        49        51        50        49        51        59        51        51        38        37        60        46        52        51        46        56 
dram[5]:        52        50        52        53        57        60        51        48        38        37        57        60        59        55        52        46 
dram[6]:        50        50        46        54        50        59        48        52        37        36        59        61        54        53        50        44 
dram[7]:        52        49        51        50        53        53        51        53        41        39        51        58        56        52        42        56 
dram[8]:        57        54        58        55        58        60        55        50        41        37        61        58        52        52        48        56 
dram[9]:        48        55        52        54        58        54        53        52        41        41        54        57        59        53        55        51 
dram[10]:        46        51        53        55        53        58        47        52        48        38        62        60        56        54        49        48 
dram[11]:        52        47        55        54        61        54        51        47        36        36        57        58        53        54        53        49 
maximum service time to same row:
dram[0]:      9923      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.068965  5.244604  5.951613  6.636364  5.960318  5.125828  4.309392  4.419162  4.917356  5.224138  5.840000  5.280702  5.180953  5.127273  4.746032  4.791667 
dram[1]:  5.238461  4.993243  6.224138  6.902913  6.032258  5.262069  4.662420  4.490683  5.361905  5.070796  5.813725  5.752475  4.838983  5.217391  4.746032  4.404580 
dram[2]:  5.028169  5.424460  6.324786  6.090164  5.500000  5.569343  4.293785  4.196532  5.372727  6.376344  5.342857  5.320755  5.097345  5.187500  5.121739  4.908333 
dram[3]:  5.576923  5.500000  6.563636  6.126050  5.510638  5.701492  4.321638  4.143646  6.288889  5.762376  5.653061  5.978724  5.305555  4.689075  4.859504  5.394231 
dram[4]:  5.427481  5.712000  7.182693  6.558558  5.302013  4.863354  4.309524  4.061224  5.166667  4.833333  5.431193  5.676471  4.519685  4.702479  4.666667  5.000000 
dram[5]:  5.280303  4.972028  6.766355  6.651786  6.073771  5.263889  4.590362  3.989418  5.087719  6.111111  5.610000  6.551724  5.707071  5.683673  5.017391  4.733871 
dram[6]:  5.119718  5.466166  5.787402  6.469027  5.344828  4.895061  3.911765  4.112299  5.267857  5.821053  5.843750  5.405660  5.442307  5.112150  4.573643  4.537313 
dram[7]:  5.724410  5.815126  6.530973  6.844037  5.398551  5.604317  4.223464  3.984127  6.009804  5.214286  5.311927  5.415094  4.766129  4.351562  4.600000  4.932773 
dram[8]:  6.070176  5.345865  6.886793  5.537313  4.666667  5.641791  4.325582  4.280899  4.942149  4.905983  5.554455  5.324324  5.099099  4.578125  5.324074  4.519380 
dram[9]:  4.958042  5.248175  6.370690  7.297029  5.124138  5.944882  4.247127  4.194445  4.381680  4.774194  5.183486  5.586538  4.838983  4.401575  4.875000  4.701613 
dram[10]:  5.507936  5.496183  5.821705  6.990741  5.324138  5.335664  4.111732  4.148571  5.504951  4.687500  5.342593  5.851064  5.263637  5.441176  4.658536  4.342857 
dram[11]:  5.274074  4.906667  6.071429  7.642105  5.187920  5.200000  4.532545  4.851613  5.000000  4.454545  5.076271  5.261261  4.729508  5.433962  4.563910  4.725806 
average row locality = 126729/24420 = 5.189558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       694       716       722       714       721       742       724       688       586       596       580       597       540       559       582       559 
dram[1]:       667       725       706       698       719       730       690       677       558       565       588       578       565       594       581       563 
dram[2]:       701       736       723       724       705       730       712       679       584       585       558       560       571       575       571       573 
dram[3]:       711       680       707       715       744       727       689       700       562       576       550       558       566       554       573       549 
dram[4]:       696       697       732       711       752       747       678       742       554       572       589       576       569       564       545       564 
dram[5]:       683       695       709       729       712       724       711       707       575       543       560       569       561       553       562       571 
dram[6]:       715       710       717       716       742       758       743       720       583       549       557       570       560       541       575       591 
dram[7]:       712       678       720       726       715       748       707       703       603       577       575       572       583       550       586       572 
dram[8]:       678       695       712       720       759       725       696       710       589       569       558       588       560       579       559       568 
dram[9]:       692       701       726       725       710       724       691       704       567       585       562       578       564       552       573       567 
dram[10]:       683       705       731       738       734       727       684       676       551       592       574       548       571       550       558       587 
dram[11]:       696       717       747       711       736       746       713       700       607       582       594       580       568       571       594       570 
total dram reads = 123225
bank skew: 759/540 = 1.41
chip skew: 10432/10161 = 1.03
number of total write accesses:
dram[0]:        39        51        64        62       119       125       223       198        30        40        16        20        16        19        64        64 
dram[1]:        55        56        59        52       113       130       165       184        20        32        20        12        21        24        68        54 
dram[2]:        50        71        66        76       127       130       190       185        28        32        12        16        20        24        70        63 
dram[3]:        56        52        60        56       132       146       200       198        16        24        16        16        28        16        59        48 
dram[4]:        60        66        60        62       148       139       184       213        16        32        12        12        20        20        60        64 
dram[5]:        56        64        60        63       116       132       200       185        20        28         4         4        16        16        59        64 
dram[6]:        48        68        70        60       132       136       218       193        28        16        16        12        24        21        60        66 
dram[7]:        60        53        72        76       120       124       192       195        40        28        16         8        32        28        48        60 
dram[8]:        56        63        69        88       150       124       192       204        36        20        12        12        21        28        64        60 
dram[9]:        68        70        52        48       131       121       191       200        28        28        12        12        28        25        48        64 
dram[10]:        44        60        76        67       151       144       206       197        20        32        12         8        30        20        60        83 
dram[11]:        63        72        72        58       146       134       208       207        32        24        20        16        36        20        52        61 
total dram writes = 13829
bank skew: 223/4 = 55.75
chip skew: 1221/1065 = 1.15
average mf latency per bank:
dram[0]:       3581      3272      3077      3086      2845      2678      2517      2584     10272      5070      9740      8823      9977      9096      3375      3263
dram[1]:       3555      3436      3122      3272      2797      2858      2740      2728      5734      5649      9418      9427      9247      9089      3294      3441
dram[2]:       3368      3228      2997      3017      2780      2658      2534      2753      5355      5328      9639      9903      8884      9204      3220      3273
dram[3]:       3348      3473      3151      3030      2728      2727      2660      2592      5719      5361      9974      9749      9228      9682      3311      3444
dram[4]:       3426      3634      3116      3374      2720      2932      2646      2668      5782      6085      9760     10921      9412     10462      3426      3667
dram[5]:       3357      3474      3053      3159      2788      2824      2556      2636      5445      6054     10093     10662      9529     10134      3303      3476
dram[6]:       3978      3124      3436      2828      3092      2498      2747      2339      6200      5426     11937      9120     11099      8884      3943      2947
dram[7]:       3702      3508      3238      3004      3138      2731      3016      2624      5850      5483     11285     10400     10041      9818      3738      3399
dram[8]:       3298      3257      2979      2881      2450      2751      2516      2408      5047      5519      9923      9320      8467      8114      3293      3274
dram[9]:       3415      3116      3174      3014      2894      2719      2750      2462      5705      5102     10544      9388      8875      8389      3545      3144
dram[10]:       3720      3414      3150      3078      2776      2842      2589      2788      6085      5450     10581     10823      9010      9470      3572      3251
dram[11]:       3407      3286      2908      3141      2801      2707      2583      2546      5323      5515      9797      9903      8642      9003      3316      3352
maximum mf latency per bank:
dram[0]:       1132      1055      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1076      1100       982
dram[1]:       1022      1157       989      1150       988      1117      1090      1091      1043      1160      1046      1114      1065      1074       993      1106
dram[2]:       1142      1029      1020       986      1098      1039      1089      1078      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       983      1023       977      1096      1036      1058       982      1062       954
dram[4]:        952      1265      1024      1298       962      1234      1012      1303      1005      1242       997      1185       960      1189       979      1213
dram[5]:        988      1146       946      1133       961      1138      1000      1116       952      1123       955      1139      1019      1120       983      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1036      1224       994      1296      1066      1279      1020      1245      1003      1251      1012      1263      1010      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       936      1048
dram[9]:       1138       937      1170       970      1168       887      1219      1159      1190       920      1212       949      1168       901      1229       993
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1103      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475461 n_act=2035 n_pre=2019 n_ref_event=94369279462048 n_req=10612 n_rd=10320 n_rd_L2_A=0 n_write=0 n_wr_bk=1150 bw_util=0.04673
n_activity=104713 dram_eff=0.2191
bk0: 694a 483927i bk1: 716a 482893i bk2: 722a 482763i bk3: 714a 484056i bk4: 721a 483284i bk5: 742a 482251i bk6: 724a 479329i bk7: 688a 479740i bk8: 586a 483739i bk9: 596a 484049i bk10: 580a 485028i bk11: 597a 484734i bk12: 540a 484760i bk13: 559a 484332i bk14: 582a 483144i bk15: 559a 483517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809084
Row_Buffer_Locality_read = 0.822481
Row_Buffer_Locality_write = 0.335616
Bank_Level_Parallism = 2.149515
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.514525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046732 
total_CMD = 490886 
util_bw = 22940 
Wasted_Col = 25369 
Wasted_Row = 15980 
Idle = 426597 

BW Util Bottlenecks: 
RCDc_limit = 22095 
RCDWRc_limit = 962 
WTRc_limit = 5265 
RTWc_limit = 4296 
CCDLc_limit = 5595 
rwq = 0 
CCDLc_limit_alone = 4851 
WTRc_limit_alone = 4883 
RTWc_limit_alone = 3934 

Commands details: 
total_CMD = 490886 
n_nop = 475461 
Read = 10320 
Write = 0 
L2_Alloc = 0 
L2_WB = 1150 
n_act = 2035 
n_pre = 2019 
n_ref = 94369279462048 
n_req = 10612 
total_req = 11470 

Dual Bus Interface Util: 
issued_total_row = 4054 
issued_total_col = 11470 
Row_Bus_Util =  0.008259 
CoL_Bus_Util = 0.023366 
Either_Row_CoL_Bus_Util = 0.031423 
Issued_on_Two_Bus_Simul_Util = 0.000202 
issued_two_Eff = 0.006418 
queue_avg = 0.325646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.325646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475728 n_act=2004 n_pre=1988 n_ref_event=94369280321680 n_req=10475 n_rd=10204 n_rd_L2_A=0 n_write=0 n_wr_bk=1065 bw_util=0.04591
n_activity=104085 dram_eff=0.2165
bk0: 667a 483530i bk1: 725a 482888i bk2: 706a 483488i bk3: 698a 484722i bk4: 719a 483297i bk5: 730a 482451i bk6: 690a 481137i bk7: 677a 480669i bk8: 558a 484882i bk9: 565a 484376i bk10: 588a 485042i bk11: 578a 485276i bk12: 565a 484338i bk13: 594a 484643i bk14: 581a 483515i bk15: 563a 483421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809547
Row_Buffer_Locality_read = 0.821737
Row_Buffer_Locality_write = 0.350554
Bank_Level_Parallism = 2.077507
Bank_Level_Parallism_Col = 1.936104
Bank_Level_Parallism_Ready = 1.458869
write_to_read_ratio_blp_rw_average = 0.128029
GrpLevelPara = 1.619431 

BW Util details:
bwutil = 0.045913 
total_CMD = 490886 
util_bw = 22538 
Wasted_Col = 25159 
Wasted_Row = 15672 
Idle = 427517 

BW Util Bottlenecks: 
RCDc_limit = 22027 
RCDWRc_limit = 785 
WTRc_limit = 4349 
RTWc_limit = 4439 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 4848 
WTRc_limit_alone = 4020 
RTWc_limit_alone = 4043 

Commands details: 
total_CMD = 490886 
n_nop = 475728 
Read = 10204 
Write = 0 
L2_Alloc = 0 
L2_WB = 1065 
n_act = 2004 
n_pre = 1988 
n_ref = 94369280321680 
n_req = 10475 
total_req = 11269 

Dual Bus Interface Util: 
issued_total_row = 3992 
issued_total_col = 11269 
Row_Bus_Util =  0.008132 
CoL_Bus_Util = 0.022956 
Either_Row_CoL_Bus_Util = 0.030879 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.006795 
queue_avg = 0.259211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.259211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475494 n_act=2025 n_pre=2009 n_ref_event=0 n_req=10581 n_rd=10287 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.04664
n_activity=105735 dram_eff=0.2165
bk0: 701a 483016i bk1: 736a 483145i bk2: 723a 484074i bk3: 724a 483152i bk4: 705a 483295i bk5: 730a 482632i bk6: 712a 479886i bk7: 679a 480313i bk8: 584a 483914i bk9: 585a 484800i bk10: 558a 485431i bk11: 560a 485017i bk12: 571a 484856i bk13: 575a 484806i bk14: 571a 484580i bk15: 573a 484197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809564
Row_Buffer_Locality_read = 0.823272
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.024113
Bank_Level_Parallism_Col = 1.904493
Bank_Level_Parallism_Ready = 1.481915
write_to_read_ratio_blp_rw_average = 0.134638
GrpLevelPara = 1.597592 

BW Util details:
bwutil = 0.046638 
total_CMD = 490886 
util_bw = 22894 
Wasted_Col = 26126 
Wasted_Row = 16224 
Idle = 425642 

BW Util Bottlenecks: 
RCDc_limit = 22452 
RCDWRc_limit = 1041 
WTRc_limit = 4437 
RTWc_limit = 4332 
CCDLc_limit = 5549 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 4148 
RTWc_limit_alone = 3981 

Commands details: 
total_CMD = 490886 
n_nop = 475494 
Read = 10287 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2025 
n_pre = 2009 
n_ref = 0 
n_req = 10581 
total_req = 11447 

Dual Bus Interface Util: 
issued_total_row = 4034 
issued_total_col = 11447 
Row_Bus_Util =  0.008218 
CoL_Bus_Util = 0.023319 
Either_Row_CoL_Bus_Util = 0.031356 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.005782 
queue_avg = 0.258184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.258184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475816 n_act=1955 n_pre=1939 n_ref_event=0 n_req=10443 n_rd=10161 n_rd_L2_A=0 n_write=0 n_wr_bk=1123 bw_util=0.04597
n_activity=103946 dram_eff=0.2171
bk0: 711a 483523i bk1: 680a 483984i bk2: 707a 484328i bk3: 715a 483865i bk4: 744a 482882i bk5: 727a 482925i bk6: 689a 480024i bk7: 700a 479695i bk8: 562a 485758i bk9: 576a 485311i bk10: 550a 485807i bk11: 558a 485908i bk12: 566a 484868i bk13: 554a 484671i bk14: 573a 483531i bk15: 549a 484648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813559
Row_Buffer_Locality_read = 0.826789
Row_Buffer_Locality_write = 0.336879
Bank_Level_Parallism = 2.016653
Bank_Level_Parallism_Col = 1.889091
Bank_Level_Parallism_Ready = 1.403868
write_to_read_ratio_blp_rw_average = 0.128180
GrpLevelPara = 1.586640 

BW Util details:
bwutil = 0.045974 
total_CMD = 490886 
util_bw = 22568 
Wasted_Col = 25038 
Wasted_Row = 15590 
Idle = 427690 

BW Util Bottlenecks: 
RCDc_limit = 21916 
RCDWRc_limit = 799 
WTRc_limit = 3957 
RTWc_limit = 4438 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 4716 
WTRc_limit_alone = 3666 
RTWc_limit_alone = 4038 

Commands details: 
total_CMD = 490886 
n_nop = 475816 
Read = 10161 
Write = 0 
L2_Alloc = 0 
L2_WB = 1123 
n_act = 1955 
n_pre = 1939 
n_ref = 0 
n_req = 10443 
total_req = 11284 

Dual Bus Interface Util: 
issued_total_row = 3894 
issued_total_col = 11284 
Row_Bus_Util =  0.007933 
CoL_Bus_Util = 0.022987 
Either_Row_CoL_Bus_Util = 0.030700 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.007167 
queue_avg = 0.253234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.253234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475407 n_act=2075 n_pre=2059 n_ref_event=0 n_req=10585 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04667
n_activity=106725 dram_eff=0.2147
bk0: 696a 483588i bk1: 697a 483477i bk2: 732a 483767i bk3: 711a 483996i bk4: 752a 481906i bk5: 747a 481522i bk6: 678a 480284i bk7: 742a 479235i bk8: 554a 485038i bk9: 572a 484681i bk10: 589a 485101i bk11: 576a 485272i bk12: 569a 483928i bk13: 564a 484241i bk14: 545a 484499i bk15: 564a 484391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804629
Row_Buffer_Locality_read = 0.819693
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 2.030264
Bank_Level_Parallism_Col = 1.899272
Bank_Level_Parallism_Ready = 1.428337
write_to_read_ratio_blp_rw_average = 0.128621
GrpLevelPara = 1.569453 

BW Util details:
bwutil = 0.046675 
total_CMD = 490886 
util_bw = 22912 
Wasted_Col = 26687 
Wasted_Row = 16598 
Idle = 424689 

BW Util Bottlenecks: 
RCDc_limit = 23138 
RCDWRc_limit = 1105 
WTRc_limit = 4922 
RTWc_limit = 4126 
CCDLc_limit = 5625 
rwq = 0 
CCDLc_limit_alone = 5058 
WTRc_limit_alone = 4617 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 490886 
n_nop = 475407 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2075 
n_pre = 2059 
n_ref = 0 
n_req = 10585 
total_req = 11456 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11456 
Row_Bus_Util =  0.008422 
CoL_Bus_Util = 0.023337 
Either_Row_CoL_Bus_Util = 0.031533 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.007171 
queue_avg = 0.262992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.262992
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475838 n_act=1952 n_pre=1936 n_ref_event=0 n_req=10439 n_rd=10164 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04584
n_activity=105268 dram_eff=0.2138
bk0: 683a 483426i bk1: 695a 483120i bk2: 709a 484261i bk3: 729a 484340i bk4: 712a 483370i bk5: 724a 483062i bk6: 711a 480763i bk7: 707a 480036i bk8: 575a 484344i bk9: 543a 485273i bk10: 560a 485747i bk11: 569a 485882i bk12: 561a 485310i bk13: 553a 485062i bk14: 562a 484112i bk15: 571a 483997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813967
Row_Buffer_Locality_read = 0.827627
Row_Buffer_Locality_write = 0.309091
Bank_Level_Parallism = 1.992411
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.458293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045840 
total_CMD = 490886 
util_bw = 22502 
Wasted_Col = 25205 
Wasted_Row = 16089 
Idle = 427090 

BW Util Bottlenecks: 
RCDc_limit = 21674 
RCDWRc_limit = 848 
WTRc_limit = 4399 
RTWc_limit = 3782 
CCDLc_limit = 5183 
rwq = 0 
CCDLc_limit_alone = 4673 
WTRc_limit_alone = 4145 
RTWc_limit_alone = 3526 

Commands details: 
total_CMD = 490886 
n_nop = 475838 
Read = 10164 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 1952 
n_pre = 1936 
n_ref = 0 
n_req = 10439 
total_req = 11251 

Dual Bus Interface Util: 
issued_total_row = 3888 
issued_total_col = 11251 
Row_Bus_Util =  0.007920 
CoL_Bus_Util = 0.022920 
Either_Row_CoL_Bus_Util = 0.030655 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.006047 
queue_avg = 0.214182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.214182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475274 n_act=2106 n_pre=2090 n_ref_event=4568229571824690154 n_req=10643 n_rd=10347 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04692
n_activity=109532 dram_eff=0.2103
bk0: 715a 482693i bk1: 710a 482986i bk2: 717a 482148i bk3: 716a 483958i bk4: 742a 482680i bk5: 758a 481896i bk6: 743a 479466i bk7: 720a 479531i bk8: 583a 484660i bk9: 549a 485703i bk10: 557a 485639i bk11: 570a 485172i bk12: 560a 484912i bk13: 541a 484948i bk14: 575a 483425i bk15: 591a 483201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803063
Row_Buffer_Locality_read = 0.818885
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.039912
Bank_Level_Parallism_Col = 1.908398
Bank_Level_Parallism_Ready = 1.424761
write_to_read_ratio_blp_rw_average = 0.133909
GrpLevelPara = 1.586588 

BW Util details:
bwutil = 0.046915 
total_CMD = 490886 
util_bw = 23030 
Wasted_Col = 27134 
Wasted_Row = 16775 
Idle = 423947 

BW Util Bottlenecks: 
RCDc_limit = 23044 
RCDWRc_limit = 1155 
WTRc_limit = 5404 
RTWc_limit = 4516 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5204 
WTRc_limit_alone = 4977 
RTWc_limit_alone = 4181 

Commands details: 
total_CMD = 490886 
n_nop = 475274 
Read = 10347 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2106 
n_pre = 2090 
n_ref = 4568229571824690154 
n_req = 10643 
total_req = 11515 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 11515 
Row_Bus_Util =  0.008548 
CoL_Bus_Util = 0.023458 
Either_Row_CoL_Bus_Util = 0.031804 
Issued_on_Two_Bus_Simul_Util = 0.000202 
issued_two_Eff = 0.006341 
queue_avg = 0.271511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.271511
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475437 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10619 n_rd=10327 n_rd_L2_A=0 n_write=0 n_wr_bk=1152 bw_util=0.04677
n_activity=106759 dram_eff=0.215
bk0: 712a 483737i bk1: 678a 484220i bk2: 720a 483791i bk3: 726a 483998i bk4: 715a 482549i bk5: 748a 482793i bk6: 707a 479977i bk7: 703a 479662i bk8: 603a 484924i bk9: 577a 484542i bk10: 575a 485471i bk11: 572a 485334i bk12: 583a 484215i bk13: 550a 484438i bk14: 586a 483672i bk15: 572a 483297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807609
Row_Buffer_Locality_read = 0.820471
Row_Buffer_Locality_write = 0.352740
Bank_Level_Parallism = 2.021188
Bank_Level_Parallism_Col = 1.883632
Bank_Level_Parallism_Ready = 1.420753
write_to_read_ratio_blp_rw_average = 0.134826
GrpLevelPara = 1.587707 

BW Util details:
bwutil = 0.046768 
total_CMD = 490886 
util_bw = 22958 
Wasted_Col = 26426 
Wasted_Row = 16226 
Idle = 425276 

BW Util Bottlenecks: 
RCDc_limit = 22698 
RCDWRc_limit = 936 
WTRc_limit = 4204 
RTWc_limit = 4629 
CCDLc_limit = 5807 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 3941 
RTWc_limit_alone = 4191 

Commands details: 
total_CMD = 490886 
n_nop = 475437 
Read = 10327 
Write = 0 
L2_Alloc = 0 
L2_WB = 1152 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10619 
total_req = 11479 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11479 
Row_Bus_Util =  0.008340 
CoL_Bus_Util = 0.023384 
Either_Row_CoL_Bus_Util = 0.031472 
Issued_on_Two_Bus_Simul_Util = 0.000253 
issued_two_Eff = 0.008026 
queue_avg = 0.249836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.249836
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475409 n_act=2077 n_pre=2061 n_ref_event=0 n_req=10569 n_rd=10265 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.04671
n_activity=105978 dram_eff=0.2163
bk0: 678a 484258i bk1: 695a 483491i bk2: 712a 484304i bk3: 720a 483203i bk4: 759a 481346i bk5: 725a 482380i bk6: 696a 480996i bk7: 710a 479954i bk8: 589a 483416i bk9: 569a 484427i bk10: 558a 485129i bk11: 588a 484584i bk12: 560a 484737i bk13: 579a 483840i bk14: 559a 484642i bk15: 568a 483732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804333
Row_Buffer_Locality_read = 0.818217
Row_Buffer_Locality_write = 0.335526
Bank_Level_Parallism = 2.070225
Bank_Level_Parallism_Col = 1.910546
Bank_Level_Parallism_Ready = 1.483199
write_to_read_ratio_blp_rw_average = 0.125478
GrpLevelPara = 1.605195 

BW Util details:
bwutil = 0.046707 
total_CMD = 490886 
util_bw = 22928 
Wasted_Col = 26179 
Wasted_Row = 16011 
Idle = 425768 

BW Util Bottlenecks: 
RCDc_limit = 22802 
RCDWRc_limit = 1053 
WTRc_limit = 5387 
RTWc_limit = 3932 
CCDLc_limit = 5745 
rwq = 0 
CCDLc_limit_alone = 4972 
WTRc_limit_alone = 4915 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 490886 
n_nop = 475409 
Read = 10265 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 2077 
n_pre = 2061 
n_ref = 0 
n_req = 10569 
total_req = 11464 

Dual Bus Interface Util: 
issued_total_row = 4138 
issued_total_col = 11464 
Row_Bus_Util =  0.008430 
CoL_Bus_Util = 0.023354 
Either_Row_CoL_Bus_Util = 0.031529 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.008077 
queue_avg = 0.239925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.239925
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475480 n_act=2093 n_pre=2077 n_ref_event=0 n_req=10506 n_rd=10221 n_rd_L2_A=0 n_write=0 n_wr_bk=1126 bw_util=0.04623
n_activity=105895 dram_eff=0.2143
bk0: 692a 482660i bk1: 701a 483284i bk2: 726a 484127i bk3: 725a 484480i bk4: 710a 482405i bk5: 724a 482541i bk6: 691a 480808i bk7: 704a 479862i bk8: 567a 483284i bk9: 585a 483750i bk10: 562a 484792i bk11: 578a 485008i bk12: 564a 483808i bk13: 552a 484187i bk14: 573a 484025i bk15: 567a 483864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802018
Row_Buffer_Locality_read = 0.816065
Row_Buffer_Locality_write = 0.298246
Bank_Level_Parallism = 2.094970
Bank_Level_Parallism_Col = 1.951948
Bank_Level_Parallism_Ready = 1.454776
write_to_read_ratio_blp_rw_average = 0.121188
GrpLevelPara = 1.591766 

BW Util details:
bwutil = 0.046231 
total_CMD = 490886 
util_bw = 22694 
Wasted_Col = 26122 
Wasted_Row = 16429 
Idle = 425641 

BW Util Bottlenecks: 
RCDc_limit = 22794 
RCDWRc_limit = 982 
WTRc_limit = 5192 
RTWc_limit = 3580 
CCDLc_limit = 5600 
rwq = 0 
CCDLc_limit_alone = 4953 
WTRc_limit_alone = 4784 
RTWc_limit_alone = 3341 

Commands details: 
total_CMD = 490886 
n_nop = 475480 
Read = 10221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1126 
n_act = 2093 
n_pre = 2077 
n_ref = 0 
n_req = 10506 
total_req = 11347 

Dual Bus Interface Util: 
issued_total_row = 4170 
issued_total_col = 11347 
Row_Bus_Util =  0.008495 
CoL_Bus_Util = 0.023115 
Either_Row_CoL_Bus_Util = 0.031384 
Issued_on_Two_Bus_Simul_Util = 0.000226 
issued_two_Eff = 0.007205 
queue_avg = 0.284420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.28442
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475491 n_act=2053 n_pre=2037 n_ref_event=0 n_req=10515 n_rd=10209 n_rd_L2_A=0 n_write=0 n_wr_bk=1210 bw_util=0.04652
n_activity=105650 dram_eff=0.2162
bk0: 683a 484076i bk1: 705a 482988i bk2: 731a 482729i bk3: 738a 484031i bk4: 734a 482250i bk5: 727a 482021i bk6: 684a 479965i bk7: 676a 479951i bk8: 551a 485121i bk9: 592a 484075i bk10: 574a 484859i bk11: 548a 485420i bk12: 571a 484699i bk13: 550a 484718i bk14: 558a 483993i bk15: 587a 482863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805801
Row_Buffer_Locality_read = 0.819669
Row_Buffer_Locality_write = 0.343137
Bank_Level_Parallism = 2.093920
Bank_Level_Parallism_Col = 1.959423
Bank_Level_Parallism_Ready = 1.484917
write_to_read_ratio_blp_rw_average = 0.130415
GrpLevelPara = 1.613632 

BW Util details:
bwutil = 0.046524 
total_CMD = 490886 
util_bw = 22838 
Wasted_Col = 25806 
Wasted_Row = 16192 
Idle = 426050 

BW Util Bottlenecks: 
RCDc_limit = 22185 
RCDWRc_limit = 931 
WTRc_limit = 5078 
RTWc_limit = 4075 
CCDLc_limit = 5558 
rwq = 0 
CCDLc_limit_alone = 4919 
WTRc_limit_alone = 4713 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 490886 
n_nop = 475491 
Read = 10209 
Write = 0 
L2_Alloc = 0 
L2_WB = 1210 
n_act = 2053 
n_pre = 2037 
n_ref = 0 
n_req = 10515 
total_req = 11419 

Dual Bus Interface Util: 
issued_total_row = 4090 
issued_total_col = 11419 
Row_Bus_Util =  0.008332 
CoL_Bus_Util = 0.023262 
Either_Row_CoL_Bus_Util = 0.031362 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.007405 
queue_avg = 0.286889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.286889
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=490886 n_nop=475185 n_act=2108 n_pre=2092 n_ref_event=0 n_req=10742 n_rd=10432 n_rd_L2_A=0 n_write=0 n_wr_bk=1221 bw_util=0.04748
n_activity=105308 dram_eff=0.2213
bk0: 696a 483283i bk1: 717a 482042i bk2: 747a 482601i bk3: 711a 484232i bk4: 736a 482068i bk5: 746a 481623i bk6: 713a 479909i bk7: 700a 479881i bk8: 607a 483447i bk9: 582a 483019i bk10: 594a 483929i bk11: 580a 484577i bk12: 568a 483426i bk13: 571a 484674i bk14: 594a 483225i bk15: 570a 483467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804692
Row_Buffer_Locality_read = 0.819594
Row_Buffer_Locality_write = 0.303226
Bank_Level_Parallism = 2.226480
Bank_Level_Parallism_Col = 2.109917
Bank_Level_Parallism_Ready = 1.591133
write_to_read_ratio_blp_rw_average = 0.133439
GrpLevelPara = 1.660455 

BW Util details:
bwutil = 0.047477 
total_CMD = 490886 
util_bw = 23306 
Wasted_Col = 25645 
Wasted_Row = 16059 
Idle = 425876 

BW Util Bottlenecks: 
RCDc_limit = 22255 
RCDWRc_limit = 1065 
WTRc_limit = 5271 
RTWc_limit = 4501 
CCDLc_limit = 5803 
rwq = 0 
CCDLc_limit_alone = 4977 
WTRc_limit_alone = 4815 
RTWc_limit_alone = 4131 

Commands details: 
total_CMD = 490886 
n_nop = 475185 
Read = 10432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1221 
n_act = 2108 
n_pre = 2092 
n_ref = 0 
n_req = 10742 
total_req = 11653 

Dual Bus Interface Util: 
issued_total_row = 4200 
issued_total_col = 11653 
Row_Bus_Util =  0.008556 
CoL_Bus_Util = 0.023739 
Either_Row_CoL_Bus_Util = 0.031985 
Issued_on_Two_Bus_Simul_Util = 0.000310 
issued_two_Eff = 0.009681 
queue_avg = 0.318536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.318536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69503, Miss = 10369, Miss_rate = 0.149, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61540, Miss = 5448, Miss_rate = 0.089, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[2]: Access = 61472, Miss = 5352, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 61222, Miss = 5385, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 61463, Miss = 5430, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 61512, Miss = 5580, Miss_rate = 0.091, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61282, Miss = 5351, Miss_rate = 0.087, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 61182, Miss = 5315, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 61874, Miss = 5399, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 62158, Miss = 5552, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 61932, Miss = 5342, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 61793, Miss = 5381, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 62142, Miss = 5563, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 61927, Miss = 5585, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 62191, Miss = 5559, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 62240, Miss = 5455, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 61151, Miss = 5416, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 61237, Miss = 5515, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 61012, Miss = 5343, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 61136, Miss = 5523, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 60747, Miss = 5404, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 61629, Miss = 5415, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 61372, Miss = 5605, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61614, Miss = 5483, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1485331
L2_total_cache_misses = 135770
L2_total_cache_miss_rate = 0.0914
L2_total_cache_pending_hits = 379
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11085
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.206
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1485331
icnt_total_pkts_simt_to_mem=1485065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.65096
	minimum = 5
	maximum = 20
Network latency average = 5.65096
	minimum = 5
	maximum = 20
Slowest packet = 2967036
Flit latency average = 5.65096
	minimum = 5
	maximum = 20
Slowest flit = 2967036
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039564
	minimum = 0.0303578 (at node 15)
	maximum = 0.0621612 (at node 12)
Accepted packet rate average = 0.039564
	minimum = 0.0303578 (at node 15)
	maximum = 0.0621612 (at node 12)
Injected flit rate average = 0.039564
	minimum = 0.0303578 (at node 15)
	maximum = 0.0621612 (at node 12)
Accepted flit rate average= 0.039564
	minimum = 0.0303578 (at node 15)
	maximum = 0.0621612 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 44.1231 (19 samples)
	minimum = 5 (19 samples)
	maximum = 259.368 (19 samples)
Network latency average = 27.3932 (19 samples)
	minimum = 5 (19 samples)
	maximum = 162.947 (19 samples)
Flit latency average = 27.3932 (19 samples)
	minimum = 5 (19 samples)
	maximum = 162.947 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.135983 (19 samples)
	minimum = 0.0971082 (19 samples)
	maximum = 0.323101 (19 samples)
Accepted packet rate average = 0.135983 (19 samples)
	minimum = 0.0971082 (19 samples)
	maximum = 0.323371 (19 samples)
Injected flit rate average = 0.135983 (19 samples)
	minimum = 0.0971082 (19 samples)
	maximum = 0.323101 (19 samples)
Accepted flit rate average = 0.135983 (19 samples)
	minimum = 0.0971082 (19 samples)
	maximum = 0.323371 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 282378 (inst/sec)
gpgpu_simulation_rate = 2605 (cycle/sec)
gpgpu_silicon_slowdown = 321305x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe6c4624e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe6c4624dc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d40d6a8f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1471
gpu_sim_insn = 1114112
gpu_ipc =     757.3841
gpu_tot_sim_cycle = 275035
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =     111.8543
gpu_tot_issued_cta = 2560
gpu_occupancy = 85.1070% 
gpu_tot_occupancy = 67.3342% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3923
partiton_level_parallism_total  =       5.4070
partiton_level_parallism_util =       5.0443
partiton_level_parallism_util_total  =       7.0036
L2_BW  =      37.2900 GB/Sec
L2_BW_total  =     144.8469 GB/Sec
gpu_total_sim_rate=290225

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 3379
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133654
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1244249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3379
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133654
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 133654
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2754, 2547, 2752, 2803, 2557, 2511, 2755, 2737, 2753, 2893, 2686, 2753, 2666, 2860, 2326, 2884, 3147, 2969, 3039, 2723, 2865, 3161, 2700, 3052, 2824, 2856, 2796, 2619, 2750, 2795, 2931, 2686, 3004, 3087, 2452, 3043, 2673, 2505, 2915, 2813, 2608, 2754, 2962, 2705, 3024, 2777, 2501, 2871, 2454, 2619, 2902, 2701, 2527, 2347, 2874, 2484, 2344, 2417, 2803, 2602, 2923, 2590, 2923, 2624, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1125858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1844453	W0_Idle:1103920	W0_Scoreboard:7998978	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:453799	WS1:452370	WS2:453626	WS3:456433	
dual_issue_nums: WS0:63892	WS1:63362	WS2:63328	WS3:63307	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1328 
max_icnt2mem_latency = 753 
maxmrqlatency = 378 
max_icnt2sh_latency = 699 
averagemflatency = 431 
avg_icnt2mem_latency = 211 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 88 
mrq_lat_table:88435 	6372 	4962 	5937 	13112 	5288 	2079 	484 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	457303 	461725 	557755 	10260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	169848 	148154 	74045 	87461 	132179 	268754 	602677 	3995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	294659 	253268 	166521 	180091 	220510 	223783 	141714 	6497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	308 	126 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        50        52        54        50        40        42        57        60        55        53        52        51 
dram[1]:        47        57        49        56        55        55        51        51        39        38        62        62        52        49        56        54 
dram[2]:        52        51        51        53        54        54        54        46        39        47        56        57        54        54        42        45 
dram[3]:        56        49        51        53        54        57        53        53        39        37        54        57        52        52        53        41 
dram[4]:        49        51        50        49        51        59        51        51        38        37        60        46        52        51        46        56 
dram[5]:        52        50        52        53        57        60        51        48        38        37        57        60        59        55        52        46 
dram[6]:        50        50        46        54        50        59        48        52        37        36        59        61        54        53        50        44 
dram[7]:        52        49        51        50        53        53        51        53        41        39        51        58        56        52        42        56 
dram[8]:        57        54        58        55        58        60        55        50        41        37        61        58        52        52        48        56 
dram[9]:        48        55        52        54        58        54        53        52        41        41        54        57        59        53        55        51 
dram[10]:        46        51        53        55        53        58        47        52        48        38        62        60        56        54        49        48 
dram[11]:        52        47        55        54        61        54        51        47        36        36        57        58        53        54        53        49 
maximum service time to same row:
dram[0]:      9923      9683     28798     28979     14876     10297      7696     17144      6253      9385      5760      5758      7037      7638     24298     24300 
dram[1]:     12408     11074     28801     28976     16934     23765      9720      7290      8264     10088      5884      6983      7508      7279     24306     20494 
dram[2]:     17966     19518     28831     28834     10507     11041      7578      7672      9956      8730      7168      6461      8133      8950     24448     27143 
dram[3]:     17333     12382     29161     29160     11249     14636      6705      8019     11173      9516      6360      6180      8748      7932     27782     27783 
dram[4]:     15075     17674     29159     30711     10796     22198      9265      5701      7289      7976      6428      7430      7715      8848     27788     22502 
dram[5]:     15024     13762     30601     29292      9865     10860      8902      7358      6134     19026      6117     14462      7695      7709     27793     23436 
dram[6]:     16129      8803     29475     25480      7800     10006      5570      7837      9439      7040     10068      6645      8056      8438     27792     27388 
dram[7]:      9629     14797     25325     26054      9309      9798      8487     11170     10199      7441      8147      8723      8056      9054     26929     27330 
dram[8]:     19334     13121     25119     25742     12931     18002      7393      8235      5731      6916      7786     10442      9184      7342     18758     21429 
dram[9]:     15708     21614     26094     26643     17911     16859      7080      9800      4522      6091      6008      6688      8036      9333     26199     24390 
dram[10]:     12641      9902     25891     30240     17404      9210      7330     10253      8992      9045      7553      6339      7393      7900     22346     18547 
dram[11]:      8814     17313     24739     26469     22082     14752     10037     10263      5134      4978     11139      5912      7980      7511     24259     27327 
average row accesses per activate:
dram[0]:  6.068965  5.244604  5.951613  6.636364  5.960318  5.125828  4.309392  4.419162  4.917356  5.224138  5.840000  5.280702  5.180953  5.127273  4.746032  4.791667 
dram[1]:  5.238461  4.993243  6.224138  6.902913  6.032258  5.262069  4.662420  4.490683  5.361905  5.070796  5.813725  5.752475  4.838983  5.217391  4.746032  4.404580 
dram[2]:  5.028169  5.424460  6.324786  6.090164  5.500000  5.569343  4.293785  4.196532  5.372727  6.376344  5.342857  5.320755  5.097345  5.187500  5.121739  4.908333 
dram[3]:  5.576923  5.500000  6.563636  6.126050  5.510638  5.701492  4.321638  4.143646  6.288889  5.762376  5.653061  5.978724  5.305555  4.689075  4.859504  5.394231 
dram[4]:  5.427481  5.712000  7.182693  6.558558  5.302013  4.863354  4.309524  4.061224  5.166667  4.833333  5.431193  5.676471  4.519685  4.702479  4.666667  5.000000 
dram[5]:  5.280303  4.972028  6.766355  6.651786  6.073771  5.263889  4.590362  3.989418  5.087719  6.111111  5.610000  6.551724  5.707071  5.683673  5.017391  4.733871 
dram[6]:  5.119718  5.466166  5.787402  6.469027  5.344828  4.895061  3.911765  4.112299  5.267857  5.821053  5.843750  5.405660  5.442307  5.112150  4.573643  4.537313 
dram[7]:  5.724410  5.815126  6.530973  6.844037  5.398551  5.604317  4.223464  3.984127  6.009804  5.214286  5.311927  5.415094  4.766129  4.351562  4.600000  4.932773 
dram[8]:  6.070176  5.345865  6.886793  5.537313  4.666667  5.641791  4.325582  4.280899  4.942149  4.905983  5.554455  5.324324  5.099099  4.578125  5.324074  4.519380 
dram[9]:  4.958042  5.248175  6.370690  7.297029  5.124138  5.944882  4.247127  4.194445  4.381680  4.774194  5.183486  5.586538  4.838983  4.401575  4.875000  4.701613 
dram[10]:  5.507936  5.496183  5.821705  6.990741  5.324138  5.335664  4.111732  4.148571  5.504951  4.687500  5.342593  5.851064  5.263637  5.441176  4.658536  4.342857 
dram[11]:  5.274074  4.906667  6.071429  7.642105  5.187920  5.200000  4.532545  4.851613  5.000000  4.454545  5.076271  5.261261  4.729508  5.433962  4.563910  4.725806 
average row locality = 126729/24420 = 5.189558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       694       716       722       714       721       742       724       688       586       596       580       597       540       559       582       559 
dram[1]:       667       725       706       698       719       730       690       677       558       565       588       578       565       594       581       563 
dram[2]:       701       736       723       724       705       730       712       679       584       585       558       560       571       575       571       573 
dram[3]:       711       680       707       715       744       727       689       700       562       576       550       558       566       554       573       549 
dram[4]:       696       697       732       711       752       747       678       742       554       572       589       576       569       564       545       564 
dram[5]:       683       695       709       729       712       724       711       707       575       543       560       569       561       553       562       571 
dram[6]:       715       710       717       716       742       758       743       720       583       549       557       570       560       541       575       591 
dram[7]:       712       678       720       726       715       748       707       703       603       577       575       572       583       550       586       572 
dram[8]:       678       695       712       720       759       725       696       710       589       569       558       588       560       579       559       568 
dram[9]:       692       701       726       725       710       724       691       704       567       585       562       578       564       552       573       567 
dram[10]:       683       705       731       738       734       727       684       676       551       592       574       548       571       550       558       587 
dram[11]:       696       717       747       711       736       746       713       700       607       582       594       580       568       571       594       570 
total dram reads = 123225
bank skew: 759/540 = 1.41
chip skew: 10432/10161 = 1.03
number of total write accesses:
dram[0]:        39        51        64        62       119       125       223       198        30        40        16        20        16        19        64        64 
dram[1]:        55        56        59        52       113       130       165       184        20        32        20        12        21        24        68        54 
dram[2]:        50        71        66        76       127       130       190       185        28        32        12        16        20        24        70        63 
dram[3]:        56        52        60        56       132       146       200       198        16        24        16        16        28        16        59        48 
dram[4]:        60        66        60        62       148       139       184       213        16        32        12        12        20        20        60        64 
dram[5]:        56        64        60        63       116       132       200       185        20        28         4         4        16        16        59        64 
dram[6]:        48        68        70        60       132       136       218       193        28        16        16        12        24        21        60        66 
dram[7]:        60        53        72        76       120       124       192       195        40        28        16         8        32        28        48        60 
dram[8]:        56        63        69        88       150       124       192       204        36        20        12        12        21        28        64        60 
dram[9]:        68        70        52        48       131       121       191       200        28        28        12        12        28        25        48        64 
dram[10]:        44        60        76        67       151       144       206       197        20        32        12         8        30        20        60        83 
dram[11]:        63        72        72        58       146       134       208       207        32        24        20        16        36        20        52        61 
total dram writes = 13829
bank skew: 223/4 = 55.75
chip skew: 1221/1065 = 1.15
average mf latency per bank:
dram[0]:       3581      3272      3077      3086      2845      2678      2517      2584     10287      5084      9745      8829      9977      9096      3375      3263
dram[1]:       3555      3436      3122      3272      2797      2858      2740      2728      5749      5664      9423      9432      9247      9089      3294      3441
dram[2]:       3368      3228      2997      3017      2780      2658      2534      2753      5369      5342      9645      9908      8884      9204      3220      3273
dram[3]:       3348      3473      3151      3030      2728      2727      2660      2592      5734      5376      9980      9754      9228      9682      3311      3444
dram[4]:       3426      3634      3116      3374      2720      2932      2646      2668      5797      6100      9765     10926      9412     10462      3426      3667
dram[5]:       3357      3474      3053      3159      2788      2824      2556      2636      5460      6070     10098     10667      9529     10134      3303      3476
dram[6]:       3978      3124      3436      2828      3092      2498      2747      2339      6215      5442     11942      9125     11099      8884      3943      2947
dram[7]:       3702      3508      3238      3004      3138      2731      3016      2624      5864      5498     11290     10405     10041      9818      3738      3399
dram[8]:       3298      3257      2979      2881      2450      2751      2516      2408      5061      5534      9928      9325      8467      8114      3293      3274
dram[9]:       3415      3116      3174      3014      2894      2719      2750      2462      5720      5117     10549      9393      8875      8389      3545      3144
dram[10]:       3720      3414      3150      3078      2776      2842      2589      2788      6100      5465     10586     10828      9010      9470      3572      3251
dram[11]:       3407      3286      2908      3141      2801      2707      2583      2546      5337      5529      9801      9908      8642      9003      3316      3352
maximum mf latency per bank:
dram[0]:       1132      1055      1186      1071      1095      1061      1115      1038      1124       998      1120      1068      1145      1076      1100       982
dram[1]:       1022      1157       989      1150       988      1117      1090      1091      1043      1160      1046      1114      1065      1074       993      1106
dram[2]:       1142      1029      1020       986      1098      1039      1089      1078      1107      1027      1085      1006      1058      1000       975      1008
dram[3]:       1059       963      1065      1000       985       908      1036       983      1023       977      1096      1036      1058       982      1062       954
dram[4]:        952      1265      1024      1298       962      1234      1012      1303      1005      1242       997      1185       960      1189       979      1213
dram[5]:        988      1146       946      1133       961      1138      1000      1116       952      1123       955      1139      1019      1120       983      1062
dram[6]:       1222       968      1304       984      1326       992      1201       984      1328       915      1260       950      1272       954      1261       994
dram[7]:       1239      1036      1224       994      1296      1066      1279      1020      1245      1003      1251      1012      1263      1010      1282      1003
dram[8]:        941      1144      1011      1049       965      1068       979      1102       942      1091       996      1143      1016      1098       936      1048
dram[9]:       1138       937      1170       970      1168       887      1219      1159      1190       920      1212       949      1168       901      1229       993
dram[10]:       1116      1073      1190      1054      1183      1174      1155      1038      1165      1144      1210      1063      1182      1103      1134      1043
dram[11]:       1292      1090      1276      1093      1269      1081      1262      1096      1177      1106      1187      1115      1169      1144      1181      1078
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478099 n_act=2035 n_pre=2019 n_ref_event=94369279462048 n_req=10612 n_rd=10320 n_rd_L2_A=0 n_write=0 n_wr_bk=1150 bw_util=0.04648
n_activity=104713 dram_eff=0.2191
bk0: 694a 486565i bk1: 716a 485531i bk2: 722a 485401i bk3: 714a 486694i bk4: 721a 485922i bk5: 742a 484889i bk6: 724a 481967i bk7: 688a 482378i bk8: 586a 486377i bk9: 596a 486687i bk10: 580a 487666i bk11: 597a 487372i bk12: 540a 487398i bk13: 559a 486970i bk14: 582a 485782i bk15: 559a 486155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809084
Row_Buffer_Locality_read = 0.822481
Row_Buffer_Locality_write = 0.335616
Bank_Level_Parallism = 2.149515
Bank_Level_Parallism_Col = 0.672786
Bank_Level_Parallism_Ready = 1.514525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046482 
total_CMD = 493524 
util_bw = 22940 
Wasted_Col = 25369 
Wasted_Row = 15980 
Idle = 429235 

BW Util Bottlenecks: 
RCDc_limit = 22095 
RCDWRc_limit = 962 
WTRc_limit = 5265 
RTWc_limit = 4296 
CCDLc_limit = 5595 
rwq = 0 
CCDLc_limit_alone = 4851 
WTRc_limit_alone = 4883 
RTWc_limit_alone = 3934 

Commands details: 
total_CMD = 493524 
n_nop = 478099 
Read = 10320 
Write = 0 
L2_Alloc = 0 
L2_WB = 1150 
n_act = 2035 
n_pre = 2019 
n_ref = 94369279462048 
n_req = 10612 
total_req = 11470 

Dual Bus Interface Util: 
issued_total_row = 4054 
issued_total_col = 11470 
Row_Bus_Util =  0.008214 
CoL_Bus_Util = 0.023241 
Either_Row_CoL_Bus_Util = 0.031255 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.006418 
queue_avg = 0.323905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.323905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478366 n_act=2004 n_pre=1988 n_ref_event=94369280321680 n_req=10475 n_rd=10204 n_rd_L2_A=0 n_write=0 n_wr_bk=1065 bw_util=0.04567
n_activity=104085 dram_eff=0.2165
bk0: 667a 486168i bk1: 725a 485526i bk2: 706a 486126i bk3: 698a 487360i bk4: 719a 485935i bk5: 730a 485089i bk6: 690a 483775i bk7: 677a 483307i bk8: 558a 487520i bk9: 565a 487014i bk10: 588a 487680i bk11: 578a 487914i bk12: 565a 486976i bk13: 594a 487281i bk14: 581a 486153i bk15: 563a 486059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809547
Row_Buffer_Locality_read = 0.821737
Row_Buffer_Locality_write = 0.350554
Bank_Level_Parallism = 2.077507
Bank_Level_Parallism_Col = 1.936104
Bank_Level_Parallism_Ready = 1.458869
write_to_read_ratio_blp_rw_average = 0.128029
GrpLevelPara = 1.619431 

BW Util details:
bwutil = 0.045667 
total_CMD = 493524 
util_bw = 22538 
Wasted_Col = 25159 
Wasted_Row = 15672 
Idle = 430155 

BW Util Bottlenecks: 
RCDc_limit = 22027 
RCDWRc_limit = 785 
WTRc_limit = 4349 
RTWc_limit = 4439 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 4848 
WTRc_limit_alone = 4020 
RTWc_limit_alone = 4043 

Commands details: 
total_CMD = 493524 
n_nop = 478366 
Read = 10204 
Write = 0 
L2_Alloc = 0 
L2_WB = 1065 
n_act = 2004 
n_pre = 1988 
n_ref = 94369280321680 
n_req = 10475 
total_req = 11269 

Dual Bus Interface Util: 
issued_total_row = 3992 
issued_total_col = 11269 
Row_Bus_Util =  0.008089 
CoL_Bus_Util = 0.022834 
Either_Row_CoL_Bus_Util = 0.030714 
Issued_on_Two_Bus_Simul_Util = 0.000209 
issued_two_Eff = 0.006795 
queue_avg = 0.257825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.257825
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478132 n_act=2025 n_pre=2009 n_ref_event=0 n_req=10581 n_rd=10287 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.04639
n_activity=105735 dram_eff=0.2165
bk0: 701a 485654i bk1: 736a 485783i bk2: 723a 486712i bk3: 724a 485790i bk4: 705a 485933i bk5: 730a 485270i bk6: 712a 482524i bk7: 679a 482951i bk8: 584a 486552i bk9: 585a 487438i bk10: 558a 488069i bk11: 560a 487655i bk12: 571a 487494i bk13: 575a 487444i bk14: 571a 487218i bk15: 573a 486835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809564
Row_Buffer_Locality_read = 0.823272
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.024113
Bank_Level_Parallism_Col = 1.904493
Bank_Level_Parallism_Ready = 1.481915
write_to_read_ratio_blp_rw_average = 0.134638
GrpLevelPara = 1.597592 

BW Util details:
bwutil = 0.046389 
total_CMD = 493524 
util_bw = 22894 
Wasted_Col = 26126 
Wasted_Row = 16224 
Idle = 428280 

BW Util Bottlenecks: 
RCDc_limit = 22452 
RCDWRc_limit = 1041 
WTRc_limit = 4437 
RTWc_limit = 4332 
CCDLc_limit = 5549 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 4148 
RTWc_limit_alone = 3981 

Commands details: 
total_CMD = 493524 
n_nop = 478132 
Read = 10287 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2025 
n_pre = 2009 
n_ref = 0 
n_req = 10581 
total_req = 11447 

Dual Bus Interface Util: 
issued_total_row = 4034 
issued_total_col = 11447 
Row_Bus_Util =  0.008174 
CoL_Bus_Util = 0.023194 
Either_Row_CoL_Bus_Util = 0.031188 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.005782 
queue_avg = 0.256804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.256804
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478454 n_act=1955 n_pre=1939 n_ref_event=0 n_req=10443 n_rd=10161 n_rd_L2_A=0 n_write=0 n_wr_bk=1123 bw_util=0.04573
n_activity=103946 dram_eff=0.2171
bk0: 711a 486161i bk1: 680a 486622i bk2: 707a 486966i bk3: 715a 486503i bk4: 744a 485520i bk5: 727a 485563i bk6: 689a 482662i bk7: 700a 482333i bk8: 562a 488396i bk9: 576a 487949i bk10: 550a 488445i bk11: 558a 488546i bk12: 566a 487506i bk13: 554a 487309i bk14: 573a 486169i bk15: 549a 487286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813559
Row_Buffer_Locality_read = 0.826789
Row_Buffer_Locality_write = 0.336879
Bank_Level_Parallism = 2.016653
Bank_Level_Parallism_Col = 1.889091
Bank_Level_Parallism_Ready = 1.403868
write_to_read_ratio_blp_rw_average = 0.128180
GrpLevelPara = 1.586640 

BW Util details:
bwutil = 0.045728 
total_CMD = 493524 
util_bw = 22568 
Wasted_Col = 25038 
Wasted_Row = 15590 
Idle = 430328 

BW Util Bottlenecks: 
RCDc_limit = 21916 
RCDWRc_limit = 799 
WTRc_limit = 3957 
RTWc_limit = 4438 
CCDLc_limit = 5407 
rwq = 0 
CCDLc_limit_alone = 4716 
WTRc_limit_alone = 3666 
RTWc_limit_alone = 4038 

Commands details: 
total_CMD = 493524 
n_nop = 478454 
Read = 10161 
Write = 0 
L2_Alloc = 0 
L2_WB = 1123 
n_act = 1955 
n_pre = 1939 
n_ref = 0 
n_req = 10443 
total_req = 11284 

Dual Bus Interface Util: 
issued_total_row = 3894 
issued_total_col = 11284 
Row_Bus_Util =  0.007890 
CoL_Bus_Util = 0.022864 
Either_Row_CoL_Bus_Util = 0.030535 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.007167 
queue_avg = 0.251880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.25188
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478045 n_act=2075 n_pre=2059 n_ref_event=0 n_req=10585 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04643
n_activity=106725 dram_eff=0.2147
bk0: 696a 486226i bk1: 697a 486115i bk2: 732a 486405i bk3: 711a 486634i bk4: 752a 484544i bk5: 747a 484160i bk6: 678a 482922i bk7: 742a 481873i bk8: 554a 487676i bk9: 572a 487319i bk10: 589a 487739i bk11: 576a 487910i bk12: 569a 486566i bk13: 564a 486879i bk14: 545a 487137i bk15: 564a 487029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804629
Row_Buffer_Locality_read = 0.819693
Row_Buffer_Locality_write = 0.282828
Bank_Level_Parallism = 2.030264
Bank_Level_Parallism_Col = 1.899272
Bank_Level_Parallism_Ready = 1.428337
write_to_read_ratio_blp_rw_average = 0.128621
GrpLevelPara = 1.569453 

BW Util details:
bwutil = 0.046425 
total_CMD = 493524 
util_bw = 22912 
Wasted_Col = 26687 
Wasted_Row = 16598 
Idle = 427327 

BW Util Bottlenecks: 
RCDc_limit = 23138 
RCDWRc_limit = 1105 
WTRc_limit = 4922 
RTWc_limit = 4126 
CCDLc_limit = 5625 
rwq = 0 
CCDLc_limit_alone = 5058 
WTRc_limit_alone = 4617 
RTWc_limit_alone = 3864 

Commands details: 
total_CMD = 493524 
n_nop = 478045 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2075 
n_pre = 2059 
n_ref = 0 
n_req = 10585 
total_req = 11456 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11456 
Row_Bus_Util =  0.008376 
CoL_Bus_Util = 0.023213 
Either_Row_CoL_Bus_Util = 0.031364 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.007171 
queue_avg = 0.261586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.261586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478476 n_act=1952 n_pre=1936 n_ref_event=0 n_req=10439 n_rd=10164 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04559
n_activity=105268 dram_eff=0.2138
bk0: 683a 486064i bk1: 695a 485758i bk2: 709a 486899i bk3: 729a 486978i bk4: 712a 486008i bk5: 724a 485700i bk6: 711a 483401i bk7: 707a 482674i bk8: 575a 486982i bk9: 543a 487911i bk10: 560a 488385i bk11: 569a 488520i bk12: 561a 487948i bk13: 553a 487700i bk14: 562a 486750i bk15: 571a 486635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813967
Row_Buffer_Locality_read = 0.827627
Row_Buffer_Locality_write = 0.309091
Bank_Level_Parallism = 1.992411
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.458293
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045595 
total_CMD = 493524 
util_bw = 22502 
Wasted_Col = 25205 
Wasted_Row = 16089 
Idle = 429728 

BW Util Bottlenecks: 
RCDc_limit = 21674 
RCDWRc_limit = 848 
WTRc_limit = 4399 
RTWc_limit = 3782 
CCDLc_limit = 5183 
rwq = 0 
CCDLc_limit_alone = 4673 
WTRc_limit_alone = 4145 
RTWc_limit_alone = 3526 

Commands details: 
total_CMD = 493524 
n_nop = 478476 
Read = 10164 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 1952 
n_pre = 1936 
n_ref = 0 
n_req = 10439 
total_req = 11251 

Dual Bus Interface Util: 
issued_total_row = 3888 
issued_total_col = 11251 
Row_Bus_Util =  0.007878 
CoL_Bus_Util = 0.022797 
Either_Row_CoL_Bus_Util = 0.030491 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.006047 
queue_avg = 0.213037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.213037
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=477912 n_act=2106 n_pre=2090 n_ref_event=4568229571824690154 n_req=10643 n_rd=10347 n_rd_L2_A=0 n_write=0 n_wr_bk=1168 bw_util=0.04666
n_activity=109532 dram_eff=0.2103
bk0: 715a 485331i bk1: 710a 485624i bk2: 717a 484786i bk3: 716a 486596i bk4: 742a 485318i bk5: 758a 484534i bk6: 743a 482104i bk7: 720a 482169i bk8: 583a 487298i bk9: 549a 488341i bk10: 557a 488277i bk11: 570a 487810i bk12: 560a 487550i bk13: 541a 487586i bk14: 575a 486063i bk15: 591a 485839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803063
Row_Buffer_Locality_read = 0.818885
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 2.039912
Bank_Level_Parallism_Col = 1.908398
Bank_Level_Parallism_Ready = 1.424761
write_to_read_ratio_blp_rw_average = 0.133909
GrpLevelPara = 1.586588 

BW Util details:
bwutil = 0.046664 
total_CMD = 493524 
util_bw = 23030 
Wasted_Col = 27134 
Wasted_Row = 16775 
Idle = 426585 

BW Util Bottlenecks: 
RCDc_limit = 23044 
RCDWRc_limit = 1155 
WTRc_limit = 5404 
RTWc_limit = 4516 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5204 
WTRc_limit_alone = 4977 
RTWc_limit_alone = 4181 

Commands details: 
total_CMD = 493524 
n_nop = 477912 
Read = 10347 
Write = 0 
L2_Alloc = 0 
L2_WB = 1168 
n_act = 2106 
n_pre = 2090 
n_ref = 4568229571824690154 
n_req = 10643 
total_req = 11515 

Dual Bus Interface Util: 
issued_total_row = 4196 
issued_total_col = 11515 
Row_Bus_Util =  0.008502 
CoL_Bus_Util = 0.023332 
Either_Row_CoL_Bus_Util = 0.031634 
Issued_on_Two_Bus_Simul_Util = 0.000201 
issued_two_Eff = 0.006341 
queue_avg = 0.270060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.27006
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478075 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10619 n_rd=10327 n_rd_L2_A=0 n_write=0 n_wr_bk=1152 bw_util=0.04652
n_activity=106759 dram_eff=0.215
bk0: 712a 486375i bk1: 678a 486858i bk2: 720a 486429i bk3: 726a 486636i bk4: 715a 485187i bk5: 748a 485431i bk6: 707a 482615i bk7: 703a 482300i bk8: 603a 487562i bk9: 577a 487180i bk10: 575a 488109i bk11: 572a 487972i bk12: 583a 486853i bk13: 550a 487076i bk14: 586a 486310i bk15: 572a 485935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807609
Row_Buffer_Locality_read = 0.820471
Row_Buffer_Locality_write = 0.352740
Bank_Level_Parallism = 2.021188
Bank_Level_Parallism_Col = 1.883632
Bank_Level_Parallism_Ready = 1.420753
write_to_read_ratio_blp_rw_average = 0.134826
GrpLevelPara = 1.587707 

BW Util details:
bwutil = 0.046519 
total_CMD = 493524 
util_bw = 22958 
Wasted_Col = 26426 
Wasted_Row = 16226 
Idle = 427914 

BW Util Bottlenecks: 
RCDc_limit = 22698 
RCDWRc_limit = 936 
WTRc_limit = 4204 
RTWc_limit = 4629 
CCDLc_limit = 5807 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 3941 
RTWc_limit_alone = 4191 

Commands details: 
total_CMD = 493524 
n_nop = 478075 
Read = 10327 
Write = 0 
L2_Alloc = 0 
L2_WB = 1152 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10619 
total_req = 11479 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11479 
Row_Bus_Util =  0.008295 
CoL_Bus_Util = 0.023259 
Either_Row_CoL_Bus_Util = 0.031303 
Issued_on_Two_Bus_Simul_Util = 0.000251 
issued_two_Eff = 0.008026 
queue_avg = 0.248501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.248501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478047 n_act=2077 n_pre=2061 n_ref_event=0 n_req=10569 n_rd=10265 n_rd_L2_A=0 n_write=0 n_wr_bk=1199 bw_util=0.04646
n_activity=105978 dram_eff=0.2163
bk0: 678a 486896i bk1: 695a 486129i bk2: 712a 486942i bk3: 720a 485841i bk4: 759a 483984i bk5: 725a 485018i bk6: 696a 483634i bk7: 710a 482592i bk8: 589a 486054i bk9: 569a 487065i bk10: 558a 487767i bk11: 588a 487222i bk12: 560a 487375i bk13: 579a 486478i bk14: 559a 487280i bk15: 568a 486370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804333
Row_Buffer_Locality_read = 0.818217
Row_Buffer_Locality_write = 0.335526
Bank_Level_Parallism = 2.070225
Bank_Level_Parallism_Col = 1.910546
Bank_Level_Parallism_Ready = 1.483199
write_to_read_ratio_blp_rw_average = 0.125478
GrpLevelPara = 1.605195 

BW Util details:
bwutil = 0.046458 
total_CMD = 493524 
util_bw = 22928 
Wasted_Col = 26179 
Wasted_Row = 16011 
Idle = 428406 

BW Util Bottlenecks: 
RCDc_limit = 22802 
RCDWRc_limit = 1053 
WTRc_limit = 5387 
RTWc_limit = 3932 
CCDLc_limit = 5745 
rwq = 0 
CCDLc_limit_alone = 4972 
WTRc_limit_alone = 4915 
RTWc_limit_alone = 3631 

Commands details: 
total_CMD = 493524 
n_nop = 478047 
Read = 10265 
Write = 0 
L2_Alloc = 0 
L2_WB = 1199 
n_act = 2077 
n_pre = 2061 
n_ref = 0 
n_req = 10569 
total_req = 11464 

Dual Bus Interface Util: 
issued_total_row = 4138 
issued_total_col = 11464 
Row_Bus_Util =  0.008385 
CoL_Bus_Util = 0.023229 
Either_Row_CoL_Bus_Util = 0.031360 
Issued_on_Two_Bus_Simul_Util = 0.000253 
issued_two_Eff = 0.008077 
queue_avg = 0.238643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.238643
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478118 n_act=2093 n_pre=2077 n_ref_event=0 n_req=10506 n_rd=10221 n_rd_L2_A=0 n_write=0 n_wr_bk=1126 bw_util=0.04598
n_activity=105895 dram_eff=0.2143
bk0: 692a 485298i bk1: 701a 485922i bk2: 726a 486765i bk3: 725a 487118i bk4: 710a 485043i bk5: 724a 485179i bk6: 691a 483446i bk7: 704a 482500i bk8: 567a 485922i bk9: 585a 486388i bk10: 562a 487430i bk11: 578a 487646i bk12: 564a 486446i bk13: 552a 486825i bk14: 573a 486663i bk15: 567a 486502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802018
Row_Buffer_Locality_read = 0.816065
Row_Buffer_Locality_write = 0.298246
Bank_Level_Parallism = 2.094970
Bank_Level_Parallism_Col = 1.951948
Bank_Level_Parallism_Ready = 1.454776
write_to_read_ratio_blp_rw_average = 0.121188
GrpLevelPara = 1.591766 

BW Util details:
bwutil = 0.045984 
total_CMD = 493524 
util_bw = 22694 
Wasted_Col = 26122 
Wasted_Row = 16429 
Idle = 428279 

BW Util Bottlenecks: 
RCDc_limit = 22794 
RCDWRc_limit = 982 
WTRc_limit = 5192 
RTWc_limit = 3580 
CCDLc_limit = 5600 
rwq = 0 
CCDLc_limit_alone = 4953 
WTRc_limit_alone = 4784 
RTWc_limit_alone = 3341 

Commands details: 
total_CMD = 493524 
n_nop = 478118 
Read = 10221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1126 
n_act = 2093 
n_pre = 2077 
n_ref = 0 
n_req = 10506 
total_req = 11347 

Dual Bus Interface Util: 
issued_total_row = 4170 
issued_total_col = 11347 
Row_Bus_Util =  0.008449 
CoL_Bus_Util = 0.022992 
Either_Row_CoL_Bus_Util = 0.031216 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.007205 
queue_avg = 0.282900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.2829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=478129 n_act=2053 n_pre=2037 n_ref_event=0 n_req=10515 n_rd=10209 n_rd_L2_A=0 n_write=0 n_wr_bk=1210 bw_util=0.04628
n_activity=105650 dram_eff=0.2162
bk0: 683a 486714i bk1: 705a 485626i bk2: 731a 485367i bk3: 738a 486669i bk4: 734a 484888i bk5: 727a 484659i bk6: 684a 482603i bk7: 676a 482589i bk8: 551a 487759i bk9: 592a 486713i bk10: 574a 487497i bk11: 548a 488058i bk12: 571a 487337i bk13: 550a 487356i bk14: 558a 486631i bk15: 587a 485501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805801
Row_Buffer_Locality_read = 0.819669
Row_Buffer_Locality_write = 0.343137
Bank_Level_Parallism = 2.093920
Bank_Level_Parallism_Col = 1.959423
Bank_Level_Parallism_Ready = 1.484917
write_to_read_ratio_blp_rw_average = 0.130415
GrpLevelPara = 1.613632 

BW Util details:
bwutil = 0.046275 
total_CMD = 493524 
util_bw = 22838 
Wasted_Col = 25806 
Wasted_Row = 16192 
Idle = 428688 

BW Util Bottlenecks: 
RCDc_limit = 22185 
RCDWRc_limit = 931 
WTRc_limit = 5078 
RTWc_limit = 4075 
CCDLc_limit = 5558 
rwq = 0 
CCDLc_limit_alone = 4919 
WTRc_limit_alone = 4713 
RTWc_limit_alone = 3801 

Commands details: 
total_CMD = 493524 
n_nop = 478129 
Read = 10209 
Write = 0 
L2_Alloc = 0 
L2_WB = 1210 
n_act = 2053 
n_pre = 2037 
n_ref = 0 
n_req = 10515 
total_req = 11419 

Dual Bus Interface Util: 
issued_total_row = 4090 
issued_total_col = 11419 
Row_Bus_Util =  0.008287 
CoL_Bus_Util = 0.023138 
Either_Row_CoL_Bus_Util = 0.031194 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.007405 
queue_avg = 0.285356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.285356
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=493524 n_nop=477823 n_act=2108 n_pre=2092 n_ref_event=0 n_req=10742 n_rd=10432 n_rd_L2_A=0 n_write=0 n_wr_bk=1221 bw_util=0.04722
n_activity=105308 dram_eff=0.2213
bk0: 696a 485921i bk1: 717a 484680i bk2: 747a 485239i bk3: 711a 486870i bk4: 736a 484706i bk5: 746a 484261i bk6: 713a 482547i bk7: 700a 482519i bk8: 607a 486085i bk9: 582a 485657i bk10: 594a 486567i bk11: 580a 487215i bk12: 568a 486064i bk13: 571a 487312i bk14: 594a 485863i bk15: 570a 486105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804692
Row_Buffer_Locality_read = 0.819594
Row_Buffer_Locality_write = 0.303226
Bank_Level_Parallism = 2.226480
Bank_Level_Parallism_Col = 2.109917
Bank_Level_Parallism_Ready = 1.591133
write_to_read_ratio_blp_rw_average = 0.133439
GrpLevelPara = 1.660455 

BW Util details:
bwutil = 0.047224 
total_CMD = 493524 
util_bw = 23306 
Wasted_Col = 25645 
Wasted_Row = 16059 
Idle = 428514 

BW Util Bottlenecks: 
RCDc_limit = 22255 
RCDWRc_limit = 1065 
WTRc_limit = 5271 
RTWc_limit = 4501 
CCDLc_limit = 5803 
rwq = 0 
CCDLc_limit_alone = 4977 
WTRc_limit_alone = 4815 
RTWc_limit_alone = 4131 

Commands details: 
total_CMD = 493524 
n_nop = 477823 
Read = 10432 
Write = 0 
L2_Alloc = 0 
L2_WB = 1221 
n_act = 2108 
n_pre = 2092 
n_ref = 0 
n_req = 10742 
total_req = 11653 

Dual Bus Interface Util: 
issued_total_row = 4200 
issued_total_col = 11653 
Row_Bus_Util =  0.008510 
CoL_Bus_Util = 0.023612 
Either_Row_CoL_Bus_Util = 0.031814 
Issued_on_Two_Bus_Simul_Util = 0.000308 
issued_two_Eff = 0.009681 
queue_avg = 0.316834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.316834

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69591, Miss = 10369, Miss_rate = 0.149, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61628, Miss = 5448, Miss_rate = 0.088, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[2]: Access = 61560, Miss = 5352, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 61310, Miss = 5385, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[4]: Access = 61551, Miss = 5430, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 61600, Miss = 5580, Miss_rate = 0.091, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61370, Miss = 5351, Miss_rate = 0.087, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 61270, Miss = 5315, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 61958, Miss = 5399, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 62242, Miss = 5552, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 62016, Miss = 5342, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 61877, Miss = 5381, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[12]: Access = 62226, Miss = 5563, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 62011, Miss = 5585, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 62275, Miss = 5559, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 62324, Miss = 5455, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 61235, Miss = 5416, Miss_rate = 0.088, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 61321, Miss = 5515, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 61096, Miss = 5343, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 61220, Miss = 5523, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 60831, Miss = 5404, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 61713, Miss = 5415, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 61456, Miss = 5605, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61698, Miss = 5483, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1487379
L2_total_cache_misses = 135770
L2_total_cache_miss_rate = 0.0913
L2_total_cache_pending_hits = 379
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1068376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11085
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1487379
icnt_total_pkts_simt_to_mem=1487113
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.45435
	minimum = 5
	maximum = 23
Network latency average = 6.45435
	minimum = 5
	maximum = 23
Slowest packet = 2972962
Flit latency average = 6.45435
	minimum = 5
	maximum = 23
Slowest flit = 2972962
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0732763
	minimum = 0.057104 (at node 22)
	maximum = 0.119646 (at node 9)
Accepted packet rate average = 0.0732763
	minimum = 0.057104 (at node 22)
	maximum = 0.119646 (at node 9)
Injected flit rate average = 0.0732763
	minimum = 0.057104 (at node 22)
	maximum = 0.119646 (at node 9)
Accepted flit rate average= 0.0732763
	minimum = 0.057104 (at node 22)
	maximum = 0.119646 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 42.2396 (20 samples)
	minimum = 5 (20 samples)
	maximum = 247.55 (20 samples)
Network latency average = 26.3462 (20 samples)
	minimum = 5 (20 samples)
	maximum = 155.95 (20 samples)
Flit latency average = 26.3462 (20 samples)
	minimum = 5 (20 samples)
	maximum = 155.95 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.132848 (20 samples)
	minimum = 0.095108 (20 samples)
	maximum = 0.312929 (20 samples)
Accepted packet rate average = 0.132848 (20 samples)
	minimum = 0.095108 (20 samples)
	maximum = 0.313185 (20 samples)
Injected flit rate average = 0.132848 (20 samples)
	minimum = 0.095108 (20 samples)
	maximum = 0.312929 (20 samples)
Accepted flit rate average = 0.132848 (20 samples)
	minimum = 0.095108 (20 samples)
	maximum = 0.313185 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 46 sec (106 sec)
gpgpu_simulation_rate = 290225 (inst/sec)
gpgpu_simulation_rate = 2594 (cycle/sec)
gpgpu_silicon_slowdown = 322667x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
