<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rs600.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rs600.c<span style="font-size: 80%;"> (source / <a href="rs600.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">646</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">40</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : /* RS600 / Radeon X1250/X1270 integrated GPU
<span class="lineNum">      29 </span>            :  *
<span class="lineNum">      30 </span>            :  * This file gather function specific to RS600 which is the IGP of
<span class="lineNum">      31 </span>            :  * the X1250/X1270 family supporting intel CPU (while RS690/RS740
<span class="lineNum">      32 </span>            :  * is the X1250/X1270 supporting AMD CPU). The display engine are
<span class="lineNum">      33 </span>            :  * the avivo one, bios is an atombios, 3D block are the one of the
<span class="lineNum">      34 </span>            :  * R4XX family. The GART is different from the RS400 one and is very
<span class="lineNum">      35 </span>            :  * close to the one of the R600 family (R600 likely being an evolution
<span class="lineNum">      36 </span>            :  * of the RS600 GART block).
<span class="lineNum">      37 </span>            :  */
<span class="lineNum">      38 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      39 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      41 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      42 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      43 </span>            : #include &quot;rs600d.h&quot;
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : #include &quot;rs600_reg_safe.h&quot;
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            : static void rs600_gpu_init(struct radeon_device *rdev);
<span class="lineNum">      48 </span>            : int rs600_mc_wait_for_idle(struct radeon_device *rdev);
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : static const u32 crtc_offsets[2] =
<span class="lineNum">      51 </span>            : {
<span class="lineNum">      52 </span>            :         0,
<span class="lineNum">      53 </span>            :         AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL
<a name="54"><span class="lineNum">      54 </span>            : };</a>
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span><span class="lineNoCov">          0 : static bool avivo_is_in_vblank(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">      57 </span>            : {
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         if (RREG32(AVIVO_D1CRTC_STATUS + crtc_offsets[crtc]) &amp; AVIVO_D1CRTC_V_BLANK)</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">      60 </span>            :         else
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span><span class="lineNoCov">          0 : static bool avivo_is_counter_moving(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">      65 </span>            : {
<span class="lineNum">      66 </span>            :         u32 pos1, pos2;
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         pos1 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]);</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :         pos2 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]);</span>
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         if (pos1 != pos2)</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">      73 </span>            :         else
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            : /**
<span class="lineNum">      78 </span>            :  * avivo_wait_for_vblank - vblank wait asic callback.
<span class="lineNum">      79 </span>            :  *
<span class="lineNum">      80 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      81 </span>            :  * @crtc: crtc to wait for vblank on
<span class="lineNum">      82 </span>            :  *
<a name="83"><span class="lineNum">      83 </span>            :  * Wait for vblank on the requested crtc (r5xx-r7xx).</a>
<span class="lineNum">      84 </span>            :  */
<span class="lineNum">      85 </span><span class="lineNoCov">          0 : void avivo_wait_for_vblank(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">      86 </span>            : {
<span class="lineNum">      87 </span>            :         unsigned i = 0;
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         if (crtc &gt;= rdev-&gt;num_crtc)</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (!(RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[crtc]) &amp; AVIVO_CRTC_EN))</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span>            :         /* depending on when we hit vblank, we may be close to active; if so,
<span class="lineNum">      96 </span>            :          * wait for another frame.
<span class="lineNum">      97 </span>            :          */
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         while (avivo_is_in_vblank(rdev, crtc)) {</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 if (i++ % 100 == 0) {</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :                         if (!avivo_is_counter_moving(rdev, crtc))</span>
<span class="lineNum">     101 </span>            :                                 break;
<span class="lineNum">     102 </span>            :                 }
<span class="lineNum">     103 </span>            :         }
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         while (!avivo_is_in_vblank(rdev, crtc)) {</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 if (i++ % 100 == 0) {</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                         if (!avivo_is_counter_moving(rdev, crtc))</span>
<span class="lineNum">     108 </span>            :                                 break;
<span class="lineNum">     109 </span>            :                 }
<span class="lineNum">     110 </span>            :         }
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span><span class="lineNoCov">          0 : void rs600_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)</span>
<span class="lineNum">     114 </span>            : {
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">     117 </span>            :         int i;
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :         /* Lock the graphics update lock */
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         tmp |= AVIVO_D1GRPH_UPDATE_LOCK;</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     122 </span>            : 
<span class="lineNum">     123 </span>            :         /* update the scanout addresses */
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">     125 </span>            :                (u32)crtc_base);
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">     127 </span>            :                (u32)crtc_base);
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span>            :         /* Wait for update_pending to go high. */
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 if (RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset) &amp; AVIVO_D1GRPH_SURFACE_UPDATE_PENDING)</span>
<span class="lineNum">     132 </span>            :                         break;
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     134 </span>            :         }
<span class="lineNum">     135 </span>            :         DRM_DEBUG(&quot;Update pending now high. Unlocking vupdate_lock.\n&quot;);
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span>            :         /* Unlock the lock, so double-buffering can take place inside vblank */
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         tmp &amp;= ~AVIVO_D1GRPH_UPDATE_LOCK;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset, tmp);</span>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 : bool rs600_page_flip_pending(struct radeon_device *rdev, int crtc_id)</span>
<span class="lineNum">     143 </span>            : {
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            :         /* Return current update_pending status: */
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         return !!(RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset) &amp;</span>
<span class="lineNum">     148 </span>            :                 AVIVO_D1GRPH_SURFACE_UPDATE_PENDING);
<a name="149"><span class="lineNum">     149 </span>            : }</a>
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span><span class="lineNoCov">          0 : void avivo_program_fmt(struct drm_encoder *encoder)</span>
<span class="lineNum">     152 </span>            : {
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">     157 </span>            :         int bpc = 0;
<span class="lineNum">     158 </span>            :         u32 tmp = 0;
<span class="lineNum">     159 </span>            :         enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if (connector) {</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 bpc = radeon_get_monitor_bpc(connector);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 dither = radeon_connector-&gt;dither;</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span>            :         /* LVDS FMT is set up by atom */
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;devices &amp; ATOM_DEVICE_LCD_SUPPORT)</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         if (bpc == 0)</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         switch (bpc) {</span>
<span class="lineNum">     175 </span>            :         case 6:
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 if (dither == RADEON_FMT_DITHER_ENABLE)</span>
<span class="lineNum">     177 </span>            :                         /* XXX sort out optimal dither settings */
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                         tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN;</span>
<span class="lineNum">     179 </span>            :                 else
<span class="lineNum">     180 </span>            :                         tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN;
<span class="lineNum">     181 </span>            :                 break;
<span class="lineNum">     182 </span>            :         case 8:
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 if (dither == RADEON_FMT_DITHER_ENABLE)</span>
<span class="lineNum">     184 </span>            :                         /* XXX sort out optimal dither settings */
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                         tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN |</span>
<span class="lineNum">     186 </span>            :                                 AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH);
<span class="lineNum">     187 </span>            :                 else
<span class="lineNum">     188 </span>            :                         tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN |
<span class="lineNum">     189 </span>            :                                 AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH);
<span class="lineNum">     190 </span>            :                 break;
<span class="lineNum">     191 </span>            :         case 10:
<span class="lineNum">     192 </span>            :         default:
<span class="lineNum">     193 </span>            :                 /* not needed */
<span class="lineNum">     194 </span>            :                 break;
<span class="lineNum">     195 </span>            :         }
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         switch (radeon_encoder-&gt;encoder_id) {</span>
<span class="lineNum">     198 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_TMDSA_BIT_DEPTH_CONTROL, tmp);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     201 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, tmp);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     204 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_DVOA_BIT_DEPTH_CONTROL, tmp);</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     207 </span>            :         case ENCODER_OBJECT_ID_INTERNAL_DDI:
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 WREG32(AVIVO_DDIA_BIT_DEPTH_CONTROL, tmp);</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     210 </span>            :         default:
<span class="lineNum">     211 </span>            :                 break;
<span class="lineNum">     212 </span>            :         }
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 : void rs600_pm_misc(struct radeon_device *rdev)</span>
<span class="lineNum">     216 </span>            : {
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         int requested_index = rdev-&gt;pm.requested_power_state_index;</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         struct radeon_power_state *ps = &amp;rdev-&gt;pm.power_state[requested_index];</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         struct radeon_voltage *voltage = &amp;ps-&gt;clock_info[0].voltage;</span>
<span class="lineNum">     220 </span>            :         u32 tmp, dyn_pwrmgt_sclk_length, dyn_sclk_vol_cntl;
<span class="lineNum">     221 </span>            :         u32 hdp_dyn_cntl, /*mc_host_dyn_cntl,*/ dyn_backbias_cntl;
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         if ((voltage-&gt;type == VOLTAGE_GPIO) &amp;&amp; (voltage-&gt;gpio.valid)) {</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {</span>
<span class="lineNum">     225 </span>            :                         tmp = RREG32(voltage-&gt;gpio.reg);
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;active_high)</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                                 tmp |= voltage-&gt;gpio.mask;</span>
<span class="lineNum">     228 </span>            :                         else
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(voltage-&gt;gpio.mask);</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :                         WREG32(voltage-&gt;gpio.reg, tmp);</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;delay)</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                                 udelay(voltage-&gt;delay);</span>
<span class="lineNum">     233 </span>            :                 } else {
<span class="lineNum">     234 </span>            :                         tmp = RREG32(voltage-&gt;gpio.reg);
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;active_high)</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~voltage-&gt;gpio.mask;</span>
<span class="lineNum">     237 </span>            :                         else
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                                 tmp |= voltage-&gt;gpio.mask;</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :                         WREG32(voltage-&gt;gpio.reg, tmp);</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                         if (voltage-&gt;delay)</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                                 udelay(voltage-&gt;delay);</span>
<span class="lineNum">     242 </span>            :                 }
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         } else if (voltage-&gt;type == VOLTAGE_VDDC)</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 radeon_atom_set_voltage(rdev, voltage-&gt;vddc_id, SET_VOLTAGE_TYPE_ASIC_VDDC);</span>
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         dyn_pwrmgt_sclk_length = RREG32_PLL(DYN_PWRMGT_SCLK_LENGTH);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         dyn_pwrmgt_sclk_length &amp;= ~REDUCED_POWER_SCLK_HILEN(0xf);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         dyn_pwrmgt_sclk_length &amp;= ~REDUCED_POWER_SCLK_LOLEN(0xf);</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN) {</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2) {</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                         dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(2);</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(2);</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 } else if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4) {</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                         dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(4);</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :                         dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(4);</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     257 </span>            :         } else {
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :                 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(1);</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(1);</span>
<span class="lineNum">     260 </span>            :         }
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         WREG32_PLL(DYN_PWRMGT_SCLK_LENGTH, dyn_pwrmgt_sclk_length);</span>
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         dyn_sclk_vol_cntl = RREG32_PLL(DYN_SCLK_VOL_CNTL);</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN) {</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 dyn_sclk_vol_cntl |= IO_CG_VOLTAGE_DROP;</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;delay) {</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                         dyn_sclk_vol_cntl |= VOLTAGE_DROP_SYNC;</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                         dyn_sclk_vol_cntl |= VOLTAGE_DELAY_SEL(voltage-&gt;delay);</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                         dyn_sclk_vol_cntl &amp;= ~VOLTAGE_DROP_SYNC;</span>
<span class="lineNum">     271 </span>            :         } else
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 dyn_sclk_vol_cntl &amp;= ~IO_CG_VOLTAGE_DROP;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         WREG32_PLL(DYN_SCLK_VOL_CNTL, dyn_sclk_vol_cntl);</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         hdp_dyn_cntl = RREG32_PLL(HDP_DYN_CNTL);</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN)</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 hdp_dyn_cntl &amp;= ~HDP_FORCEON;</span>
<span class="lineNum">     278 </span>            :         else
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 hdp_dyn_cntl |= HDP_FORCEON;</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         WREG32_PLL(HDP_DYN_CNTL, hdp_dyn_cntl);</span>
<span class="lineNum">     281 </span>            : #if 0
<span class="lineNum">     282 </span>            :         /* mc_host_dyn seems to cause hangs from time to time */
<span class="lineNum">     283 </span>            :         mc_host_dyn_cntl = RREG32_PLL(MC_HOST_DYN_CNTL);
<span class="lineNum">     284 </span>            :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN)
<span class="lineNum">     285 </span>            :                 mc_host_dyn_cntl &amp;= ~MC_HOST_FORCEON;
<span class="lineNum">     286 </span>            :         else
<span class="lineNum">     287 </span>            :                 mc_host_dyn_cntl |= MC_HOST_FORCEON;
<span class="lineNum">     288 </span>            :         WREG32_PLL(MC_HOST_DYN_CNTL, mc_host_dyn_cntl);
<span class="lineNum">     289 </span>            : #endif
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         dyn_backbias_cntl = RREG32_PLL(DYN_BACKBIAS_CNTL);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         if (ps-&gt;misc &amp; ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN)</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 dyn_backbias_cntl |= IO_CG_BACKBIAS_EN;</span>
<span class="lineNum">     293 </span>            :         else
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                 dyn_backbias_cntl &amp;= ~IO_CG_BACKBIAS_EN;</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         WREG32_PLL(DYN_BACKBIAS_CNTL, dyn_backbias_cntl);</span>
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            :         /* set pcie lanes */
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;flags &amp; RADEON_IS_PCIE) &amp;&amp;</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :             !(rdev-&gt;flags &amp; RADEON_IS_IGP) &amp;&amp;</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :             rdev-&gt;asic-&gt;pm.set_pcie_lanes &amp;&amp;</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :             (ps-&gt;pcie_lanes !=</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :              rdev-&gt;pm.power_state[rdev-&gt;pm.current_power_state_index].pcie_lanes)) {</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 radeon_set_pcie_lanes(rdev,</span>
<span class="lineNum">     304 </span>            :                                       ps-&gt;pcie_lanes);
<span class="lineNum">     305 </span>            :                 DRM_DEBUG(&quot;Setting: p: %d\n&quot;, ps-&gt;pcie_lanes);
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         }</span>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 : void rs600_pm_prepare(struct radeon_device *rdev)</span>
<span class="lineNum">     310 </span>            : {
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         struct drm_device *ddev = rdev-&gt;ddev;</span>
<span class="lineNum">     312 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     313 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     314 </span>            :         u32 tmp;
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span>            :         /* disable any active CRTCs */
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;ddev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled) {</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                         tmp |= AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     324 </span>            :         }
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     326 </span>            : 
<span class="lineNum">     327 </span><span class="lineNoCov">          0 : void rs600_pm_finish(struct radeon_device *rdev)</span>
<span class="lineNum">     328 </span>            : {
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         struct drm_device *ddev = rdev-&gt;ddev;</span>
<span class="lineNum">     330 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">     331 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">     332 </span>            :         u32 tmp;
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span>            :         /* enable any active CRTCs */
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         list_for_each_entry(crtc, &amp;ddev-&gt;mode_config.crtc_list, head) {</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                 radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 if (radeon_crtc-&gt;enabled) {</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                         WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     342 </span>            :         }
<span class="lineNum">     343 </span><span class="lineNoCov">          0 : }</span>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<span class="lineNum">     345 </span>            : /* hpd for digital panel detect/disconnect */
<span class="lineNum">     346 </span><span class="lineNoCov">          0 : bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)</span>
<span class="lineNum">     347 </span>            : {
<span class="lineNum">     348 </span>            :         u32 tmp;
<span class="lineNum">     349 </span>            :         bool connected = false;
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         switch (hpd) {</span>
<span class="lineNum">     352 </span>            :         case RADEON_HPD_1:
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 if (G_007D04_DC_HOT_PLUG_DETECT1_SENSE(tmp))</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">     356 </span>            :                 break;
<span class="lineNum">     357 </span>            :         case RADEON_HPD_2:
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS);</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 if (G_007D14_DC_HOT_PLUG_DETECT2_SENSE(tmp))</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                         connected = true;</span>
<span class="lineNum">     361 </span>            :                 break;
<span class="lineNum">     362 </span>            :         default:
<span class="lineNum">     363 </span>            :                 break;
<span class="lineNum">     364 </span>            :         }
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         return connected;</span>
<a name="366"><span class="lineNum">     366 </span>            : }</a>
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span><span class="lineNoCov">          0 : void rs600_hpd_set_polarity(struct radeon_device *rdev,</span>
<span class="lineNum">     369 </span>            :                             enum radeon_hpd_id hpd)
<span class="lineNum">     370 </span>            : {
<span class="lineNum">     371 </span>            :         u32 tmp;
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         bool connected = rs600_hpd_sense(rdev, hpd);</span>
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         switch (hpd) {</span>
<span class="lineNum">     375 </span>            :         case RADEON_HPD_1:
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL);</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1);</span>
<span class="lineNum">     379 </span>            :                 else
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                         tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1);</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     383 </span>            :         case RADEON_HPD_2:
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL);</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :                 if (connected)</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1);</span>
<span class="lineNum">     387 </span>            :                 else
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                         tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1);</span>
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     391 </span>            :         default:
<span class="lineNum">     392 </span>            :                 break;
<span class="lineNum">     393 </span>            :         }
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 : void rs600_hpd_init(struct radeon_device *rdev)</span>
<span class="lineNum">     397 </span>            : {
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     399 </span>            :         struct drm_connector *connector;
<span class="lineNum">     400 </span>            :         unsigned enable = 0;
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :                 switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">     405 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL,</span>
<span class="lineNum">     407 </span>            :                                S_007D00_DC_HOT_PLUG_DETECT1_EN(1));
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     409 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                         WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL,</span>
<span class="lineNum">     411 </span>            :                                S_007D10_DC_HOT_PLUG_DETECT2_EN(1));
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     413 </span>            :                 default:
<span class="lineNum">     414 </span>            :                         break;
<span class="lineNum">     415 </span>            :                 }
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 enable |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                 radeon_hpd_set_polarity(rdev, radeon_connector-&gt;hpd.hpd);</span>
<span class="lineNum">     418 </span>            :         }
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         radeon_irq_kms_enable_hpd(rdev, enable);</span>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span><span class="lineNoCov">          0 : void rs600_hpd_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     423 </span>            : {
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     425 </span>            :         struct drm_connector *connector;
<span class="lineNum">     426 </span>            :         unsigned disable = 0;
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">     431 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                         WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL,</span>
<span class="lineNum">     433 </span>            :                                S_007D00_DC_HOT_PLUG_DETECT1_EN(0));
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     435 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                         WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL,</span>
<span class="lineNum">     437 </span>            :                                S_007D10_DC_HOT_PLUG_DETECT2_EN(0));
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     439 </span>            :                 default:
<span class="lineNum">     440 </span>            :                         break;
<span class="lineNum">     441 </span>            :                 }
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                 disable |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">     443 </span>            :         }
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         radeon_irq_kms_disable_hpd(rdev, disable);</span>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span><span class="lineNoCov">          0 : int rs600_asic_reset(struct radeon_device *rdev)</span>
<span class="lineNum">     448 </span>            : {
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">     450 </span>            :         u32 status, tmp;
<span class="lineNum">     451 </span>            :         int ret = 0;
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         if (!G_000E40_GUI_ACTIVE(status)) {</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     456 </span>            :         }
<span class="lineNum">     457 </span>            :         /* Stops all mc clients */
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     460 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     461 </span>            :         /* stop CP */
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_CSQ_CNTL, 0);</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_CP_RB_CNTL);</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_RPTR_WR, 0);</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_WPTR, 0);</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :         WREG32(RADEON_CP_RB_CNTL, tmp);</span>
<span class="lineNum">     468 </span>            :         pci_save_state(rdev-&gt;pdev);
<span class="lineNum">     469 </span>            :         /* disable bus mastering */
<span class="lineNum">     470 </span>            :         pci_clear_master(rdev-&gt;pdev);
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     472 </span>            :         /* reset GA+VAP */
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) |</span>
<span class="lineNum">     474 </span>            :                                         S_0000F0_SOFT_RESET_GA(1));
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     480 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     481 </span>            :         /* reset CP */
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1));</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     488 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     489 </span>            :         /* reset MC */
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1));</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         RREG32(R_0000F0_RBBM_SOFT_RESET);</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         mdelay(500);</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         WREG32(R_0000F0_RBBM_SOFT_RESET, 0);</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         status = RREG32(R_000E40_RBBM_STATUS);</span>
<span class="lineNum">     496 </span>            :         dev_info(rdev-&gt;dev, &quot;(%s:%d) RBBM_STATUS=0x%08X\n&quot;, __func__, __LINE__, status);
<span class="lineNum">     497 </span>            :         /* restore PCI &amp; busmastering */
<span class="lineNum">     498 </span>            :         pci_restore_state(rdev-&gt;pdev);
<span class="lineNum">     499 </span>            :         /* Check if GPU is idle */
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :         if (G_000E40_GA_BUSY(status) || G_000E40_VAP_BUSY(status)) {</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed to reset GPU\n&quot;);</span>
<span class="lineNum">     502 </span>            :                 ret = -1;
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     504 </span>            :                 dev_info(rdev-&gt;dev, &quot;GPU reset succeed\n&quot;);
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span>            : /*
<a name="510"><span class="lineNum">     510 </span>            :  * GART.</a>
<span class="lineNum">     511 </span>            :  */
<span class="lineNum">     512 </span><span class="lineNoCov">          0 : void rs600_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">     513 </span>            : {
<span class="lineNum">     514 </span>            :         uint32_t tmp;
<span class="lineNum">     515 </span>            : 
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000100_MC_PT0_CNTL);</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :         tmp &amp;= C_000100_INVALIDATE_ALL_L1_TLBS &amp; C_000100_INVALIDATE_L2_CACHE;</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MC_PT0_CNTL, tmp);</span>
<span class="lineNum">     519 </span>            : 
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000100_MC_PT0_CNTL);</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         tmp |= S_000100_INVALIDATE_ALL_L1_TLBS(1) | S_000100_INVALIDATE_L2_CACHE(1);</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MC_PT0_CNTL, tmp);</span>
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000100_MC_PT0_CNTL);</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         tmp &amp;= C_000100_INVALIDATE_ALL_L1_TLBS &amp; C_000100_INVALIDATE_L2_CACHE;</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MC_PT0_CNTL, tmp);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000100_MC_PT0_CNTL);</span>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span><span class="lineNoCov">          0 : static int rs600_gart_init(struct radeon_device *rdev)</span>
<span class="lineNum">     531 </span>            : {
<span class="lineNum">     532 </span>            :         int r;
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj) {</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;RS600 GART already initialized\n&quot;);</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     537 </span>            :         }
<span class="lineNum">     538 </span>            :         /* Initialize common gart structure */
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         r = radeon_gart_init(rdev);</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     542 </span>            :         }
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_size = rdev-&gt;gart.num_gpu_pages * 8;</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         return radeon_gart_table_vram_alloc(rdev);</span>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span><span class="lineNoCov">          0 : static int rs600_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     548 </span>            : {
<span class="lineNum">     549 </span>            :         u32 tmp;
<span class="lineNum">     550 </span>            :         int r, i;
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     555 </span>            :         }
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         r = radeon_gart_table_vram_pin(rdev);</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     559 </span>            :         /* Enable bus master */
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :         tmp = RREG32(RADEON_BUS_CNTL) &amp; ~RS600_BUS_MASTER_DIS;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         WREG32(RADEON_BUS_CNTL, tmp);</span>
<span class="lineNum">     562 </span>            :         /* FIXME: setup default page */
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MC_PT0_CNTL,</span>
<span class="lineNum">     564 </span>            :                   (S_000100_EFFECTIVE_L2_CACHE_SIZE(6) |
<span class="lineNum">     565 </span>            :                    S_000100_EFFECTIVE_L2_QUEUE_SIZE(6)));
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 19; i++) {</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i,</span>
<span class="lineNum">     569 </span>            :                           S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(1) |
<span class="lineNum">     570 </span>            :                           S_00016C_SYSTEM_ACCESS_MODE_MASK(
<span class="lineNum">     571 </span>            :                                   V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS) |
<span class="lineNum">     572 </span>            :                           S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(
<span class="lineNum">     573 </span>            :                                   V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH) |
<span class="lineNum">     574 </span>            :                           S_00016C_EFFECTIVE_L1_CACHE_SIZE(3) |
<span class="lineNum">     575 </span>            :                           S_00016C_ENABLE_FRAGMENT_PROCESSING(1) |
<span class="lineNum">     576 </span>            :                           S_00016C_EFFECTIVE_L1_QUEUE_SIZE(3));
<span class="lineNum">     577 </span>            :         }
<span class="lineNum">     578 </span>            :         /* enable first context */
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL,</span>
<span class="lineNum">     580 </span>            :                   S_000102_ENABLE_PAGE_TABLE(1) |
<span class="lineNum">     581 </span>            :                   S_000102_PAGE_TABLE_DEPTH(V_000102_PAGE_TABLE_FLAT));
<span class="lineNum">     582 </span>            : 
<span class="lineNum">     583 </span>            :         /* disable all other contexts */
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 8; i++)</span>
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0);</span>
<span class="lineNum">     586 </span>            : 
<span class="lineNum">     587 </span>            :         /* setup the page table */
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR,</span>
<span class="lineNum">     589 </span>            :                   rdev-&gt;gart.table_addr);
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev-&gt;mc.gtt_start);</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev-&gt;mc.gtt_end);</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :         WREG32_MC(R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR, 0);</span>
<span class="lineNum">     593 </span>            : 
<span class="lineNum">     594 </span>            :         /* System context maps to VRAM space */
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev-&gt;mc.vram_start);</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR, rdev-&gt;mc.vram_end);</span>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span>            :         /* enable page tables */
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000100_MC_PT0_CNTL);</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MC_PT0_CNTL, (tmp | S_000100_ENABLE_PT(1)));</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000009_MC_CNTL1);</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000009_MC_CNTL1, (tmp | S_000009_ENABLE_PAGE_TABLES(1)));</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         rs600_gart_tlb_flush(rdev);</span>
<span class="lineNum">     604 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">     605 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">     606 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 : static void rs600_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     612 </span>            : {
<span class="lineNum">     613 </span>            :         u32 tmp;
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span>            :         /* FIXME: disable out of gart access */
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000100_MC_PT0_CNTL, 0);</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         tmp = RREG32_MC(R_000009_MC_CNTL1);</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000009_MC_CNTL1, tmp &amp; C_000009_ENABLE_PAGE_TABLES);</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_unpin(rdev);</span>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span><span class="lineNoCov">          0 : static void rs600_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     623 </span>            : {
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :         rs600_gart_disable(rdev);</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_free(rdev);</span>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span><span class="lineNoCov">          0 : uint64_t rs600_gart_get_page_entry(uint64_t addr, uint32_t flags)</span>
<span class="lineNum">     630 </span>            : {
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         addr = addr &amp; 0xFFFFFFFFFFFFF000ULL;</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         addr |= R600_PTE_SYSTEM;</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_VALID)</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 addr |= R600_PTE_VALID;</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_READ)</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 addr |= R600_PTE_READABLE;</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_WRITE)</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 addr |= R600_PTE_WRITEABLE;</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         if (flags &amp; RADEON_GART_PAGE_SNOOP)</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 addr |= R600_PTE_SNOOPED;</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         return addr;</span>
<a name="642"><span class="lineNum">     642 </span>            : }</a>
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span><span class="lineNoCov">          0 : void rs600_gart_set_page(struct radeon_device *rdev, unsigned i,</span>
<span class="lineNum">     645 </span>            :                          uint64_t entry)
<span class="lineNum">     646 </span>            : {
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :         void __iomem *ptr = (void *)rdev-&gt;gart.ptr;</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :         writeq(entry, ptr + (i * 8));</span>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     650 </span>            : 
<span class="lineNum">     651 </span><span class="lineNoCov">          0 : int rs600_irq_set(struct radeon_device *rdev)</span>
<span class="lineNum">     652 </span>            : {
<span class="lineNum">     653 </span>            :         uint32_t tmp = 0;
<span class="lineNum">     654 </span>            :         uint32_t mode_int = 0;
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         u32 hpd1 = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL) &amp;</span>
<span class="lineNum">     656 </span>            :                 ~S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1);
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         u32 hpd2 = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL) &amp;</span>
<span class="lineNum">     658 </span>            :                 ~S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1);
<span class="lineNum">     659 </span>            :         u32 hdmi0;
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE2(rdev))</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) &amp;</span>
<span class="lineNum">     662 </span>            :                         ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1);
<span class="lineNum">     663 </span>            :         else
<span class="lineNum">     664 </span>            :                 hdmi0 = 0;
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Can't enable IRQ/MSI because no handler is installed\n&quot;);</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 WREG32(R_000040_GEN_INT_CNTL, 0);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     670 </span>            :         }
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;rdev-&gt;irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {</span>
<span class="lineNum">     672 </span>            :                 tmp |= S_000040_SW_INT_EN(1);
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[0] ||</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[0])) {</span>
<span class="lineNum">     676 </span>            :                 mode_int |= S_006540_D1MODE_VBLANK_INT_MASK(1);
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[1] ||</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[1])) {</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 mode_int |= S_006540_D2MODE_VBLANK_INT_MASK(1);</span>
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[0]) {</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 hpd1 |= S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1);</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[1]) {</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 hpd2 |= S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1);</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[0]) {</span>
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :                 hdmi0 |= S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1);</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         WREG32(R_000040_GEN_INT_CNTL, tmp);</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :         WREG32(R_006540_DxMODE_INT_MASK, mode_int);</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1);</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2);</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE2(rdev))</span>
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                 WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0);</span>
<span class="lineNum">     697 </span>            : 
<span class="lineNum">     698 </span>            :         /* posting read */
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         RREG32(R_000040_GEN_INT_CNTL);</span>
<span class="lineNum">     700 </span>            : 
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineNoCov">          0 : static inline u32 rs600_irq_ack(struct radeon_device *rdev)</span>
<span class="lineNum">     705 </span>            : {
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         uint32_t irqs = RREG32(R_000044_GEN_INT_STATUS);</span>
<span class="lineNum">     707 </span>            :         uint32_t irq_mask = S_000044_SW_INT(1);
<span class="lineNum">     708 </span>            :         u32 tmp;
<span class="lineNum">     709 </span>            : 
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         if (G_000044_DISPLAY_INT_STAT(irqs)) {</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r500.disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS);</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                         WREG32(R_006534_D1MODE_VBLANK_STATUS,</span>
<span class="lineNum">     714 </span>            :                                 S_006534_D1MODE_VBLANK_ACK(1));
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                         WREG32(R_006D34_D2MODE_VBLANK_STATUS,</span>
<span class="lineNum">     718 </span>            :                                 S_006D34_D2MODE_VBLANK_ACK(1));
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                         tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL);</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                         tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(1);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                         WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                         tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL);</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                         tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(1);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     730 </span>            :         } else {
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r500.disp_int = 0;</span>
<span class="lineNum">     732 </span>            :         }
<span class="lineNum">     733 </span>            : 
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE2(rdev)) {</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r500.hdmi0_status = RREG32(R_007404_HDMI0_STATUS) &amp;</span>
<span class="lineNum">     736 </span>            :                         S_007404_HDMI0_AZ_FORMAT_WTRIG(1);
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev-&gt;irq.stat_regs.r500.hdmi0_status)) {</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                         tmp = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL);</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                         tmp |= S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(1);</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                         WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     742 </span>            :         } else
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r500.hdmi0_status = 0;</span>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         if (irqs) {</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 WREG32(R_000044_GEN_INT_STATUS, irqs);</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         return irqs &amp; irq_mask;</span>
<a name="749"><span class="lineNum">     749 </span>            : }</a>
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 : void rs600_irq_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     752 </span>            : {
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         u32 hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) &amp;</span>
<span class="lineNum">     754 </span>            :                 ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1);
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0);</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         WREG32(R_000040_GEN_INT_CNTL, 0);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         WREG32(R_006540_DxMODE_INT_MASK, 0);</span>
<span class="lineNum">     758 </span>            :         /* Wait and acknowledge irq */
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :         rs600_irq_ack(rdev);</span>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineNoCov">          0 : int rs600_irq_process(struct radeon_device *rdev)</span>
<span class="lineNum">     764 </span>            : {
<span class="lineNum">     765 </span>            :         u32 status, msi_rearm;
<span class="lineNum">     766 </span>            :         bool queue_hotplug = false;
<span class="lineNum">     767 </span>            :         bool queue_hdmi = false;
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         status = rs600_irq_ack(rdev);</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         if (!status &amp;&amp;</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :             !rdev-&gt;irq.stat_regs.r500.disp_int &amp;&amp;</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :             !rdev-&gt;irq.stat_regs.r500.hdmi0_status) {</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">     774 </span>            :         }
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         while (status ||</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                rdev-&gt;irq.stat_regs.r500.disp_int ||</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                rdev-&gt;irq.stat_regs.r500.hdmi0_status) {</span>
<span class="lineNum">     778 </span>            :                 /* SW interrupt */
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                 if (G_000044_SW_INT(status)) {</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     782 </span>            :                 /* Vertical blank interrupts */
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;irq.crtc_vblank_int[0]) {</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :                                 drm_handle_vblank(rdev-&gt;ddev, 0);</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                                 wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                         if (atomic_read(&amp;rdev-&gt;irq.pflip[0]))</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_vblank(rdev, 0);</span>
<span class="lineNum">     791 </span>            :                 }
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;irq.crtc_vblank_int[1]) {</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                                 drm_handle_vblank(rdev-&gt;ddev, 1);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                                 wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :                         if (atomic_read(&amp;rdev-&gt;irq.pflip[1]))</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_vblank(rdev, 1);</span>
<span class="lineNum">     800 </span>            :                 }
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     802 </span>            :                         queue_hotplug = true;
<span class="lineNum">     803 </span>            :                         DRM_DEBUG(&quot;HPD1\n&quot;);
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev-&gt;irq.stat_regs.r500.disp_int)) {</span>
<span class="lineNum">     806 </span>            :                         queue_hotplug = true;
<span class="lineNum">     807 </span>            :                         DRM_DEBUG(&quot;HPD2\n&quot;);
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev-&gt;irq.stat_regs.r500.hdmi0_status)) {</span>
<span class="lineNum">     810 </span>            :                         queue_hdmi = true;
<span class="lineNum">     811 </span>            :                         DRM_DEBUG(&quot;HDMI0\n&quot;);
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 status = rs600_irq_ack(rdev);</span>
<span class="lineNum">     814 </span>            :         }
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         if (queue_hotplug)</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                 schedule_delayed_work(&amp;rdev-&gt;hotplug_work, 0);</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :         if (queue_hdmi)</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;rdev-&gt;audio_work);</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         if (rdev-&gt;msi_enabled) {</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;family) {</span>
<span class="lineNum">     821 </span>            :                 case CHIP_RS600:
<span class="lineNum">     822 </span>            :                 case CHIP_RS690:
<span class="lineNum">     823 </span>            :                 case CHIP_RS740:
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                         msi_rearm = RREG32(RADEON_BUS_CNTL) &amp; ~RS600_MSI_REARM;</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_BUS_CNTL, msi_rearm);</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_BUS_CNTL, msi_rearm | RS600_MSI_REARM);</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     828 </span>            :                 default:
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                         WREG32(RADEON_MSI_REARM_EN, RV370_MSI_REARM_EN);</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     831 </span>            :                 }
<span class="lineNum">     832 </span>            :         }
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :         return IRQ_HANDLED;</span>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     835 </span>            : 
<span class="lineNum">     836 </span><span class="lineNoCov">          0 : u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc)</span>
<span class="lineNum">     837 </span>            : {
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :         if (crtc == 0)</span>
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 return RREG32(R_0060A4_D1CRTC_STATUS_FRAME_COUNT);</span>
<span class="lineNum">     840 </span>            :         else
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 return RREG32(R_0068A4_D2CRTC_STATUS_FRAME_COUNT);</span>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     843 </span>            : 
<span class="lineNum">     844 </span><span class="lineNoCov">          0 : int rs600_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     845 </span>            : {
<span class="lineNum">     846 </span>            :         unsigned i;
<span class="lineNum">     847 </span>            : 
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :                 if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS)))</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     852 </span>            :         }
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span><span class="lineNoCov">          0 : static void rs600_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">     857 </span>            : {
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         r420_pipes_init(rdev);</span>
<span class="lineNum">     859 </span>            :         /* Wait for mc idle */
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         if (rs600_mc_wait_for_idle(rdev))</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait MC idle timeout before updating MC.\n&quot;);</span>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     863 </span>            : 
<span class="lineNum">     864 </span><span class="lineNoCov">          0 : static void rs600_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">     865 </span>            : {
<span class="lineNum">     866 </span>            :         u64 base;
<span class="lineNum">     867 </span>            : 
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_base = rdev-&gt;fb_aper_offset;</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_size = rdev-&gt;fb_aper_size;</span>
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = 128;</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE);</span>
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.mc_vram_size = rdev-&gt;mc.real_vram_size;</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.visible_vram_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev);</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         base = RREG32_MC(R_000004_MC_FB_LOCATION);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         base = G_000004_MC_FB_START(base) &lt;&lt; 16;</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         radeon_vram_location(rdev, &amp;rdev-&gt;mc, base);</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :         radeon_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span><span class="lineNoCov">          0 : void rs600_bandwidth_update(struct radeon_device *rdev)</span>
<span class="lineNum">     885 </span>            : {
<span class="lineNum">     886 </span>            :         struct drm_display_mode *mode0 = NULL;
<span class="lineNum">     887 </span>            :         struct drm_display_mode *mode1 = NULL;
<span class="lineNum">     888 </span>            :         u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt;
<span class="lineNum">     889 </span>            :         /* FIXME: implement full support */
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;mode_info.mode_config_initialized)</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     893 </span>            : 
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         radeon_update_display_priority(rdev);</span>
<span class="lineNum">     895 </span>            : 
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[0]-&gt;base.enabled)</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 mode0 = &amp;rdev-&gt;mode_info.crtcs[0]-&gt;base.mode;</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         if (rdev-&gt;mode_info.crtcs[1]-&gt;base.enabled)</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 mode1 = &amp;rdev-&gt;mode_info.crtcs[1]-&gt;base.mode;</span>
<span class="lineNum">     900 </span>            : 
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :         rs690_line_buffer_adjust(rdev, mode0, mode1);</span>
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :         if (rdev-&gt;disp_priority == 2) {</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                 d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT);</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1);</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1);</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt);</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt);</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                 WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt);</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         }</span>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span><span class="lineNoCov">          0 : uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">     916 </span>            : {
<span class="lineNum">     917 </span>            :         unsigned long flags;
<span class="lineNum">     918 </span>            :         u32 r;
<span class="lineNum">     919 </span>            : 
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :         WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) |</span>
<span class="lineNum">     922 </span>            :                 S_000070_MC_IND_CITF_ARB0(1));
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         r = RREG32(R_000074_MC_IND_DATA);</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="926"><span class="lineNum">     926 </span>            : }</a>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 : void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">     929 </span>            : {
<span class="lineNum">     930 </span>            :         unsigned long flags;
<span class="lineNum">     931 </span>            : 
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :         WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) |</span>
<span class="lineNum">     934 </span>            :                 S_000070_MC_IND_CITF_ARB0(1) | S_000070_MC_IND_WR_EN(1));
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :         WREG32(R_000074_MC_IND_DATA, v);</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span><span class="lineNoCov">          0 : static void rs600_debugfs(struct radeon_device *rdev)</span>
<span class="lineNum">     940 </span>            : {
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         if (r100_debugfs_rbbm_init(rdev))</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for RBBM !\n&quot;);</span>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     944 </span>            : 
<span class="lineNum">     945 </span><span class="lineNoCov">          0 : void rs600_set_safe_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     946 </span>            : {
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm = rs600_reg_safe_bm;</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.reg_safe_bm_size = ARRAY_SIZE(rs600_reg_safe_bm);</span>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     950 </span>            : 
<span class="lineNum">     951 </span><span class="lineNoCov">          0 : static void rs600_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">     952 </span>            : {
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span>            :         /* Stops all mc clients */
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span>            :         /* Wait for mc idle */
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :         if (rs600_mc_wait_for_idle(rdev))</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait MC idle timeout before updating MC.\n&quot;);</span>
<span class="lineNum">     961 </span>            : 
<span class="lineNum">     962 </span>            :         /* FIXME: What does AGP means for such chipset ? */
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000005_MC_AGP_LOCATION, 0x0FFFFFFF);</span>
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000006_AGP_BASE, 0);</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000007_AGP_BASE_2, 0);</span>
<span class="lineNum">     966 </span>            :         /* Program MC */
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :         WREG32_MC(R_000004_MC_FB_LOCATION,</span>
<span class="lineNum">     968 </span>            :                         S_000004_MC_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16) |
<span class="lineNum">     969 </span>            :                         S_000004_MC_FB_TOP(rdev-&gt;mc.vram_end &gt;&gt; 16));
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         WREG32(R_000134_HDP_FB_LOCATION,</span>
<span class="lineNum">     971 </span>            :                 S_000134_HDP_FB_START(rdev-&gt;mc.vram_start &gt;&gt; 16));
<span class="lineNum">     972 </span>            : 
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<a name="974"><span class="lineNum">     974 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span><span class="lineNoCov">          0 : static int rs600_startup(struct radeon_device *rdev)</span>
<span class="lineNum">     977 </span>            : {
<span class="lineNum">     978 </span>            :         int r;
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :         rs600_mc_program(rdev);</span>
<span class="lineNum">     981 </span>            :         /* Resume clock */
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">     983 </span>            :         /* Initialize GPU configuration (# pipes, ...) */
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :         rs600_gpu_init(rdev);</span>
<span class="lineNum">     985 </span>            :         /* Initialize GART (initialize after TTM so we can allocate
<span class="lineNum">     986 </span>            :          * memory through TTM but finalize after TTM) */
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :         r = rs600_gart_enable(rdev);</span>
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     990 </span>            : 
<span class="lineNum">     991 </span>            :         /* allocate wb buffer */
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     995 </span>            : 
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1000 </span>            :         }
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span>            :         /* Enable IRQ */
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1007 </span>            :         }
<span class="lineNum">    1008 </span>            : 
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         rs600_irq_set(rdev);</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);</span>
<span class="lineNum">    1011 </span>            :         /* 1M ring buffer */
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         r = r100_cp_init(rdev, 1024 * 1024);</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP (%d).\n&quot;, r);</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1016 </span>            :         }
<span class="lineNum">    1017 </span>            : 
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1022 </span>            :         }
<span class="lineNum">    1023 </span>            : 
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         r = radeon_audio_init(rdev);</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing audio\n&quot;);</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1028 </span>            :         }
<span class="lineNum">    1029 </span>            : 
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 : int rs600_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    1034 </span>            : {
<span class="lineNum">    1035 </span>            :         int r;
<span class="lineNum">    1036 </span>            : 
<span class="lineNum">    1037 </span>            :         /* Make sur GART are not working */
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         rs600_gart_disable(rdev);</span>
<span class="lineNum">    1039 </span>            :         /* Resume clock before doing reset */
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">    1041 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,</span>
<span class="lineNum">    1044 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">    1045 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1047 </span>            :         /* post */
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    1049 </span>            :         /* Resume clock after posting */
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         rv515_clock_startup(rdev);</span>
<span class="lineNum">    1051 </span>            :         /* Initialize surface registers */
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    1053 </span>            : 
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         r = rs600_startup(rdev);</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1060"><span class="lineNum">    1060 </span>            : }</a>
<span class="lineNum">    1061 </span>            : 
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 : int rs600_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    1063 </span>            : {
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         r100_cp_disable(rdev);</span>
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         rs600_irq_disable(rdev);</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         rs600_gart_disable(rdev);</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1071"><span class="lineNum">    1071 </span>            : }</a>
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 : void rs600_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1074 </span>            : {
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         r100_cp_fini(rdev);</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         rs600_gart_fini(rdev);</span>
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 : int rs600_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1091 </span>            : {
<span class="lineNum">    1092 </span>            :         int r;
<span class="lineNum">    1093 </span>            : 
<span class="lineNum">    1094 </span>            :         /* Disable VGA */
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">    1096 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         radeon_scratch_init(rdev);</span>
<span class="lineNum">    1098 </span>            :         /* Initialize surface registers */
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    1100 </span>            :         /* restore some register to sane defaults */
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         r100_restore_sanity(rdev);</span>
<span class="lineNum">    1102 </span>            :         /* BIOS */
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1106 </span>            :         }
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 r = radeon_atombios_init(rdev);</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1111 </span>            :         } else {
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for RS600 GPU\n&quot;);</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1114 </span>            :         }
<span class="lineNum">    1115 </span>            :         /* Reset gpu before posting otherwise ATOM will enter infinite loop */
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         if (radeon_asic_reset(rdev)) {</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev,</span>
<span class="lineNum">    1118 </span>            :                         &quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n&quot;,
<span class="lineNum">    1119 </span>            :                         RREG32(R_000E40_RBBM_STATUS),
<span class="lineNum">    1120 </span>            :                         RREG32(R_0007C0_CP_STAT));
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1122 </span>            :         /* check if cards are posted or not */
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :         if (radeon_boot_test_post_card(rdev) == false)</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1125 </span>            : 
<span class="lineNum">    1126 </span>            :         /* Initialize clocks */
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    1128 </span>            :         /* initialize memory controller */
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :         rs600_mc_init(rdev);</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         rs600_debugfs(rdev);</span>
<span class="lineNum">    1131 </span>            :         /* Fence driver */
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1135 </span>            :         /* Memory manager */
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         r = rs600_gart_init(rdev);</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         rs600_set_safe_registers(rdev);</span>
<span class="lineNum">    1143 </span>            : 
<span class="lineNum">    1144 </span>            :         /* Initialize power management */
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    1146 </span>            : 
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         r = rs600_startup(rdev);</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1150 </span>            :                 /* Somethings want wront with the accel init stop accel */
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 r100_cp_fini(rdev);</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                 rs600_gart_fini(rdev);</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
