{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 14 22:24:11 2014 " "Info: Processing started: Sun Dec 14 22:24:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP_LEVEL_MIPS -c TOP_LEVEL_MIPS " "Info: Command: quartus_sta TOP_LEVEL_MIPS -c TOP_LEVEL_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.1V " "Info: Core supply voltage is 1.1V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[31\]\|combout " "Warning: Node \"ALU_1\|temp2\[31\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[30\]\|combout " "Warning: Node \"ALU_1\|cout2\[30\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[0\]\|combout " "Warning: Node \"ALU_1\|temp2\[0\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[1\]\|combout " "Warning: Node \"ALU_1\|temp2\[1\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[0\]\|combout " "Warning: Node \"ALU_1\|cout2\[0\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[2\]\|combout " "Warning: Node \"ALU_1\|temp2\[2\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[1\]\|combout " "Warning: Node \"ALU_1\|cout2\[1\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[1\]\|combout " "Warning: Node \"ALU_1\|temp1\[1\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[3\]\|combout " "Warning: Node \"ALU_1\|temp2\[3\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[2\]\|combout " "Warning: Node \"ALU_1\|cout2\[2\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[3\]\|combout " "Warning: Node \"ALU_1\|cout2\[3\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[4\]\|combout " "Warning: Node \"ALU_1\|temp2\[4\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[4\]\|combout " "Warning: Node \"ALU_1\|cout2\[4\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[5\]\|combout " "Warning: Node \"ALU_1\|temp2\[5\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[5\]\|combout " "Warning: Node \"ALU_1\|cout2\[5\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[6\]\|combout " "Warning: Node \"ALU_1\|temp2\[6\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[8\]\|combout " "Warning: Node \"ALU_1\|cout2\[8\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[9\]\|combout " "Warning: Node \"ALU_1\|temp2\[9\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[9\]\|combout " "Warning: Node \"ALU_1\|cout2\[9\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[10\]\|combout " "Warning: Node \"ALU_1\|temp2\[10\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[9\]\|combout " "Warning: Node \"ALU_1\|temp1\[9\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[10\]\|combout " "Warning: Node \"ALU_1\|cout2\[10\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[11\]\|combout " "Warning: Node \"ALU_1\|temp2\[11\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[12\]\|combout " "Warning: Node \"ALU_1\|temp2\[12\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[11\]\|combout " "Warning: Node \"ALU_1\|cout2\[11\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[12\]\|combout " "Warning: Node \"ALU_1\|cout2\[12\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[13\]\|combout " "Warning: Node \"ALU_1\|temp2\[13\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[14\]\|combout " "Warning: Node \"ALU_1\|temp2\[14\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[13\]\|combout " "Warning: Node \"ALU_1\|cout2\[13\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[14\]\|combout " "Warning: Node \"ALU_1\|cout2\[14\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[15\]\|combout " "Warning: Node \"ALU_1\|temp2\[15\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[17\]\|combout " "Warning: Node \"ALU_1\|temp2\[17\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[16\]\|combout " "Warning: Node \"ALU_1\|cout2\[16\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[17\]\|combout " "Warning: Node \"ALU_1\|cout2\[17\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[18\]\|combout " "Warning: Node \"ALU_1\|temp2\[18\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[18\]\|combout " "Warning: Node \"ALU_1\|cout2\[18\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[19\]\|combout " "Warning: Node \"ALU_1\|temp2\[19\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[20\]\|combout " "Warning: Node \"ALU_1\|temp2\[20\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[19\]\|combout " "Warning: Node \"ALU_1\|cout2\[19\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[19\]\|combout " "Warning: Node \"ALU_1\|temp1\[19\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[21\]\|combout " "Warning: Node \"ALU_1\|cout2\[21\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[22\]\|combout " "Warning: Node \"ALU_1\|temp2\[22\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[22\]\|combout " "Warning: Node \"ALU_1\|cout2\[22\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[23\]\|combout " "Warning: Node \"ALU_1\|temp2\[23\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[23\]\|combout " "Warning: Node \"ALU_1\|cout2\[23\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[24\]\|combout " "Warning: Node \"ALU_1\|temp2\[24\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[25\]\|combout " "Warning: Node \"ALU_1\|temp2\[25\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[24\]\|combout " "Warning: Node \"ALU_1\|cout2\[24\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[25\]\|combout " "Warning: Node \"ALU_1\|cout2\[25\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[26\]\|combout " "Warning: Node \"ALU_1\|temp2\[26\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[27\]\|combout " "Warning: Node \"ALU_1\|temp2\[27\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[26\]\|combout " "Warning: Node \"ALU_1\|cout2\[26\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[27\]\|combout " "Warning: Node \"ALU_1\|cout2\[27\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[28\]\|combout " "Warning: Node \"ALU_1\|temp2\[28\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[28\]\|combout " "Warning: Node \"ALU_1\|cout2\[28\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[29\]\|combout " "Warning: Node \"ALU_1\|temp2\[29\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[29\]\|combout " "Warning: Node \"ALU_1\|cout2\[29\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[30\]\|combout " "Warning: Node \"ALU_1\|temp2\[30\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[0\]\|combout " "Warning: Node \"ALU_1\|temp1\[0\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[2\]\|combout " "Warning: Node \"ALU_1\|temp1\[2\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[3\]\|combout " "Warning: Node \"ALU_1\|temp1\[3\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[5\]\|combout " "Warning: Node \"ALU_1\|temp1\[5\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[6\]\|combout " "Warning: Node \"ALU_1\|cout2\[6\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[7\]\|combout " "Warning: Node \"ALU_1\|temp2\[7\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[6\]\|combout " "Warning: Node \"ALU_1\|temp1\[6\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[7\]\|combout " "Warning: Node \"ALU_1\|temp1\[7\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[8\]\|combout " "Warning: Node \"ALU_1\|temp2\[8\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[7\]\|combout " "Warning: Node \"ALU_1\|cout2\[7\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[8\]\|combout " "Warning: Node \"ALU_1\|temp1\[8\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[10\]\|combout " "Warning: Node \"ALU_1\|temp1\[10\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[11\]\|combout " "Warning: Node \"ALU_1\|temp1\[11\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[12\]\|combout " "Warning: Node \"ALU_1\|temp1\[12\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[13\]\|combout " "Warning: Node \"ALU_1\|temp1\[13\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[14\]\|combout " "Warning: Node \"ALU_1\|temp1\[14\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[15\]\|combout " "Warning: Node \"ALU_1\|cout2\[15\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[16\]\|combout " "Warning: Node \"ALU_1\|temp2\[16\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[15\]\|combout " "Warning: Node \"ALU_1\|temp1\[15\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[16\]\|combout " "Warning: Node \"ALU_1\|temp1\[16\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[17\]\|combout " "Warning: Node \"ALU_1\|temp1\[17\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[18\]\|combout " "Warning: Node \"ALU_1\|temp1\[18\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp2\[21\]\|combout " "Warning: Node \"ALU_1\|temp2\[21\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|cout2\[20\]\|combout " "Warning: Node \"ALU_1\|cout2\[20\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[20\]\|combout " "Warning: Node \"ALU_1\|temp1\[20\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[21\]\|combout " "Warning: Node \"ALU_1\|temp1\[21\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[22\]\|combout " "Warning: Node \"ALU_1\|temp1\[22\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[23\]\|combout " "Warning: Node \"ALU_1\|temp1\[23\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[24\]\|combout " "Warning: Node \"ALU_1\|temp1\[24\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[25\]\|combout " "Warning: Node \"ALU_1\|temp1\[25\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[26\]\|combout " "Warning: Node \"ALU_1\|temp1\[26\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[27\]\|combout " "Warning: Node \"ALU_1\|temp1\[27\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[28\]\|combout " "Warning: Node \"ALU_1\|temp1\[28\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[31\]\|combout " "Warning: Node \"ALU_1\|temp1\[31\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[29\]\|combout " "Warning: Node \"ALU_1\|temp1\[29\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[30\]\|combout " "Warning: Node \"ALU_1\|temp1\[30\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_1\|temp1\[4\]\|combout " "Warning: Node \"ALU_1\|temp1\[4\]\|combout\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Damon Prasetyo Arso/Documents/Praktikum/Arsikom/Modul V/EL3111_5_20141117_13212001/1_Lab/1b/ALU.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_LEVEL_MIPS.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'TOP_LEVEL_MIPS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "Info: create_clock -period 1.000 -name reset reset" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.651 " "Info: Worst-case setup slack is -10.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.651      -300.775 clock  " "Info:   -10.651      -300.775 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.027      -224.533 reset  " "Info:    -4.027      -224.533 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.499 " "Info: Worst-case hold slack is -4.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.499      -153.723 reset  " "Info:    -4.499      -153.723 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276        -1.251 clock  " "Info:    -0.276        -1.251 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.080 " "Info: Worst-case recovery slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080        -0.640 clock  " "Info:    -0.080        -0.640 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.729 " "Info: Worst-case removal slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729        -7.402 clock  " "Info:    -0.729        -7.402 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.531 " "Info: Worst-case minimum pulse width slack is -1.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531       -82.974 clock  " "Info:    -1.531       -82.974 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489       -89.030 reset  " "Info:    -0.489       -89.030 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.874 " "Info: Worst-case setup slack is -9.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.874      -276.381 clock  " "Info:    -9.874      -276.381 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.646      -204.165 reset  " "Info:    -3.646      -204.165 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.103 " "Info: Worst-case hold slack is -4.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.103      -144.190 reset  " "Info:    -4.103      -144.190 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284        -1.257 clock  " "Info:    -0.284        -1.257 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.043 " "Info: Worst-case recovery slack is -0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043        -0.344 clock  " "Info:    -0.043        -0.344 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.688 " "Info: Worst-case removal slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688        -6.170 clock  " "Info:    -0.688        -6.170 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.531 " "Info: Worst-case minimum pulse width slack is -1.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531       -82.812 clock  " "Info:    -1.531       -82.812 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470       -85.885 reset  " "Info:    -0.470       -85.885 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reset\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -setup 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{reset\}\] -hold 0.040" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -rise_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clock\}\] -fall_to \[get_clocks \{clock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.988 " "Info: Worst-case setup slack is -4.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.988      -133.548 clock  " "Info:    -4.988      -133.548 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696       -78.694 reset  " "Info:    -1.696       -78.694 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.531 " "Info: Worst-case hold slack is -2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531       -94.747 reset  " "Info:    -2.531       -94.747 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242        -1.019 clock  " "Info:    -0.242        -1.019 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.062 " "Info: Worst-case recovery slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 clock  " "Info:     0.062         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.521 " "Info: Worst-case removal slack is -0.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521        -7.044 clock  " "Info:    -0.521        -7.044 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.366 " "Info: Worst-case minimum pulse width slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366       -22.191 clock  " "Info:    -0.366       -22.191 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 reset  " "Info:     0.114         0.000 reset " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 14 22:24:34 2014 " "Info: Processing ended: Sun Dec 14 22:24:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
