// Seed: 1485156837
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  or primCall (
      id_11,
      id_20,
      id_6,
      id_19,
      id_8,
      id_18,
      id_10,
      id_23,
      id_15,
      id_13,
      id_24,
      id_26,
      id_21,
      id_5,
      id_22,
      id_14,
      id_17,
      id_7,
      id_9,
      id_25,
      id_3
  );
  assign id_13 = id_20;
  reg  id_24;
  wire id_25;
  for (id_26 = 1; 1; id_19 = id_6) begin : LABEL_0
    assign id_7 = 1;
    always @(id_26) begin : LABEL_0
      id_24 <= 1;
    end
  end
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
