-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw_working\ip_cores\uz_pmsm_model_3ph_dq\hdl_prj\hdlsrc\uz_pmsm_model_3ph_dq\uz_pmsm_model_3ph_dq.vhd
-- Created: 2023-01-09 11:01:41
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_model_3ph_dq
-- Source Path: uz_pmsm_model_3ph_dq
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.uz_pmsm_model_3ph_dq_pkg.ALL;

ENTITY uz_pmsm_model_3ph_dq IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        voltage_input_dq_0                :   IN    std_logic_vector(53 DOWNTO 0);  -- ufix54
        AXI4_ACLK                         :   IN    std_logic;  -- ufix1
        AXI4_ARESETN                      :   IN    std_logic;  -- ufix1
        AXI4_AWID                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_AWADDR                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_AWLEN                        :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        AXI4_AWSIZE                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_AWBURST                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_AWLOCK                       :   IN    std_logic;  -- ufix1
        AXI4_AWCACHE                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_AWPROT                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_AWVALID                      :   IN    std_logic;  -- ufix1
        AXI4_WDATA                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_WSTRB                        :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_WLAST                        :   IN    std_logic;  -- ufix1
        AXI4_WVALID                       :   IN    std_logic;  -- ufix1
        AXI4_BREADY                       :   IN    std_logic;  -- ufix1
        AXI4_ARID                         :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_ARADDR                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_ARLEN                        :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
        AXI4_ARSIZE                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_ARBURST                      :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_ARLOCK                       :   IN    std_logic;  -- ufix1
        AXI4_ARCACHE                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_ARPROT                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        AXI4_ARVALID                      :   IN    std_logic;  -- ufix1
        AXI4_RREADY                       :   IN    std_logic;  -- ufix1
        currents_dq_out_0                 :   OUT   std_logic_vector(53 DOWNTO 0);  -- ufix54
        theta_el_out                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18
        omega_mech_out                    :   OUT   std_logic_vector(23 DOWNTO 0);  -- ufix24
        AXI4_AWREADY                      :   OUT   std_logic;  -- ufix1
        AXI4_WREADY                       :   OUT   std_logic;  -- ufix1
        AXI4_BID                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_BRESP                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_BVALID                       :   OUT   std_logic;  -- ufix1
        AXI4_ARREADY                      :   OUT   std_logic;  -- ufix1
        AXI4_RID                          :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
        AXI4_RDATA                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_RRESP                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_RLAST                        :   OUT   std_logic;  -- ufix1
        AXI4_RVALID                       :   OUT   std_logic  -- ufix1
        );
END uz_pmsm_model_3ph_dq;


ARCHITECTURE rtl OF uz_pmsm_model_3ph_dq IS

  -- Component Declarations
  COMPONENT uz_pmsm_model_3ph_dq_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_3ph_dq_axi4
    PORT( reset                           :   IN    std_logic;
          AXI4_ACLK                       :   IN    std_logic;  -- ufix1
          AXI4_ARESETN                    :   IN    std_logic;  -- ufix1
          AXI4_AWID                       :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_AWADDR                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_AWLEN                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          AXI4_AWSIZE                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_AWBURST                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_AWLOCK                     :   IN    std_logic;  -- ufix1
          AXI4_AWCACHE                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_AWPROT                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_AWVALID                    :   IN    std_logic;  -- ufix1
          AXI4_WDATA                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_WSTRB                      :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_WLAST                      :   IN    std_logic;  -- ufix1
          AXI4_WVALID                     :   IN    std_logic;  -- ufix1
          AXI4_BREADY                     :   IN    std_logic;  -- ufix1
          AXI4_ARID                       :   IN    std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_ARADDR                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_ARLEN                      :   IN    std_logic_vector(7 DOWNTO 0);  -- ufix8
          AXI4_ARSIZE                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_ARBURST                    :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_ARLOCK                     :   IN    std_logic;  -- ufix1
          AXI4_ARCACHE                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_ARPROT                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
          AXI4_ARVALID                    :   IN    std_logic;  -- ufix1
          AXI4_RREADY                     :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_outputs                    :   IN    vector_of_std_logic_vector32(0 TO 4);  -- ufix32 [5]
          read_voltage_input_dq_out_axi_fb :   IN    vector_of_std_logic_vector32(0 TO 1);  -- ufix32 [2]
          AXI4_AWREADY                    :   OUT   std_logic;  -- ufix1
          AXI4_WREADY                     :   OUT   std_logic;  -- ufix1
          AXI4_BID                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_BRESP                      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_BVALID                     :   OUT   std_logic;  -- ufix1
          AXI4_ARREADY                    :   OUT   std_logic;  -- ufix1
          AXI4_RID                        :   OUT   std_logic_vector(11 DOWNTO 0);  -- ufix12
          AXI4_RDATA                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_RRESP                      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_RLAST                      :   OUT   std_logic;  -- ufix1
          AXI4_RVALID                     :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          write_reset_integrators         :   OUT   std_logic;  -- ufix1
          write_simulate_mechanical       :   OUT   std_logic;  -- ufix1
          write_reciprocal_J              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_mu                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_M_n0                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_reciprocal_L_d            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_reciprocal_L_q            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_R1                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_polepairs                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_psi_pm                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_use_axi_input             :   OUT   std_logic;  -- ufix1
          write_inputs                    :   OUT   vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT uz_pmsm_model_3ph_dq_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          reset_integrators               :   IN    std_logic;  -- ufix1
          simulate_mechanical             :   IN    std_logic;  -- ufix1
          reciprocal_J                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          mu                              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          M_n0                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          reciprocal_L_d                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          reciprocal_L_q                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          R1                              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          polepairs                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psi_pm                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_0                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_1                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_2                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_3                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          use_axi_input                   :   IN    std_logic;  -- ufix1
          voltage_input_dq_0              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          voltage_input_dq_1              :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ce_out                          :   OUT   std_logic;  -- ufix1
          outputs_0                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_1                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_2                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_3                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          outputs_4                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          voltage_input_dq_out_axi_fb_0   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          voltage_input_dq_out_axi_fb_1   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          currents_dq_out_0               :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          currents_dq_out_1               :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el_out                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          omega_mech_out                  :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm_model_3ph_dq_reset_sync
    USE ENTITY work.uz_pmsm_model_3ph_dq_reset_sync(rtl);

  FOR ALL : uz_pmsm_model_3ph_dq_axi4
    USE ENTITY work.uz_pmsm_model_3ph_dq_axi4(rtl);

  FOR ALL : uz_pmsm_model_3ph_dq_dut
    USE ENTITY work.uz_pmsm_model_3ph_dq_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL voltage_input_dq_0_unsigned      : unsigned(53 DOWNTO 0);  -- ufix54
  SIGNAL voltage_input_dq_0_slice         : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_input_dq_0_sig           : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL voltage_input_dq_0_slice_1       : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL voltage_input_dq_1_sig           : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL write_inputs_unsigned            : vector_of_std_logic_vector32(0 TO 3);  -- ufix32 [4]
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL read_voltage_input_dq_out_axi_fb_vec : vector_of_std_logic_vector32(0 TO 1);  -- ufix32 [2]
  SIGNAL read_outputs_vec                 : vector_of_std_logic_vector32(0 TO 4);  -- ufix32 [5]
  SIGNAL AXI4_BID_tmp                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL AXI4_BRESP_tmp                   : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_RID_tmp                     : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL AXI4_RDATA_tmp                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_RRESP_tmp                   : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL write_reset_integrators          : std_logic;  -- ufix1
  SIGNAL write_simulate_mechanical        : std_logic;  -- ufix1
  SIGNAL write_reciprocal_J               : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_mu                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_M_n0                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_reciprocal_L_d             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_reciprocal_L_q             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_R1                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_polepairs                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_psi_pm                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL write_use_axi_input              : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL currents_dq_out_0_sig            : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL currents_dq_out_1_sig            : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL theta_el_out_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL omega_mech_out_sig               : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL currents_dq_out_1_sig_signed     : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL currents_dq_out_0_sig_signed     : signed(26 DOWNTO 0);  -- sfix27_En18
  SIGNAL currents_dq_out_0_tmp            : unsigned(53 DOWNTO 0);  -- ufix54
  SIGNAL theta_el_out_sig_signed          : signed(17 DOWNTO 0);  -- sfix18_En14
  SIGNAL theta_el_out_tmp                 : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL omega_mech_out_sig_signed        : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL omega_mech_out_tmp               : unsigned(23 DOWNTO 0);  -- ufix24

BEGIN
  u_uz_pmsm_model_3ph_dq_reset_sync_inst : uz_pmsm_model_3ph_dq_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_uz_pmsm_model_3ph_dq_axi4_inst : uz_pmsm_model_3ph_dq_axi4
    PORT MAP( reset => reset,
              AXI4_ACLK => AXI4_ACLK,  -- ufix1
              AXI4_ARESETN => AXI4_ARESETN,  -- ufix1
              AXI4_AWID => AXI4_AWID,  -- ufix12
              AXI4_AWADDR => AXI4_AWADDR,  -- ufix16
              AXI4_AWLEN => AXI4_AWLEN,  -- ufix8
              AXI4_AWSIZE => AXI4_AWSIZE,  -- ufix3
              AXI4_AWBURST => AXI4_AWBURST,  -- ufix2
              AXI4_AWLOCK => AXI4_AWLOCK,  -- ufix1
              AXI4_AWCACHE => AXI4_AWCACHE,  -- ufix4
              AXI4_AWPROT => AXI4_AWPROT,  -- ufix3
              AXI4_AWVALID => AXI4_AWVALID,  -- ufix1
              AXI4_WDATA => AXI4_WDATA,  -- ufix32
              AXI4_WSTRB => AXI4_WSTRB,  -- ufix4
              AXI4_WLAST => AXI4_WLAST,  -- ufix1
              AXI4_WVALID => AXI4_WVALID,  -- ufix1
              AXI4_BREADY => AXI4_BREADY,  -- ufix1
              AXI4_ARID => AXI4_ARID,  -- ufix12
              AXI4_ARADDR => AXI4_ARADDR,  -- ufix16
              AXI4_ARLEN => AXI4_ARLEN,  -- ufix8
              AXI4_ARSIZE => AXI4_ARSIZE,  -- ufix3
              AXI4_ARBURST => AXI4_ARBURST,  -- ufix2
              AXI4_ARLOCK => AXI4_ARLOCK,  -- ufix1
              AXI4_ARCACHE => AXI4_ARCACHE,  -- ufix4
              AXI4_ARPROT => AXI4_ARPROT,  -- ufix3
              AXI4_ARVALID => AXI4_ARVALID,  -- ufix1
              AXI4_RREADY => AXI4_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_outputs => read_outputs_vec,  -- ufix32 [5]
              read_voltage_input_dq_out_axi_fb => read_voltage_input_dq_out_axi_fb_vec,  -- ufix32 [2]
              AXI4_AWREADY => AXI4_AWREADY,  -- ufix1
              AXI4_WREADY => AXI4_WREADY,  -- ufix1
              AXI4_BID => AXI4_BID_tmp,  -- ufix12
              AXI4_BRESP => AXI4_BRESP_tmp,  -- ufix2
              AXI4_BVALID => AXI4_BVALID,  -- ufix1
              AXI4_ARREADY => AXI4_ARREADY,  -- ufix1
              AXI4_RID => AXI4_RID_tmp,  -- ufix12
              AXI4_RDATA => AXI4_RDATA_tmp,  -- ufix32
              AXI4_RRESP => AXI4_RRESP_tmp,  -- ufix2
              AXI4_RLAST => AXI4_RLAST,  -- ufix1
              AXI4_RVALID => AXI4_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              write_reset_integrators => write_reset_integrators,  -- ufix1
              write_simulate_mechanical => write_simulate_mechanical,  -- ufix1
              write_reciprocal_J => write_reciprocal_J,  -- ufix32
              write_mu => write_mu,  -- ufix32
              write_M_n0 => write_M_n0,  -- ufix32
              write_reciprocal_L_d => write_reciprocal_L_d,  -- ufix32
              write_reciprocal_L_q => write_reciprocal_L_q,  -- ufix32
              write_R1 => write_R1,  -- ufix32
              write_polepairs => write_polepairs,  -- ufix32
              write_psi_pm => write_psi_pm,  -- ufix32
              write_use_axi_input => write_use_axi_input,  -- ufix1
              write_inputs => write_inputs_unsigned,  -- ufix32 [4]
              reset_internal => reset_internal  -- ufix1
              );

  u_uz_pmsm_model_3ph_dq_dut_inst : uz_pmsm_model_3ph_dq_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              reset_integrators => write_reset_integrators,  -- ufix1
              simulate_mechanical => write_simulate_mechanical,  -- ufix1
              reciprocal_J => write_reciprocal_J,  -- ufix32
              mu => write_mu,  -- ufix32
              M_n0 => write_M_n0,  -- ufix32
              reciprocal_L_d => write_reciprocal_L_d,  -- ufix32
              reciprocal_L_q => write_reciprocal_L_q,  -- ufix32
              R1 => write_R1,  -- ufix32
              polepairs => write_polepairs,  -- ufix32
              psi_pm => write_psi_pm,  -- ufix32
              inputs_0 => write_inputs_unsigned(0),  -- ufix32
              inputs_1 => write_inputs_unsigned(1),  -- ufix32
              inputs_2 => write_inputs_unsigned(2),  -- ufix32
              inputs_3 => write_inputs_unsigned(3),  -- ufix32
              use_axi_input => write_use_axi_input,  -- ufix1
              voltage_input_dq_0 => std_logic_vector(voltage_input_dq_0_sig),  -- sfix27_En16
              voltage_input_dq_1 => std_logic_vector(voltage_input_dq_1_sig),  -- sfix27_En16
              ce_out => ce_out_sig,  -- ufix1
              outputs_0 => read_outputs_vec(0),  -- ufix32
              outputs_1 => read_outputs_vec(1),  -- ufix32
              outputs_2 => read_outputs_vec(2),  -- ufix32
              outputs_3 => read_outputs_vec(3),  -- ufix32
              outputs_4 => read_outputs_vec(4),  -- ufix32
              voltage_input_dq_out_axi_fb_0 => read_voltage_input_dq_out_axi_fb_vec(0),  -- ufix32
              voltage_input_dq_out_axi_fb_1 => read_voltage_input_dq_out_axi_fb_vec(1),  -- ufix32
              currents_dq_out_0 => currents_dq_out_0_sig,  -- sfix27_En18
              currents_dq_out_1 => currents_dq_out_1_sig,  -- sfix27_En18
              theta_el_out => theta_el_out_sig,  -- sfix18_En14
              omega_mech_out => omega_mech_out_sig  -- sfix24_En11
              );

  ip_timestamp <= unsigned'(X"8927DD1D");

  reset_cm <=  NOT IPCORE_RESETN;

  voltage_input_dq_0_unsigned <= unsigned(voltage_input_dq_0);

  voltage_input_dq_0_slice <= voltage_input_dq_0_unsigned(26 DOWNTO 0);

  voltage_input_dq_0_sig <= signed(voltage_input_dq_0_slice);

  voltage_input_dq_0_slice_1 <= voltage_input_dq_0_unsigned(53 DOWNTO 27);

  voltage_input_dq_1_sig <= signed(voltage_input_dq_0_slice_1);

  reset_before_sync <= reset_cm OR reset_internal;



  currents_dq_out_1_sig_signed <= signed(currents_dq_out_1_sig);

  currents_dq_out_0_sig_signed <= signed(currents_dq_out_0_sig);

  currents_dq_out_0_tmp <= unsigned(currents_dq_out_1_sig_signed) & unsigned(currents_dq_out_0_sig_signed);

  currents_dq_out_0 <= std_logic_vector(currents_dq_out_0_tmp);

  theta_el_out_sig_signed <= signed(theta_el_out_sig);

  theta_el_out_tmp <= unsigned(theta_el_out_sig_signed);

  theta_el_out <= std_logic_vector(theta_el_out_tmp);

  omega_mech_out_sig_signed <= signed(omega_mech_out_sig);

  omega_mech_out_tmp <= unsigned(omega_mech_out_sig_signed);

  omega_mech_out <= std_logic_vector(omega_mech_out_tmp);

  AXI4_BID <= AXI4_BID_tmp;

  AXI4_BRESP <= AXI4_BRESP_tmp;

  AXI4_RID <= AXI4_RID_tmp;

  AXI4_RDATA <= AXI4_RDATA_tmp;

  AXI4_RRESP <= AXI4_RRESP_tmp;

END rtl;

