INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab4/3_0/bram_dp_sim/bram_dp_sim.srcs/sources_1/new/bram_dp_sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp_sim_tb
