# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 8.1 Build EDK_I.18.7
# Fri Jun 01 14:51:49 2007
# Target Board:  Custom
# Family:	 virtex2p
# Device:	 xc2vp20
# Package:	 ff896
# Speed Grade:	 -6
# Processor: PPC 405
# Processor clock frequency: 148.500000 MHz
# Bus clock frequency: 74.250000 MHz
# Debug interface: FPGA JTAG
# On Chip Memory :  96 KB
# Total Off Chip Memory :  32 MB
# - Generic_External_Memory =  32 MB
# ##############################################################################


 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_req_to_send_pin = net_gnd, DIR = O
 PORT fpga_0_RS232_RX_pin = fpga_0_RS232_RX, DIR = I
 PORT fpga_0_RS232_TX_pin = fpga_0_RS232_TX, DIR = O
 PORT fpga_0_Generic_GPIO_GPIO_d_out_pin = fpga_0_Generic_GPIO_GPIO_d_out, DIR = O, VEC = [0:1]
 PORT fpga_0_Generic_GPIO_GPIO_in_pin = fpga_0_Generic_GPIO_GPIO_in, DIR = I, VEC = [0:1]
 PORT fpga_0_Generic_GPIO_GPIO_t_out_pin = fpga_0_Generic_GPIO_GPIO_t_out, DIR = O, VEC = [0:1]
 PORT fpga_0_Generic_GPIO_GPIO_IO_pin = fpga_0_Generic_GPIO_GPIO_IO, DIR = IO, VEC = [0:1]
 PORT fpga_0_LEDS_GPIO_d_out_pin = fpga_0_LEDS_GPIO_d_out, DIR = O, VEC = [0:31]
 PORT fpga_0_Generic_External_Memory_Mem_DQ_pin = fpga_0_Generic_External_Memory_Mem_DQ, DIR = IO, VEC = [0:15]
 PORT fpga_0_Generic_External_Memory_Mem_A_pin = fpga_0_Generic_External_Memory_Mem_A, DIR = O, VEC = [7:30]
 PORT fpga_0_Generic_External_Memory_Mem_BEN_pin = fpga_0_Generic_External_Memory_Mem_BEN, DIR = O, VEC = [0:1]
 PORT fpga_0_Generic_External_Memory_Mem_WEN_pin = fpga_0_Generic_External_Memory_Mem_WEN, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_OEN_pin = fpga_0_Generic_External_Memory_Mem_OEN, DIR = O, VEC = [0:0]
 PORT fpga_0_Generic_External_Memory_Mem_CEN_pin = fpga_0_Generic_External_Memory_Mem_CEN, DIR = O, VEC = [0:0]
 PORT fpga_0_Generic_External_Memory_flash_csn_dummy_pin = net_vcc, DIR = O
 PORT fpga_0_Generic_External_Memory_Mem_RPN_pin = fpga_0_Generic_External_Memory_Mem_RPN, DIR = O
 PORT sys_clk_pin_p = dcm_clk_s, DIR = I, SIGIS = DCMCLK
 PORT sys_clk_pin_n = sys_clk_n, DIR = I
 PORT sys_rst_pin = sys_rst_s, DIR = I
 PORT FADV = fadv, DIR = O
 PORT FRST = frst, DIR = O
 PORT FWP = fwp, DIR = O



BEGIN ppc405
 PARAMETER INSTANCE = ppc405_0
 PARAMETER HW_VER = 2.00.c
 BUS_INTERFACE JTAGPPC = jtagppc_0_0
 BUS_INTERFACE ISOCM = iocm
 BUS_INTERFACE DSOCM = docm
 BUS_INTERFACE IPLB = plb
 BUS_INTERFACE DPLB = plb
 PORT PLBCLK = sys_clk_s
 PORT C405RSTCHIPRESETREQ = C405RSTCHIPRESETREQ
 PORT C405RSTCORERESETREQ = C405RSTCORERESETREQ
 PORT C405RSTSYSRESETREQ = C405RSTSYSRESETREQ
 PORT RSTC405RESETCHIP = RSTC405RESETCHIP
 PORT RSTC405RESETCORE = RSTC405RESETCORE
 PORT RSTC405RESETSYS = RSTC405RESETSYS
 PORT BRAMISOCMCLK = sys_clk_s
 PORT BRAMDSOCMCLK = sys_clk_s
 PORT CPMC405CLOCK = proc_clk_s
END

BEGIN ppc405
 PARAMETER INSTANCE = ppc405_1
 PARAMETER HW_VER = 2.00.c
 BUS_INTERFACE JTAGPPC = jtagppc_0_1
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_0
 PARAMETER HW_VER = 2.00.a
 BUS_INTERFACE JTAGPPC0 = jtagppc_0_0
 BUS_INTERFACE JTAGPPC1 = jtagppc_0_1
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = reset_block
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = sys_rst_s
 PORT Slowest_sync_clk = sys_clk_s
 PORT Chip_Reset_Req = C405RSTCHIPRESETREQ
 PORT Core_Reset_Req = C405RSTCORERESETREQ
 PORT System_Reset_Req = C405RSTSYSRESETREQ
 PORT Rstc405resetchip = RSTC405RESETCHIP
 PORT Rstc405resetcore = RSTC405RESETCORE
 PORT Rstc405resetsys = RSTC405RESETSYS
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Dcm_locked = dcm_0_lock
END

BEGIN isocm_v10
 PARAMETER INSTANCE = iocm
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_ISCNTLVALUE = 0x83
 PORT ISOCM_Clk = sys_clk_s
 PORT sys_rst = sys_bus_reset
END

BEGIN isbram_if_cntlr
 PARAMETER INSTANCE = iocm_cntlr
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0xffff8000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE ISOCM = iocm
 BUS_INTERFACE DCR_WRITE_PORT = isocm_porta
 BUS_INTERFACE INSTRN_READ_PORT = isocm_portb
END

BEGIN bram_block
 PARAMETER INSTANCE = isocm_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = isocm_porta
 BUS_INTERFACE PORTB = isocm_portb
END

BEGIN dsocm_v10
 PARAMETER INSTANCE = docm
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_DSCNTLVALUE = 0x83
 PORT DSOCM_Clk = sys_clk_s
 PORT sys_rst = sys_bus_reset
END

BEGIN dsbram_if_cntlr
 PARAMETER INSTANCE = docm_cntlr
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x21800000
 PARAMETER C_HIGHADDR = 0x21807fff
 BUS_INTERFACE DSOCM = docm
 BUS_INTERFACE PORTA = dsocm_porta
END

BEGIN bram_block
 PARAMETER INSTANCE = dsocm_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = dsocm_porta
END

BEGIN plb_v34
 PARAMETER INSTANCE = plb
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_bus_reset
 PORT PLB_Clk = sys_clk_s
END

BEGIN plb_emc
 PARAMETER INSTANCE = Generic_External_Memory
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_INCLUDE_BURST_CACHELN_SUPPORT = 1
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_SYNCH_MEM_0 = 0
 PARAMETER C_PLB_CLK_PERIOD_PS = 13468
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_TCEDV_PS_MEM_0 = 85000
 PARAMETER C_TWC_PS_MEM_0 = 55000
 PARAMETER C_TAVDV_PS_MEM_0 = 85000
 PARAMETER C_TWP_PS_MEM_0 = 55000
 PARAMETER C_THZCE_PS_MEM_0 = 10000
 PARAMETER C_TLZWE_PS_MEM_0 = 35000
 PARAMETER C_MEM0_BASEADDR = 0x00000000
 PARAMETER C_MEM0_HIGHADDR = 0x01ffffff
 PARAMETER C_THZOE_PS_MEM_0 = 7000
 BUS_INTERFACE SPLB = plb
 PORT PLB_Clk = sys_clk_s
 PORT Mem_DQ = fpga_0_Generic_External_Memory_Mem_DQ
 PORT Mem_A = fpga_0_Generic_External_Memory_Mem_A_split
 PORT Mem_BEN = fpga_0_Generic_External_Memory_Mem_BEN
 PORT Mem_WEN = fpga_0_Generic_External_Memory_Mem_WEN
 PORT Mem_OEN = fpga_0_Generic_External_Memory_Mem_OEN
 PORT Mem_CEN = fpga_0_Generic_External_Memory_Mem_CEN
 PORT Mem_RPN = fpga_0_Generic_External_Memory_Mem_RPN
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT SYS_Rst = sys_bus_reset
 PORT OPB_Clk = sys_clk_s
END

BEGIN plb2opb_bridge
 PARAMETER INSTANCE = plb2opb
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_NUM_ADDR_RNG = 1
 PARAMETER C_RNG0_BASEADDR = 0x40000000
 PARAMETER C_RNG0_HIGHADDR = 0x7fffffff
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE MOPB = opb
 PORT PLB_Clk = sys_clk_s
 PORT OPB_Clk = sys_clk_s
END

BEGIN opb_gpio
 PARAMETER INSTANCE = Generic_GPIO
 PARAMETER HW_VER = 3.01.b
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_GPIO_WIDTH = 2
 PARAMETER C_IS_BIDIR = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE SOPB = opb
 PORT OPB_Clk = sys_clk_s
 PORT GPIO_d_out = fpga_0_Generic_GPIO_GPIO_d_out
 PORT GPIO_in = fpga_0_Generic_GPIO_GPIO_in
 PORT GPIO_t_out = fpga_0_Generic_GPIO_GPIO_t_out
 PORT GPIO_IO = fpga_0_Generic_GPIO_GPIO_IO
END

BEGIN opb_gpio
 PARAMETER INSTANCE = LEDS
 PARAMETER HW_VER = 3.01.b
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_GPIO_WIDTH = 32
 PARAMETER C_IS_BIDIR = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE SOPB = opb
 PORT OPB_Clk = sys_clk_s
 PORT GPIO_d_out = fpga_0_LEDS_GPIO_d_out
END

BEGIN opb_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_CLK_FREQ = 74000000
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE SOPB = opb
 PORT OPB_Clk = sys_clk_s
 PORT RX = fpga_0_RS232_RX
 PORT TX = fpga_0_RS232_TX
END

BEGIN plb_bram_if_cntlr
 PARAMETER INSTANCE = plb_bram_if_cntlr_1
 PARAMETER HW_VER = 1.00.b
 PARAMETER c_plb_clk_period_ps = 13468
 PARAMETER c_baseaddr = 0x03000000
 PARAMETER c_highaddr = 0x03007fff
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE PORTA = plb_bram_if_cntlr_1_port
 PORT PLB_Clk = sys_clk_s
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = plb_bram_if_cntlr_1_port
END

BEGIN dcm_module
 PARAMETER INSTANCE = dcm_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKDV_BUF = TRUE
 PARAMETER C_CLKDV_DIVIDE = 2.000000
 PARAMETER C_CLKIN_PERIOD = 6.734007
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_DLL_FREQUENCY_MODE = LOW
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT CLKIN = dcm_clk_s
 PORT CLK0 = proc_clk_s
 PORT CLKDV = sys_clk_s
 PORT CLKFB = proc_clk_s
 PORT RST = net_gnd
 PORT LOCKED = dcm_0_lock
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 32
 PARAMETER C_SPLIT = 31
 PARAMETER C_LEFT_POS = 7
 PORT SIG = fpga_0_Generic_External_Memory_Mem_A_split
 PORT OUT1 = fpga_0_Generic_External_Memory_Mem_A
END

