
WORK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bc0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  08007d50  08007d50  00017d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083d0  080083d0  00020388  2**0
                  CONTENTS
  4 .ARM          00000008  080083d0  080083d0  000183d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083d8  080083d8  00020388  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083d8  080083d8  000183d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080083dc  080083dc  000183dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000388  20000000  080083e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000091c  20000388  08008768  00020388  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ca4  08008768  00020ca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc53  00000000  00000000  000203b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d2c  00000000  00000000  0002e00b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cf8  00000000  00000000  0002fd38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c28  00000000  00000000  00030a30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000214ae  00000000  00000000  00031658  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009cc8  00000000  00000000  00052b06  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca15a  00000000  00000000  0005c7ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00126928  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004050  00000000  00000000  001269a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000388 	.word	0x20000388
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d38 	.word	0x08007d38

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000038c 	.word	0x2000038c
 80001cc:	08007d38 	.word	0x08007d38

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <ST7920_Send_command>:
}
/*---------------Вывод стартового демонстрационного лого------------------------*/
/*================= Демонстрационное лого. Можно вырезать. =====================*/

/*----------------------Функция отправки команды на дисплей------------------------*/
static void ST7920_Send_command(uint8_t Data) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
/// Функция отправки команды на дисплей
/// \param Data - 8 бит данных. DB0 - DB7.
	cs_set();
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2120      	movs	r1, #32
 8000eb6:	4816      	ldr	r0, [pc, #88]	; (8000f10 <ST7920_Send_command+0x68>)
 8000eb8:	f002 ff90 	bl	8003ddc <HAL_GPIO_WritePin>
	uint8_t tx_buffer = 0xF8; //Отправка команды. RW = 0/RS = 0
 8000ebc:	23f8      	movs	r3, #248	; 0xf8
 8000ebe:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000ec0:	f107 030f 	add.w	r3, r7, #15
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4812      	ldr	r0, [pc, #72]	; (8000f14 <ST7920_Send_command+0x6c>)
 8000eca:	f003 fc33 	bl	8004734 <HAL_SPI_Transmit_IT>
	tx_buffer = Data & 0xF0;  //Разбиваем 8 бит на 2 части. Передаем 7-4 бит.
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	f023 030f 	bic.w	r3, r3, #15
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000ed8:	f107 030f 	add.w	r3, r7, #15
 8000edc:	2201      	movs	r2, #1
 8000ede:	4619      	mov	r1, r3
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <ST7920_Send_command+0x6c>)
 8000ee2:	f003 fc27 	bl	8004734 <HAL_SPI_Transmit_IT>
	tx_buffer = (Data << 4); //Разбиваем 8 бит на 2 части. Передаем оставшиеся 3-0 бит.
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	011b      	lsls	r3, r3, #4
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000eee:	f107 030f 	add.w	r3, r7, #15
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4807      	ldr	r0, [pc, #28]	; (8000f14 <ST7920_Send_command+0x6c>)
 8000ef8:	f003 fc1c 	bl	8004734 <HAL_SPI_Transmit_IT>
	cs_reset();
 8000efc:	2200      	movs	r2, #0
 8000efe:	2120      	movs	r1, #32
 8000f00:	4803      	ldr	r0, [pc, #12]	; (8000f10 <ST7920_Send_command+0x68>)
 8000f02:	f002 ff6b 	bl	8003ddc <HAL_GPIO_WritePin>
}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	20000838 	.word	0x20000838

08000f18 <ST7920_Send_data>:
/*----------------------Функция отправки команды на дисплей------------------------*/

/*----------------------Функция отправки данных на дисплей------------------------*/
static void ST7920_Send_data(uint8_t Data) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
/// Функция отправки данных на дисплей
/// \param Data - 8 бит данных. DB0 - DB7.
	cs_set();
 8000f22:	2201      	movs	r2, #1
 8000f24:	2120      	movs	r1, #32
 8000f26:	4816      	ldr	r0, [pc, #88]	; (8000f80 <ST7920_Send_data+0x68>)
 8000f28:	f002 ff58 	bl	8003ddc <HAL_GPIO_WritePin>
	uint8_t tx_buffer = 0xFA; //Отправка данных. RW = 0/RS = 1
 8000f2c:	23fa      	movs	r3, #250	; 0xfa
 8000f2e:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000f30:	f107 030f 	add.w	r3, r7, #15
 8000f34:	2201      	movs	r2, #1
 8000f36:	4619      	mov	r1, r3
 8000f38:	4812      	ldr	r0, [pc, #72]	; (8000f84 <ST7920_Send_data+0x6c>)
 8000f3a:	f003 fbfb 	bl	8004734 <HAL_SPI_Transmit_IT>
	tx_buffer = Data & 0xF0; //Разбиваем 8 бит на 2 части. Передаем 7-4 бит.
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f023 030f 	bic.w	r3, r3, #15
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000f48:	f107 030f 	add.w	r3, r7, #15
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480c      	ldr	r0, [pc, #48]	; (8000f84 <ST7920_Send_data+0x6c>)
 8000f52:	f003 fbef 	bl	8004734 <HAL_SPI_Transmit_IT>
	tx_buffer = (Data << 4); //Разбиваем 8 бит на 2 части. Передаем оставшиеся 3-0 бит.
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit_IT(&hspi2, &tx_buffer, 1);
 8000f5e:	f107 030f 	add.w	r3, r7, #15
 8000f62:	2201      	movs	r2, #1
 8000f64:	4619      	mov	r1, r3
 8000f66:	4807      	ldr	r0, [pc, #28]	; (8000f84 <ST7920_Send_data+0x6c>)
 8000f68:	f003 fbe4 	bl	8004734 <HAL_SPI_Transmit_IT>
	cs_reset();
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2120      	movs	r1, #32
 8000f70:	4803      	ldr	r0, [pc, #12]	; (8000f80 <ST7920_Send_data+0x68>)
 8000f72:	f002 ff33 	bl	8003ddc <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40021000 	.word	0x40021000
 8000f84:	20000838 	.word	0x20000838

08000f88 <ST7920_Init>:
/*----------------------Функция отправки данных на дисплей------------------------*/

/*-------------------------Функция инициализации дисплея--------------------------*/
void ST7920_Init(void) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
/// Функция инициализации дисплея
	RST_reset(); //Дернем ножку RST
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	481e      	ldr	r0, [pc, #120]	; (800100c <ST7920_Init+0x84>)
 8000f94:	f002 ff22 	bl	8003ddc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000f98:	200a      	movs	r0, #10
 8000f9a:	f002 f917 	bl	80031cc <HAL_Delay>
	RST_set();
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2180      	movs	r1, #128	; 0x80
 8000fa2:	481a      	ldr	r0, [pc, #104]	; (800100c <ST7920_Init+0x84>)
 8000fa4:	f002 ff1a 	bl	8003ddc <HAL_GPIO_WritePin>
	HAL_Delay(40); //Ждем 40 мс
 8000fa8:	2028      	movs	r0, #40	; 0x28
 8000faa:	f002 f90f 	bl	80031cc <HAL_Delay>

	//Далее все согласно Datasheet://
	uint8_t tx_buffer = 0x30; //Function set
 8000fae:	2330      	movs	r3, #48	; 0x30
 8000fb0:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ff77 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000fba:	2001      	movs	r0, #1
 8000fbc:	f002 f906 	bl	80031cc <HAL_Delay>
	ST7920_Send_command(tx_buffer);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff70 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f002 f8ff 	bl	80031cc <HAL_Delay>
	tx_buffer = 0x0C; //D = 1, C = 0, B = 0.
 8000fce:	230c      	movs	r3, #12
 8000fd0:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff ff67 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f002 f8f6 	bl	80031cc <HAL_Delay>
	tx_buffer = 0x01;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer); //Display Clean
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff ff5e 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(12);
 8000fec:	200c      	movs	r0, #12
 8000fee:	f002 f8ed 	bl	80031cc <HAL_Delay>
	tx_buffer = 0x06;
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	71fb      	strb	r3, [r7, #7]
	ST7920_Send_command(tx_buffer); //Cursor increment right no shift
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ff55 	bl	8000ea8 <ST7920_Send_command>
	HAL_Delay(1);
 8000ffe:	2001      	movs	r0, #1
 8001000:	f002 f8e4 	bl	80031cc <HAL_Delay>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40020400 	.word	0x40020400

08001010 <ST7920_Graphic_mode>:
}
/*----------------Функция вывода символьного текста на дисплей--------------------*/

/*----------------Функция включения/выключения графического режима----------------*/
void ST7920_Graphic_mode(bool enable)   // 1-enable, 0-disable
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	if (enable) {
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00c      	beq.n	800103a <ST7920_Graphic_mode+0x2a>
		ST7920_Send_command(0x34);  // Т.к. работаем в 8мибитном режиме, то выбираем 0x30 + RE = 1. Переходим в extended instruction.
 8001020:	2034      	movs	r0, #52	; 0x34
 8001022:	f7ff ff41 	bl	8000ea8 <ST7920_Send_command>
		HAL_Delay(1);
 8001026:	2001      	movs	r0, #1
 8001028:	f002 f8d0 	bl	80031cc <HAL_Delay>
		ST7920_Send_command(0x36);  // Включаем графический режим
 800102c:	2036      	movs	r0, #54	; 0x36
 800102e:	f7ff ff3b 	bl	8000ea8 <ST7920_Send_command>
		HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f002 f8ca 	bl	80031cc <HAL_Delay>

	else if (!enable) {
		ST7920_Send_command(0x30);  // Т.к. работаем в 8мибитном режиме, то выбираем 0x30 + RE = 0. Переходим в basic instruction.
		HAL_Delay(1);
	}
}
 8001038:	e00b      	b.n	8001052 <ST7920_Graphic_mode+0x42>
	else if (!enable) {
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	f083 0301 	eor.w	r3, r3, #1
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d005      	beq.n	8001052 <ST7920_Graphic_mode+0x42>
		ST7920_Send_command(0x30);  // Т.к. работаем в 8мибитном режиме, то выбираем 0x30 + RE = 0. Переходим в basic instruction.
 8001046:	2030      	movs	r0, #48	; 0x30
 8001048:	f7ff ff2e 	bl	8000ea8 <ST7920_Send_command>
		HAL_Delay(1);
 800104c:	2001      	movs	r0, #1
 800104e:	f002 f8bd 	bl	80031cc <HAL_Delay>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <ST7920_Clean>:
/*----------------Функция включения/выключения графического режима----------------*/

/*---------------Функция очистки дисплея в графическом режиме--------------------*/
void ST7920_Clean() {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
/// Функция очистки дисплея в графическом режиме
	uint8_t x, y;
	for (y = 0; y < 64; y++) {
 8001060:	2300      	movs	r3, #0
 8001062:	71bb      	strb	r3, [r7, #6]
 8001064:	e02d      	b.n	80010c2 <ST7920_Clean+0x68>
		if (y < 32) {
 8001066:	79bb      	ldrb	r3, [r7, #6]
 8001068:	2b1f      	cmp	r3, #31
 800106a:	d80a      	bhi.n	8001082 <ST7920_Clean+0x28>
			ST7920_Send_command(0x80 | y);
 800106c:	79bb      	ldrb	r3, [r7, #6]
 800106e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001072:	b2db      	uxtb	r3, r3
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff17 	bl	8000ea8 <ST7920_Send_command>
			ST7920_Send_command(0x80);
 800107a:	2080      	movs	r0, #128	; 0x80
 800107c:	f7ff ff14 	bl	8000ea8 <ST7920_Send_command>
 8001080:	e00d      	b.n	800109e <ST7920_Clean+0x44>
		} else {
			ST7920_Send_command(0x80 | (y - 32));
 8001082:	79bb      	ldrb	r3, [r7, #6]
 8001084:	3b20      	subs	r3, #32
 8001086:	b2db      	uxtb	r3, r3
 8001088:	b25b      	sxtb	r3, r3
 800108a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800108e:	b25b      	sxtb	r3, r3
 8001090:	b2db      	uxtb	r3, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff ff08 	bl	8000ea8 <ST7920_Send_command>
			ST7920_Send_command(0x88);
 8001098:	2088      	movs	r0, #136	; 0x88
 800109a:	f7ff ff05 	bl	8000ea8 <ST7920_Send_command>
		}
		for (x = 0; x < 8; x++) {
 800109e:	2300      	movs	r3, #0
 80010a0:	71fb      	strb	r3, [r7, #7]
 80010a2:	e008      	b.n	80010b6 <ST7920_Clean+0x5c>
			ST7920_Send_data(0x00);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f7ff ff37 	bl	8000f18 <ST7920_Send_data>
			ST7920_Send_data(0x00);
 80010aa:	2000      	movs	r0, #0
 80010ac:	f7ff ff34 	bl	8000f18 <ST7920_Send_data>
		for (x = 0; x < 8; x++) {
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	3301      	adds	r3, #1
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b07      	cmp	r3, #7
 80010ba:	d9f3      	bls.n	80010a4 <ST7920_Clean+0x4a>
	for (y = 0; y < 64; y++) {
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	3301      	adds	r3, #1
 80010c0:	71bb      	strb	r3, [r7, #6]
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	2b3f      	cmp	r3, #63	; 0x3f
 80010c6:	d9ce      	bls.n	8001066 <ST7920_Clean+0xc>
		}
	}
	ST7920_Clean_Frame_buffer();
 80010c8:	f000 fa8a 	bl	80015e0 <ST7920_Clean_Frame_buffer>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <ST7920_Draw_bitmap>:
/*---------------Функция очистки дисплея в графическом режиме--------------------*/

/*-------------------Функция вывода изображения на экран дисплея--------------------------*/
void ST7920_Draw_bitmap(const unsigned char *bitmap) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
/// Функция вывода изображения на дисплей
/// Работает с памятью ST7920.
/// \param *bitmap - изображение 128*64. т.е. Буфер из 1024 элементов.
	uint8_t x, y;
	uint16_t i = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	81bb      	strh	r3, [r7, #12]
	uint8_t Temp, Db;

	for (y = 0; y < 64; y++) {
 80010e0:	2300      	movs	r3, #0
 80010e2:	73bb      	strb	r3, [r7, #14]
 80010e4:	e13a      	b.n	800135c <ST7920_Draw_bitmap+0x288>
		for (x = 0; x < 8; x++) {
 80010e6:	2300      	movs	r3, #0
 80010e8:	73fb      	strb	r3, [r7, #15]
 80010ea:	e130      	b.n	800134e <ST7920_Draw_bitmap+0x27a>
			if (y < 32) {
 80010ec:	7bbb      	ldrb	r3, [r7, #14]
 80010ee:	2b1f      	cmp	r3, #31
 80010f0:	d80e      	bhi.n	8001110 <ST7920_Draw_bitmap+0x3c>
				ST7920_Send_command(0x80 | y);				//y(0-31)
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fed4 	bl	8000ea8 <ST7920_Send_command>
				ST7920_Send_command(0x80 | x);				//x(0-8)
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001106:	b2db      	uxtb	r3, r3
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff fecd 	bl	8000ea8 <ST7920_Send_command>
 800110e:	e011      	b.n	8001134 <ST7920_Draw_bitmap+0x60>
			} else {
				ST7920_Send_command(0x80 | (y - 32));		//y(0-31)
 8001110:	7bbb      	ldrb	r3, [r7, #14]
 8001112:	3b20      	subs	r3, #32
 8001114:	b2db      	uxtb	r3, r3
 8001116:	b25b      	sxtb	r3, r3
 8001118:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800111c:	b25b      	sxtb	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fec1 	bl	8000ea8 <ST7920_Send_command>
				ST7920_Send_command(0x88 | x);				//x(0-8)
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	f063 0377 	orn	r3, r3, #119	; 0x77
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff feba 	bl	8000ea8 <ST7920_Send_command>
			}

			i = ((y / 8) * 128) + (x * 16);
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	00da      	lsls	r2, r3, #3
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	4413      	add	r3, r2
 8001140:	b29b      	uxth	r3, r3
 8001142:	011b      	lsls	r3, r3, #4
 8001144:	81bb      	strh	r3, [r7, #12]
			Db = y % 8;
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	f003 0307 	and.w	r3, r3, #7
 800114c:	72fb      	strb	r3, [r7, #11]

			Temp = (((bitmap[i] >> Db) & 0x01) << 7) | (((bitmap[i + 1] >> Db) & 0x01) << 6) | (((bitmap[i + 2] >> Db) & 0x01) << 5)
 800114e:	89bb      	ldrh	r3, [r7, #12]
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	4413      	add	r3, r2
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	461a      	mov	r2, r3
 8001158:	7afb      	ldrb	r3, [r7, #11]
 800115a:	fa42 f303 	asr.w	r3, r2, r3
 800115e:	01db      	lsls	r3, r3, #7
 8001160:	b25a      	sxtb	r2, r3
 8001162:	89bb      	ldrh	r3, [r7, #12]
 8001164:	3301      	adds	r3, #1
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	440b      	add	r3, r1
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	7afb      	ldrb	r3, [r7, #11]
 8001170:	fa41 f303 	asr.w	r3, r1, r3
 8001174:	019b      	lsls	r3, r3, #6
 8001176:	b25b      	sxtb	r3, r3
 8001178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800117c:	b25b      	sxtb	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b25a      	sxtb	r2, r3
 8001182:	89bb      	ldrh	r3, [r7, #12]
 8001184:	3302      	adds	r3, #2
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	440b      	add	r3, r1
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	7afb      	ldrb	r3, [r7, #11]
 8001190:	fa41 f303 	asr.w	r3, r1, r3
 8001194:	015b      	lsls	r3, r3, #5
 8001196:	b25b      	sxtb	r3, r3
 8001198:	f003 0320 	and.w	r3, r3, #32
 800119c:	b25b      	sxtb	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 3] >> Db) & 0x01) << 4) | (((bitmap[i + 4] >> Db) & 0x01) << 3) | (((bitmap[i + 5] >> Db) & 0x01) << 2)
 80011a2:	89bb      	ldrh	r3, [r7, #12]
 80011a4:	3303      	adds	r3, #3
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	440b      	add	r3, r1
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	7afb      	ldrb	r3, [r7, #11]
 80011b0:	fa41 f303 	asr.w	r3, r1, r3
 80011b4:	011b      	lsls	r3, r3, #4
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	f003 0310 	and.w	r3, r3, #16
 80011bc:	b25b      	sxtb	r3, r3
 80011be:	4313      	orrs	r3, r2
 80011c0:	b25a      	sxtb	r2, r3
 80011c2:	89bb      	ldrh	r3, [r7, #12]
 80011c4:	3304      	adds	r3, #4
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	440b      	add	r3, r1
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	7afb      	ldrb	r3, [r7, #11]
 80011d0:	fa41 f303 	asr.w	r3, r1, r3
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	f003 0308 	and.w	r3, r3, #8
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4313      	orrs	r3, r2
 80011e0:	b25a      	sxtb	r2, r3
 80011e2:	89bb      	ldrh	r3, [r7, #12]
 80011e4:	3305      	adds	r3, #5
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	440b      	add	r3, r1
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	7afb      	ldrb	r3, [r7, #11]
 80011f0:	fa41 f303 	asr.w	r3, r1, r3
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	b25b      	sxtb	r3, r3
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	b25b      	sxtb	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 6] >> Db) & 0x01) << 1) | (((bitmap[i + 7] >> Db) & 0x01) << 0);
 8001202:	89bb      	ldrh	r3, [r7, #12]
 8001204:	3306      	adds	r3, #6
 8001206:	6879      	ldr	r1, [r7, #4]
 8001208:	440b      	add	r3, r1
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4619      	mov	r1, r3
 800120e:	7afb      	ldrb	r3, [r7, #11]
 8001210:	fa41 f303 	asr.w	r3, r1, r3
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	b25b      	sxtb	r3, r3
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	b25b      	sxtb	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b25a      	sxtb	r2, r3
 8001222:	89bb      	ldrh	r3, [r7, #12]
 8001224:	3307      	adds	r3, #7
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	440b      	add	r3, r1
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	4619      	mov	r1, r3
 800122e:	7afb      	ldrb	r3, [r7, #11]
 8001230:	fa41 f303 	asr.w	r3, r1, r3
 8001234:	b25b      	sxtb	r3, r3
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	b25b      	sxtb	r3, r3
 800123c:	4313      	orrs	r3, r2
 800123e:	b25b      	sxtb	r3, r3
			Temp = (((bitmap[i] >> Db) & 0x01) << 7) | (((bitmap[i + 1] >> Db) & 0x01) << 6) | (((bitmap[i + 2] >> Db) & 0x01) << 5)
 8001240:	72bb      	strb	r3, [r7, #10]
			ST7920_Send_data(Temp);
 8001242:	7abb      	ldrb	r3, [r7, #10]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fe67 	bl	8000f18 <ST7920_Send_data>

			Temp = (((bitmap[i + 8] >> Db) & 0x01) << 7) | (((bitmap[i + 9] >> Db) & 0x01) << 6) | (((bitmap[i + 10] >> Db) & 0x01) << 5)
 800124a:	89bb      	ldrh	r3, [r7, #12]
 800124c:	3308      	adds	r3, #8
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	4413      	add	r3, r2
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	461a      	mov	r2, r3
 8001256:	7afb      	ldrb	r3, [r7, #11]
 8001258:	fa42 f303 	asr.w	r3, r2, r3
 800125c:	01db      	lsls	r3, r3, #7
 800125e:	b25a      	sxtb	r2, r3
 8001260:	89bb      	ldrh	r3, [r7, #12]
 8001262:	3309      	adds	r3, #9
 8001264:	6879      	ldr	r1, [r7, #4]
 8001266:	440b      	add	r3, r1
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	7afb      	ldrb	r3, [r7, #11]
 800126e:	fa41 f303 	asr.w	r3, r1, r3
 8001272:	019b      	lsls	r3, r3, #6
 8001274:	b25b      	sxtb	r3, r3
 8001276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800127a:	b25b      	sxtb	r3, r3
 800127c:	4313      	orrs	r3, r2
 800127e:	b25a      	sxtb	r2, r3
 8001280:	89bb      	ldrh	r3, [r7, #12]
 8001282:	330a      	adds	r3, #10
 8001284:	6879      	ldr	r1, [r7, #4]
 8001286:	440b      	add	r3, r1
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4619      	mov	r1, r3
 800128c:	7afb      	ldrb	r3, [r7, #11]
 800128e:	fa41 f303 	asr.w	r3, r1, r3
 8001292:	015b      	lsls	r3, r3, #5
 8001294:	b25b      	sxtb	r3, r3
 8001296:	f003 0320 	and.w	r3, r3, #32
 800129a:	b25b      	sxtb	r3, r3
 800129c:	4313      	orrs	r3, r2
 800129e:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 11] >> Db) & 0x01) << 4) | (((bitmap[i + 12] >> Db) & 0x01) << 3) | (((bitmap[i + 13] >> Db) & 0x01) << 2)
 80012a0:	89bb      	ldrh	r3, [r7, #12]
 80012a2:	330b      	adds	r3, #11
 80012a4:	6879      	ldr	r1, [r7, #4]
 80012a6:	440b      	add	r3, r1
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	7afb      	ldrb	r3, [r7, #11]
 80012ae:	fa41 f303 	asr.w	r3, r1, r3
 80012b2:	011b      	lsls	r3, r3, #4
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	f003 0310 	and.w	r3, r3, #16
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	4313      	orrs	r3, r2
 80012be:	b25a      	sxtb	r2, r3
 80012c0:	89bb      	ldrh	r3, [r7, #12]
 80012c2:	330c      	adds	r3, #12
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	440b      	add	r3, r1
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	7afb      	ldrb	r3, [r7, #11]
 80012ce:	fa41 f303 	asr.w	r3, r1, r3
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	b25b      	sxtb	r3, r3
 80012d6:	f003 0308 	and.w	r3, r3, #8
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	4313      	orrs	r3, r2
 80012de:	b25a      	sxtb	r2, r3
 80012e0:	89bb      	ldrh	r3, [r7, #12]
 80012e2:	330d      	adds	r3, #13
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	440b      	add	r3, r1
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4619      	mov	r1, r3
 80012ec:	7afb      	ldrb	r3, [r7, #11]
 80012ee:	fa41 f303 	asr.w	r3, r1, r3
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	b25b      	sxtb	r3, r3
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b25a      	sxtb	r2, r3
					| (((bitmap[i + 14] >> Db) & 0x01) << 1) | (((bitmap[i + 15] >> Db) & 0x01) << 0);
 8001300:	89bb      	ldrh	r3, [r7, #12]
 8001302:	330e      	adds	r3, #14
 8001304:	6879      	ldr	r1, [r7, #4]
 8001306:	440b      	add	r3, r1
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	4619      	mov	r1, r3
 800130c:	7afb      	ldrb	r3, [r7, #11]
 800130e:	fa41 f303 	asr.w	r3, r1, r3
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	b25b      	sxtb	r3, r3
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b25a      	sxtb	r2, r3
 8001320:	89bb      	ldrh	r3, [r7, #12]
 8001322:	330f      	adds	r3, #15
 8001324:	6879      	ldr	r1, [r7, #4]
 8001326:	440b      	add	r3, r1
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	4619      	mov	r1, r3
 800132c:	7afb      	ldrb	r3, [r7, #11]
 800132e:	fa41 f303 	asr.w	r3, r1, r3
 8001332:	b25b      	sxtb	r3, r3
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	b25b      	sxtb	r3, r3
 800133a:	4313      	orrs	r3, r2
 800133c:	b25b      	sxtb	r3, r3
			Temp = (((bitmap[i + 8] >> Db) & 0x01) << 7) | (((bitmap[i + 9] >> Db) & 0x01) << 6) | (((bitmap[i + 10] >> Db) & 0x01) << 5)
 800133e:	72bb      	strb	r3, [r7, #10]

			ST7920_Send_data(Temp);
 8001340:	7abb      	ldrb	r3, [r7, #10]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fde8 	bl	8000f18 <ST7920_Send_data>
		for (x = 0; x < 8; x++) {
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	3301      	adds	r3, #1
 800134c:	73fb      	strb	r3, [r7, #15]
 800134e:	7bfb      	ldrb	r3, [r7, #15]
 8001350:	2b07      	cmp	r3, #7
 8001352:	f67f aecb 	bls.w	80010ec <ST7920_Draw_bitmap+0x18>
	for (y = 0; y < 64; y++) {
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	3301      	adds	r3, #1
 800135a:	73bb      	strb	r3, [r7, #14]
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	2b3f      	cmp	r3, #63	; 0x3f
 8001360:	f67f aec1 	bls.w	80010e6 <ST7920_Draw_bitmap+0x12>
		}
	}
}
 8001364:	bf00      	nop
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <ST7920_Update>:
	}
}
/*---------------------Функция удаления пикселя на экране----------------------------*/

/*---------------------Функция вывода буфера кадра на дисплей------------------------*/
void ST7920_Update(void) {
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	/// Функция вывода буфера кадра на дисплей
	/// Подготовьте буфер кадра, перед тем, как обновить изображение
	ST7920_Draw_bitmap(Frame_buffer);
 8001370:	4802      	ldr	r0, [pc, #8]	; (800137c <ST7920_Update+0x10>)
 8001372:	f7ff feaf 	bl	80010d4 <ST7920_Draw_bitmap>
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000424 	.word	0x20000424

08001380 <print_symbol>:
/*---------------------Функция вывода буфера кадра на дисплей------------------------*/

/*---------------------Функция вывода символа на дисплей-----------------------------*/
void print_symbol(uint16_t x, uint16_t symbol, bool inversion) {
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	80fb      	strh	r3, [r7, #6]
 800138a:	460b      	mov	r3, r1
 800138c:	80bb      	strh	r3, [r7, #4]
 800138e:	4613      	mov	r3, r2
 8001390:	70fb      	strb	r3, [r7, #3]
/// 6 строка: x = 640;
/// 7 строка: x = 786;
/// 8 строка: x = 896;
/// \param symbol - код символа
/// \param inversion - инверсия. 1 - вкл, 0 - выкл.
	for (int i = 0; i <= 6; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e028      	b.n	80013ea <print_symbol+0x6a>
		if (inversion) {
 8001398:	78fb      	ldrb	r3, [r7, #3]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d012      	beq.n	80013c4 <print_symbol+0x44>
			Frame_buffer[i + x - 1] = ~Font[(symbol * 6) + i];
 800139e:	88ba      	ldrh	r2, [r7, #4]
 80013a0:	4613      	mov	r3, r2
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	4413      	add	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	461a      	mov	r2, r3
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4413      	add	r3, r2
 80013ae:	4a13      	ldr	r2, [pc, #76]	; (80013fc <print_symbol+0x7c>)
 80013b0:	5cd2      	ldrb	r2, [r2, r3]
 80013b2:	88f9      	ldrh	r1, [r7, #6]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	440b      	add	r3, r1
 80013b8:	3b01      	subs	r3, #1
 80013ba:	43d2      	mvns	r2, r2
 80013bc:	b2d1      	uxtb	r1, r2
 80013be:	4a10      	ldr	r2, [pc, #64]	; (8001400 <print_symbol+0x80>)
 80013c0:	54d1      	strb	r1, [r2, r3]
 80013c2:	e00f      	b.n	80013e4 <print_symbol+0x64>
		} else {
			Frame_buffer[i + x - 1] = Font[(symbol * 6) + i];
 80013c4:	88ba      	ldrh	r2, [r7, #4]
 80013c6:	4613      	mov	r3, r2
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	461a      	mov	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	441a      	add	r2, r3
 80013d4:	88f9      	ldrh	r1, [r7, #6]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	440b      	add	r3, r1
 80013da:	3b01      	subs	r3, #1
 80013dc:	4907      	ldr	r1, [pc, #28]	; (80013fc <print_symbol+0x7c>)
 80013de:	5c89      	ldrb	r1, [r1, r2]
 80013e0:	4a07      	ldr	r2, [pc, #28]	; (8001400 <print_symbol+0x80>)
 80013e2:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i <= 6; i++) {
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	3301      	adds	r3, #1
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2b06      	cmp	r3, #6
 80013ee:	ddd3      	ble.n	8001398 <print_symbol+0x18>
		}

	}
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	08007d8c 	.word	0x08007d8c
 8001400:	20000424 	.word	0x20000424

08001404 <ST7920_Decode_UTF8>:
/*---------------------Функция вывода символа на дисплей-----------------------------*/

/*----------------Функция декодирования UTF-8 в набор символов-----------------*/

void ST7920_Decode_UTF8(uint16_t x, uint8_t y, bool inversion, char *tx_buffer) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	4603      	mov	r3, r0
 800140e:	80fb      	strh	r3, [r7, #6]
 8001410:	460b      	mov	r3, r1
 8001412:	717b      	strb	r3, [r7, #5]
 8001414:	4613      	mov	r3, r2
 8001416:	713b      	strb	r3, [r7, #4]
/// 4 строка: x = 384;
/// 5 строка: x = 512;
/// 6 строка: x = 640;
/// 7 строка: x = 786;
/// 8 строка: x = 896;
	x = x + y * 128;
 8001418:	797b      	ldrb	r3, [r7, #5]
 800141a:	b29b      	uxth	r3, r3
 800141c:	01db      	lsls	r3, r3, #7
 800141e:	b29a      	uxth	r2, r3
 8001420:	88fb      	ldrh	r3, [r7, #6]
 8001422:	4413      	add	r3, r2
 8001424:	80fb      	strh	r3, [r7, #6]
	uint16_t symbol = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	81fb      	strh	r3, [r7, #14]
	bool flag_block = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < strlen(tx_buffer); i++) {
 800142e:	2300      	movs	r3, #0
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	e0c8      	b.n	80015c6 <ST7920_Decode_UTF8+0x1c2>
		if (tx_buffer[i] < 0xC0) { //Английский текст и символы. Если до русского текста, то [i] <0xD0. Но в font добавлен знак "°"
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	4413      	add	r3, r2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2bbf      	cmp	r3, #191	; 0xbf
 800143e:	d822      	bhi.n	8001486 <ST7920_Decode_UTF8+0x82>
			if (flag_block) {
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d002      	beq.n	800144c <ST7920_Decode_UTF8+0x48>
				flag_block = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	75fb      	strb	r3, [r7, #23]
 800144a:	e0b9      	b.n	80015c0 <ST7920_Decode_UTF8+0x1bc>
			} else {
				symbol = tx_buffer[i];
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	4413      	add	r3, r2
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	81fb      	strh	r3, [r7, #14]
				if (inversion) {
 8001456:	793b      	ldrb	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d008      	beq.n	800146e <ST7920_Decode_UTF8+0x6a>
					print_symbol(x, symbol - 32, 1); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия вкл.
 800145c:	89fb      	ldrh	r3, [r7, #14]
 800145e:	3b20      	subs	r3, #32
 8001460:	b299      	uxth	r1, r3
 8001462:	88fb      	ldrh	r3, [r7, #6]
 8001464:	2201      	movs	r2, #1
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff8a 	bl	8001380 <print_symbol>
 800146c:	e007      	b.n	800147e <ST7920_Decode_UTF8+0x7a>
				} else {
					print_symbol(x, symbol - 32, 0); //Таблица UTF-8. Basic Latin. С "пробел" до "z". Инверсия выкл.
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	3b20      	subs	r3, #32
 8001472:	b299      	uxth	r1, r3
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	2200      	movs	r2, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff81 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800147e:	88fb      	ldrh	r3, [r7, #6]
 8001480:	3306      	adds	r3, #6
 8001482:	80fb      	strh	r3, [r7, #6]
 8001484:	e09c      	b.n	80015c0 <ST7920_Decode_UTF8+0x1bc>
			}
		}

		else { //Русский текст
			symbol = tx_buffer[i] << 8 | tx_buffer[i + 1];
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	683a      	ldr	r2, [r7, #0]
 800148a:	4413      	add	r3, r2
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b21a      	sxth	r2, r3
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	3301      	adds	r3, #1
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	440b      	add	r3, r1
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b21b      	sxth	r3, r3
 800149e:	4313      	orrs	r3, r2
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	81fb      	strh	r3, [r7, #14]
			if (symbol < 0xD180 && symbol > 0xD081) {
 80014a4:	89fb      	ldrh	r3, [r7, #14]
 80014a6:	f24d 127f 	movw	r2, #53631	; 0xd17f
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d820      	bhi.n	80014f0 <ST7920_Decode_UTF8+0xec>
 80014ae:	89fb      	ldrh	r3, [r7, #14]
 80014b0:	f24d 0281 	movw	r2, #53377	; 0xd081
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d91b      	bls.n	80014f0 <ST7920_Decode_UTF8+0xec>
				if (inversion) {
 80014b8:	793b      	ldrb	r3, [r7, #4]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00a      	beq.n	80014d4 <ST7920_Decode_UTF8+0xd0>
					print_symbol(x, symbol - 53297, 1); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия вкл.
 80014be:	89fb      	ldrh	r3, [r7, #14]
 80014c0:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80014c4:	330f      	adds	r3, #15
 80014c6:	b299      	uxth	r1, r3
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	2201      	movs	r2, #1
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff57 	bl	8001380 <print_symbol>
 80014d2:	e009      	b.n	80014e8 <ST7920_Decode_UTF8+0xe4>
				} else {
					print_symbol(x, symbol - 53297, 0); //Таблица UTF-8. Кириллица. С буквы "А" до "п". Инверсия выкл.
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80014da:	330f      	adds	r3, #15
 80014dc:	b299      	uxth	r1, r3
 80014de:	88fb      	ldrh	r3, [r7, #6]
 80014e0:	2200      	movs	r2, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff4c 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 80014e8:	88fb      	ldrh	r3, [r7, #6]
 80014ea:	3306      	adds	r3, #6
 80014ec:	80fb      	strh	r3, [r7, #6]
 80014ee:	e065      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			} else if (symbol == 0xD081) {
 80014f0:	89fb      	ldrh	r3, [r7, #14]
 80014f2:	f24d 0281 	movw	r2, #53377	; 0xd081
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d113      	bne.n	8001522 <ST7920_Decode_UTF8+0x11e>
				if (inversion) {
 80014fa:	793b      	ldrb	r3, [r7, #4]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d006      	beq.n	800150e <ST7920_Decode_UTF8+0x10a>
					print_symbol(x, 159, 1); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия вкл.
 8001500:	88fb      	ldrh	r3, [r7, #6]
 8001502:	2201      	movs	r2, #1
 8001504:	219f      	movs	r1, #159	; 0x9f
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff ff3a 	bl	8001380 <print_symbol>
 800150c:	e005      	b.n	800151a <ST7920_Decode_UTF8+0x116>
				} else {
					print_symbol(x, 159, 0); ////Таблица UTF-8. Кириллица. Буква "Ё". Инверсия выкл.
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	2200      	movs	r2, #0
 8001512:	219f      	movs	r1, #159	; 0x9f
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff33 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	3306      	adds	r3, #6
 800151e:	80fb      	strh	r3, [r7, #6]
 8001520:	e04c      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			} else if (symbol == 0xD191) {
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	f24d 1291 	movw	r2, #53649	; 0xd191
 8001528:	4293      	cmp	r3, r2
 800152a:	d113      	bne.n	8001554 <ST7920_Decode_UTF8+0x150>
				if (inversion) {
 800152c:	793b      	ldrb	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d006      	beq.n	8001540 <ST7920_Decode_UTF8+0x13c>
					print_symbol(x, 160, 1); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия вкл.
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	2201      	movs	r2, #1
 8001536:	21a0      	movs	r1, #160	; 0xa0
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff21 	bl	8001380 <print_symbol>
 800153e:	e005      	b.n	800154c <ST7920_Decode_UTF8+0x148>
				} else {
					print_symbol(x, 160, 0); ////Таблица UTF-8. Кириллица. Буква "ё". Инверсия выкл.
 8001540:	88fb      	ldrh	r3, [r7, #6]
 8001542:	2200      	movs	r2, #0
 8001544:	21a0      	movs	r1, #160	; 0xa0
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff1a 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	3306      	adds	r3, #6
 8001550:	80fb      	strh	r3, [r7, #6]
 8001552:	e033      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			} else if (symbol == 0xC2B0) {
 8001554:	89fb      	ldrh	r3, [r7, #14]
 8001556:	f24c 22b0 	movw	r2, #49840	; 0xc2b0
 800155a:	4293      	cmp	r3, r2
 800155c:	d113      	bne.n	8001586 <ST7920_Decode_UTF8+0x182>
				if (inversion) {
 800155e:	793b      	ldrb	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d006      	beq.n	8001572 <ST7920_Decode_UTF8+0x16e>
					print_symbol(x, 161, 1); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия вкл.
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	2201      	movs	r2, #1
 8001568:	21a1      	movs	r1, #161	; 0xa1
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff08 	bl	8001380 <print_symbol>
 8001570:	e005      	b.n	800157e <ST7920_Decode_UTF8+0x17a>
				} else {
					print_symbol(x, 161, 0); ////Таблица UTF-8. Basic Latin. Символ "°". Инверсия выкл.
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	2200      	movs	r2, #0
 8001576:	21a1      	movs	r1, #161	; 0xa1
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff01 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	3306      	adds	r3, #6
 8001582:	80fb      	strh	r3, [r7, #6]
 8001584:	e01a      	b.n	80015bc <ST7920_Decode_UTF8+0x1b8>
			}

			else {
				if (inversion) {
 8001586:	793b      	ldrb	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d00a      	beq.n	80015a2 <ST7920_Decode_UTF8+0x19e>
					print_symbol(x, symbol - 53489, 1); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия вкл.
 800158c:	89fb      	ldrh	r3, [r7, #14]
 800158e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001592:	330f      	adds	r3, #15
 8001594:	b299      	uxth	r1, r3
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	2201      	movs	r2, #1
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fef0 	bl	8001380 <print_symbol>
 80015a0:	e009      	b.n	80015b6 <ST7920_Decode_UTF8+0x1b2>
				} else {
					print_symbol(x, symbol - 53489, 0); //Таблица UTF-8. Кириллица. С буквы "р", начинается сдвиг. Инверсия выкл.
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 80015a8:	330f      	adds	r3, #15
 80015aa:	b299      	uxth	r1, r3
 80015ac:	88fb      	ldrh	r3, [r7, #6]
 80015ae:	2200      	movs	r2, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fee5 	bl	8001380 <print_symbol>
				}
				x = x + 6;
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	3306      	adds	r3, #6
 80015ba:	80fb      	strh	r3, [r7, #6]
			}
			flag_block = 1;
 80015bc:	2301      	movs	r3, #1
 80015be:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < strlen(tx_buffer); i++) {
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	3301      	adds	r3, #1
 80015c4:	613b      	str	r3, [r7, #16]
 80015c6:	6838      	ldr	r0, [r7, #0]
 80015c8:	f7fe fe02 	bl	80001d0 <strlen>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	f63f af2f 	bhi.w	8001434 <ST7920_Decode_UTF8+0x30>
		}
	}
}
 80015d6:	bf00      	nop
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <ST7920_Clean_Frame_buffer>:
	}
}
/*---------------------Функция инверсии любого места в буфере------------------*/

/*------------------------Функция очистки буфера кадра-------------------------*/
void ST7920_Clean_Frame_buffer(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
/// Функция очистки буфера кадра
	memset(Frame_buffer, 0x00, sizeof(Frame_buffer));
 80015e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e8:	2100      	movs	r1, #0
 80015ea:	4802      	ldr	r0, [pc, #8]	; (80015f4 <ST7920_Clean_Frame_buffer+0x14>)
 80015ec:	f004 fb5e 	bl	8005cac <memset>
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000424 	.word	0x20000424

080015f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f001 fd73 	bl	80030e8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 fcb5 	bl	8001f70 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f000 fe53 	bl	80022b0 <MX_GPIO_Init>
  MX_DMA_Init();
 800160a:	f000 fe31 	bl	8002270 <MX_DMA_Init>
  MX_TIM7_Init();
 800160e:	f000 fdf9 	bl	8002204 <MX_TIM7_Init>
  MX_SPI2_Init();
 8001612:	f000 fd15 	bl	8002040 <MX_SPI2_Init>
  MX_TIM3_Init();
 8001616:	f000 fd49 	bl	80020ac <MX_TIM3_Init>
  MX_TIM6_Init();
 800161a:	f000 fdbd 	bl	8002198 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  GPIOD->ODR = ~0;
 800161e:	4bac      	ldr	r3, [pc, #688]	; (80018d0 <main+0x2d8>)
 8001620:	f04f 32ff 	mov.w	r2, #4294967295
 8001624:	615a      	str	r2, [r3, #20]
  Init();
 8001626:	f000 ff41 	bl	80024ac <Init>
  HAL_Delay(2300);
 800162a:	f640 00fc 	movw	r0, #2300	; 0x8fc
 800162e:	f001 fdcd 	bl	80031cc <HAL_Delay>
  ST7920_Clean();
 8001632:	f7ff fd12 	bl	800105a <ST7920_Clean>
  sprintf(tx_buffer, "Count: %lu", counter);
 8001636:	4ba7      	ldr	r3, [pc, #668]	; (80018d4 <main+0x2dc>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	49a6      	ldr	r1, [pc, #664]	; (80018d8 <main+0x2e0>)
 800163e:	48a7      	ldr	r0, [pc, #668]	; (80018dc <main+0x2e4>)
 8001640:	f004 ff98 	bl	8006574 <siprintf>
  ST7920_Decode_UTF8(20, 4, 0, tx_buffer);
 8001644:	4ba5      	ldr	r3, [pc, #660]	; (80018dc <main+0x2e4>)
 8001646:	2200      	movs	r2, #0
 8001648:	2104      	movs	r1, #4
 800164a:	2014      	movs	r0, #20
 800164c:	f7ff feda 	bl	8001404 <ST7920_Decode_UTF8>
  HAL_TIM_Base_Start_IT(&htim7);
 8001650:	48a3      	ldr	r0, [pc, #652]	; (80018e0 <main+0x2e8>)
 8001652:	f003 fb98 	bl	8004d86 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001656:	48a3      	ldr	r0, [pc, #652]	; (80018e4 <main+0x2ec>)
 8001658:	f003 fb95 	bl	8004d86 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(OUT_A_GPIO_Port, OUT_A_Pin, 1);
 800165c:	2201      	movs	r2, #1
 800165e:	2101      	movs	r1, #1
 8001660:	48a1      	ldr	r0, [pc, #644]	; (80018e8 <main+0x2f0>)
 8001662:	f002 fbbb 	bl	8003ddc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_B_GPIO_Port, OUT_B_Pin, 1);
 8001666:	2201      	movs	r2, #1
 8001668:	2104      	movs	r1, #4
 800166a:	489f      	ldr	r0, [pc, #636]	; (80018e8 <main+0x2f0>)
 800166c:	f002 fbb6 	bl	8003ddc <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while(1)
	{

		if(!Buttons[9].B_State)// Mode select
 8001670:	4b9e      	ldr	r3, [pc, #632]	; (80018ec <main+0x2f4>)
 8001672:	f893 319f 	ldrb.w	r3, [r3, #415]	; 0x19f
 8001676:	2b00      	cmp	r3, #0
 8001678:	f040 8204 	bne.w	8001a84 <main+0x48c>
		{
			tmpflg = 1;
 800167c:	4b9c      	ldr	r3, [pc, #624]	; (80018f0 <main+0x2f8>)
 800167e:	2201      	movs	r2, #1
 8001680:	701a      	strb	r2, [r3, #0]
			if(Buttons[9].B_Out == 1) // Reset buttons and timers
 8001682:	4b9a      	ldr	r3, [pc, #616]	; (80018ec <main+0x2f4>)
 8001684:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
 8001688:	2b01      	cmp	r3, #1
 800168a:	d119      	bne.n	80016c0 <main+0xc8>
			{
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800168c:	2100      	movs	r1, #0
 800168e:	4899      	ldr	r0, [pc, #612]	; (80018f4 <main+0x2fc>)
 8001690:	f003 fc3c 	bl	8004f0c <HAL_TIM_PWM_Stop>
				Buttons[9].B_Out = 0;
 8001694:	4b95      	ldr	r3, [pc, #596]	; (80018ec <main+0x2f4>)
 8001696:	2200      	movs	r2, #0
 8001698:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
				for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800169c:	2300      	movs	r3, #0
 800169e:	71fb      	strb	r3, [r7, #7]
 80016a0:	e00b      	b.n	80016ba <main+0xc2>
				{
					Buttons[i].B_Out = 0;
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	4a91      	ldr	r2, [pc, #580]	; (80018ec <main+0x2f4>)
 80016a6:	212c      	movs	r1, #44	; 0x2c
 80016a8:	fb01 f303 	mul.w	r3, r1, r3
 80016ac:	4413      	add	r3, r2
 80016ae:	3314      	adds	r3, #20
 80016b0:	2200      	movs	r2, #0
 80016b2:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	3301      	adds	r3, #1
 80016b8:	71fb      	strb	r3, [r7, #7]
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	2b10      	cmp	r3, #16
 80016be:	d9f0      	bls.n	80016a2 <main+0xaa>
				};
			}
			// MANUAL MODE
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80016c0:	2300      	movs	r3, #0
 80016c2:	71bb      	strb	r3, [r7, #6]
 80016c4:	e1d6      	b.n	8001a74 <main+0x47c>
			{
				if(Buttons[i].Lock == 0)
 80016c6:	79bb      	ldrb	r3, [r7, #6]
 80016c8:	4a88      	ldr	r2, [pc, #544]	; (80018ec <main+0x2f4>)
 80016ca:	212c      	movs	r1, #44	; 0x2c
 80016cc:	fb01 f303 	mul.w	r3, r1, r3
 80016d0:	4413      	add	r3, r2
 80016d2:	3315      	adds	r3, #21
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f040 81b4 	bne.w	8001a44 <main+0x44c>
				{
					if(Buttons[i].Mode == HOLD)
 80016dc:	79bb      	ldrb	r3, [r7, #6]
 80016de:	4a83      	ldr	r2, [pc, #524]	; (80018ec <main+0x2f4>)
 80016e0:	212c      	movs	r1, #44	; 0x2c
 80016e2:	fb01 f303 	mul.w	r3, r1, r3
 80016e6:	4413      	add	r3, r2
 80016e8:	3316      	adds	r3, #22
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d121      	bne.n	8001734 <main+0x13c>
					{
						HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !Buttons[i].B_State);
 80016f0:	79bb      	ldrb	r3, [r7, #6]
 80016f2:	4a7e      	ldr	r2, [pc, #504]	; (80018ec <main+0x2f4>)
 80016f4:	212c      	movs	r1, #44	; 0x2c
 80016f6:	fb01 f303 	mul.w	r3, r1, r3
 80016fa:	4413      	add	r3, r2
 80016fc:	330c      	adds	r3, #12
 80016fe:	6818      	ldr	r0, [r3, #0]
 8001700:	79bb      	ldrb	r3, [r7, #6]
 8001702:	4a7a      	ldr	r2, [pc, #488]	; (80018ec <main+0x2f4>)
 8001704:	212c      	movs	r1, #44	; 0x2c
 8001706:	fb01 f303 	mul.w	r3, r1, r3
 800170a:	4413      	add	r3, r2
 800170c:	3310      	adds	r3, #16
 800170e:	881c      	ldrh	r4, [r3, #0]
 8001710:	79bb      	ldrb	r3, [r7, #6]
 8001712:	4a76      	ldr	r2, [pc, #472]	; (80018ec <main+0x2f4>)
 8001714:	212c      	movs	r1, #44	; 0x2c
 8001716:	fb01 f303 	mul.w	r3, r1, r3
 800171a:	4413      	add	r3, r2
 800171c:	3313      	adds	r3, #19
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	bf0c      	ite	eq
 8001724:	2301      	moveq	r3, #1
 8001726:	2300      	movne	r3, #0
 8001728:	b2db      	uxtb	r3, r3
 800172a:	461a      	mov	r2, r3
 800172c:	4621      	mov	r1, r4
 800172e:	f002 fb55 	bl	8003ddc <HAL_GPIO_WritePin>
						continue;
 8001732:	e19c      	b.n	8001a6e <main+0x476>
					}
					if(Buttons[i].Mode == TOGGLE && Buttons[i].alternate_function == 0)
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	4a6d      	ldr	r2, [pc, #436]	; (80018ec <main+0x2f4>)
 8001738:	212c      	movs	r1, #44	; 0x2c
 800173a:	fb01 f303 	mul.w	r3, r1, r3
 800173e:	4413      	add	r3, r2
 8001740:	3316      	adds	r3, #22
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d163      	bne.n	8001810 <main+0x218>
 8001748:	79bb      	ldrb	r3, [r7, #6]
 800174a:	4a68      	ldr	r2, [pc, #416]	; (80018ec <main+0x2f4>)
 800174c:	212c      	movs	r1, #44	; 0x2c
 800174e:	fb01 f303 	mul.w	r3, r1, r3
 8001752:	4413      	add	r3, r2
 8001754:	3324      	adds	r3, #36	; 0x24
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d159      	bne.n	8001810 <main+0x218>
					{
						if(Buttons[i].addiction != 0)
 800175c:	79bb      	ldrb	r3, [r7, #6]
 800175e:	4a63      	ldr	r2, [pc, #396]	; (80018ec <main+0x2f4>)
 8001760:	212c      	movs	r1, #44	; 0x2c
 8001762:	fb01 f303 	mul.w	r3, r1, r3
 8001766:	4413      	add	r3, r2
 8001768:	331c      	adds	r3, #28
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d02d      	beq.n	80017cc <main+0x1d4>
							HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !(Buttons[i].B_Out && Buttons[i].addiction->B_Out));
 8001770:	79bb      	ldrb	r3, [r7, #6]
 8001772:	4a5e      	ldr	r2, [pc, #376]	; (80018ec <main+0x2f4>)
 8001774:	212c      	movs	r1, #44	; 0x2c
 8001776:	fb01 f303 	mul.w	r3, r1, r3
 800177a:	4413      	add	r3, r2
 800177c:	330c      	adds	r3, #12
 800177e:	6818      	ldr	r0, [r3, #0]
 8001780:	79bb      	ldrb	r3, [r7, #6]
 8001782:	4a5a      	ldr	r2, [pc, #360]	; (80018ec <main+0x2f4>)
 8001784:	212c      	movs	r1, #44	; 0x2c
 8001786:	fb01 f303 	mul.w	r3, r1, r3
 800178a:	4413      	add	r3, r2
 800178c:	3310      	adds	r3, #16
 800178e:	881c      	ldrh	r4, [r3, #0]
 8001790:	79bb      	ldrb	r3, [r7, #6]
 8001792:	4a56      	ldr	r2, [pc, #344]	; (80018ec <main+0x2f4>)
 8001794:	212c      	movs	r1, #44	; 0x2c
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	3314      	adds	r3, #20
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d00a      	beq.n	80017ba <main+0x1c2>
 80017a4:	79bb      	ldrb	r3, [r7, #6]
 80017a6:	4a51      	ldr	r2, [pc, #324]	; (80018ec <main+0x2f4>)
 80017a8:	212c      	movs	r1, #44	; 0x2c
 80017aa:	fb01 f303 	mul.w	r3, r1, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	331c      	adds	r3, #28
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	7d1b      	ldrb	r3, [r3, #20]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <main+0x1c6>
 80017ba:	2301      	movs	r3, #1
 80017bc:	e000      	b.n	80017c0 <main+0x1c8>
 80017be:	2300      	movs	r3, #0
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	461a      	mov	r2, r3
 80017c4:	4621      	mov	r1, r4
 80017c6:	f002 fb09 	bl	8003ddc <HAL_GPIO_WritePin>
						else
							HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !Buttons[i].B_Out);
						continue;
 80017ca:	e150      	b.n	8001a6e <main+0x476>
							HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, !Buttons[i].B_Out);
 80017cc:	79bb      	ldrb	r3, [r7, #6]
 80017ce:	4a47      	ldr	r2, [pc, #284]	; (80018ec <main+0x2f4>)
 80017d0:	212c      	movs	r1, #44	; 0x2c
 80017d2:	fb01 f303 	mul.w	r3, r1, r3
 80017d6:	4413      	add	r3, r2
 80017d8:	330c      	adds	r3, #12
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	79bb      	ldrb	r3, [r7, #6]
 80017de:	4a43      	ldr	r2, [pc, #268]	; (80018ec <main+0x2f4>)
 80017e0:	212c      	movs	r1, #44	; 0x2c
 80017e2:	fb01 f303 	mul.w	r3, r1, r3
 80017e6:	4413      	add	r3, r2
 80017e8:	3310      	adds	r3, #16
 80017ea:	881c      	ldrh	r4, [r3, #0]
 80017ec:	79bb      	ldrb	r3, [r7, #6]
 80017ee:	4a3f      	ldr	r2, [pc, #252]	; (80018ec <main+0x2f4>)
 80017f0:	212c      	movs	r1, #44	; 0x2c
 80017f2:	fb01 f303 	mul.w	r3, r1, r3
 80017f6:	4413      	add	r3, r2
 80017f8:	3314      	adds	r3, #20
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	bf0c      	ite	eq
 8001800:	2301      	moveq	r3, #1
 8001802:	2300      	movne	r3, #0
 8001804:	b2db      	uxtb	r3, r3
 8001806:	461a      	mov	r2, r3
 8001808:	4621      	mov	r1, r4
 800180a:	f002 fae7 	bl	8003ddc <HAL_GPIO_WritePin>
						continue;
 800180e:	e12e      	b.n	8001a6e <main+0x476>
					}
					if (Buttons[i].alternate_function && Buttons[i].Mode == PRESS && Buttons[i].B_Out)
 8001810:	79bb      	ldrb	r3, [r7, #6]
 8001812:	4a36      	ldr	r2, [pc, #216]	; (80018ec <main+0x2f4>)
 8001814:	212c      	movs	r1, #44	; 0x2c
 8001816:	fb01 f303 	mul.w	r3, r1, r3
 800181a:	4413      	add	r3, r2
 800181c:	3324      	adds	r3, #36	; 0x24
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d02d      	beq.n	8001880 <main+0x288>
 8001824:	79bb      	ldrb	r3, [r7, #6]
 8001826:	4a31      	ldr	r2, [pc, #196]	; (80018ec <main+0x2f4>)
 8001828:	212c      	movs	r1, #44	; 0x2c
 800182a:	fb01 f303 	mul.w	r3, r1, r3
 800182e:	4413      	add	r3, r2
 8001830:	3316      	adds	r3, #22
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d123      	bne.n	8001880 <main+0x288>
 8001838:	79bb      	ldrb	r3, [r7, #6]
 800183a:	4a2c      	ldr	r2, [pc, #176]	; (80018ec <main+0x2f4>)
 800183c:	212c      	movs	r1, #44	; 0x2c
 800183e:	fb01 f303 	mul.w	r3, r1, r3
 8001842:	4413      	add	r3, r2
 8001844:	3314      	adds	r3, #20
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d019      	beq.n	8001880 <main+0x288>
					{
						Buttons[i].B_Out = 0;
 800184c:	79bb      	ldrb	r3, [r7, #6]
 800184e:	4a27      	ldr	r2, [pc, #156]	; (80018ec <main+0x2f4>)
 8001850:	212c      	movs	r1, #44	; 0x2c
 8001852:	fb01 f303 	mul.w	r3, r1, r3
 8001856:	4413      	add	r3, r2
 8001858:	3314      	adds	r3, #20
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
						Buttons[i].alternate_function(&Buttons[i]);
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	4a22      	ldr	r2, [pc, #136]	; (80018ec <main+0x2f4>)
 8001862:	212c      	movs	r1, #44	; 0x2c
 8001864:	fb01 f303 	mul.w	r3, r1, r3
 8001868:	4413      	add	r3, r2
 800186a:	3324      	adds	r3, #36	; 0x24
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	79ba      	ldrb	r2, [r7, #6]
 8001870:	212c      	movs	r1, #44	; 0x2c
 8001872:	fb01 f202 	mul.w	r2, r1, r2
 8001876:	491d      	ldr	r1, [pc, #116]	; (80018ec <main+0x2f4>)
 8001878:	440a      	add	r2, r1
 800187a:	4610      	mov	r0, r2
 800187c:	4798      	blx	r3
						continue;
 800187e:	e0f6      	b.n	8001a6e <main+0x476>
					}
					if(Buttons[i].Mode == TIMER && Buttons[i].B_Out)
 8001880:	79bb      	ldrb	r3, [r7, #6]
 8001882:	4a1a      	ldr	r2, [pc, #104]	; (80018ec <main+0x2f4>)
 8001884:	212c      	movs	r1, #44	; 0x2c
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	4413      	add	r3, r2
 800188c:	3316      	adds	r3, #22
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b03      	cmp	r3, #3
 8001892:	d131      	bne.n	80018f8 <main+0x300>
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	4a15      	ldr	r2, [pc, #84]	; (80018ec <main+0x2f4>)
 8001898:	212c      	movs	r1, #44	; 0x2c
 800189a:	fb01 f303 	mul.w	r3, r1, r3
 800189e:	4413      	add	r3, r2
 80018a0:	3314      	adds	r3, #20
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d027      	beq.n	80018f8 <main+0x300>
					{
						Buttons[i].B_Out = 0;
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	4a10      	ldr	r2, [pc, #64]	; (80018ec <main+0x2f4>)
 80018ac:	212c      	movs	r1, #44	; 0x2c
 80018ae:	fb01 f303 	mul.w	r3, r1, r3
 80018b2:	4413      	add	r3, r2
 80018b4:	3314      	adds	r3, #20
 80018b6:	2200      	movs	r2, #0
 80018b8:	701a      	strb	r2, [r3, #0]
						TimerMotor(&Buttons[i]);
 80018ba:	79bb      	ldrb	r3, [r7, #6]
 80018bc:	222c      	movs	r2, #44	; 0x2c
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <main+0x2f4>)
 80018c4:	4413      	add	r3, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f001 f93c 	bl	8002b44 <TimerMotor>
						continue;
 80018cc:	e0cf      	b.n	8001a6e <main+0x476>
 80018ce:	bf00      	nop
 80018d0:	40020c00 	.word	0x40020c00
 80018d4:	20000824 	.word	0x20000824
 80018d8:	08007d50 	.word	0x08007d50
 80018dc:	200003a4 	.word	0x200003a4
 80018e0:	20000c5c 	.word	0x20000c5c
 80018e4:	20000bbc 	.word	0x20000bbc
 80018e8:	40021000 	.word	0x40021000
 80018ec:	200008d0 	.word	0x200008d0
 80018f0:	20000828 	.word	0x20000828
 80018f4:	20000890 	.word	0x20000890
					}
					if(Buttons[i].Mode == __DELAY && Buttons[i].B_Out)
 80018f8:	79bb      	ldrb	r3, [r7, #6]
 80018fa:	4a61      	ldr	r2, [pc, #388]	; (8001a80 <main+0x488>)
 80018fc:	212c      	movs	r1, #44	; 0x2c
 80018fe:	fb01 f303 	mul.w	r3, r1, r3
 8001902:	4413      	add	r3, r2
 8001904:	3316      	adds	r3, #22
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b04      	cmp	r3, #4
 800190a:	d152      	bne.n	80019b2 <main+0x3ba>
 800190c:	79bb      	ldrb	r3, [r7, #6]
 800190e:	4a5c      	ldr	r2, [pc, #368]	; (8001a80 <main+0x488>)
 8001910:	212c      	movs	r1, #44	; 0x2c
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	4413      	add	r3, r2
 8001918:	3314      	adds	r3, #20
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d048      	beq.n	80019b2 <main+0x3ba>
					{
						if(Buttons[i].addiction->B_Out == 0) continue;
 8001920:	79bb      	ldrb	r3, [r7, #6]
 8001922:	4a57      	ldr	r2, [pc, #348]	; (8001a80 <main+0x488>)
 8001924:	212c      	movs	r1, #44	; 0x2c
 8001926:	fb01 f303 	mul.w	r3, r1, r3
 800192a:	4413      	add	r3, r2
 800192c:	331c      	adds	r3, #28
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	7d1b      	ldrb	r3, [r3, #20]
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 809a 	beq.w	8001a6c <main+0x474>
						Buttons[i].B_Out = 0;
 8001938:	79bb      	ldrb	r3, [r7, #6]
 800193a:	4a51      	ldr	r2, [pc, #324]	; (8001a80 <main+0x488>)
 800193c:	212c      	movs	r1, #44	; 0x2c
 800193e:	fb01 f303 	mul.w	r3, r1, r3
 8001942:	4413      	add	r3, r2
 8001944:	3314      	adds	r3, #20
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, 0);
 800194a:	79bb      	ldrb	r3, [r7, #6]
 800194c:	4a4c      	ldr	r2, [pc, #304]	; (8001a80 <main+0x488>)
 800194e:	212c      	movs	r1, #44	; 0x2c
 8001950:	fb01 f303 	mul.w	r3, r1, r3
 8001954:	4413      	add	r3, r2
 8001956:	330c      	adds	r3, #12
 8001958:	6818      	ldr	r0, [r3, #0]
 800195a:	79bb      	ldrb	r3, [r7, #6]
 800195c:	4a48      	ldr	r2, [pc, #288]	; (8001a80 <main+0x488>)
 800195e:	212c      	movs	r1, #44	; 0x2c
 8001960:	fb01 f303 	mul.w	r3, r1, r3
 8001964:	4413      	add	r3, r2
 8001966:	3310      	adds	r3, #16
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	2200      	movs	r2, #0
 800196c:	4619      	mov	r1, r3
 800196e:	f002 fa35 	bl	8003ddc <HAL_GPIO_WritePin>
						HAL_Delay(Buttons[i].Delay);
 8001972:	79bb      	ldrb	r3, [r7, #6]
 8001974:	4a42      	ldr	r2, [pc, #264]	; (8001a80 <main+0x488>)
 8001976:	212c      	movs	r1, #44	; 0x2c
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	4413      	add	r3, r2
 800197e:	3318      	adds	r3, #24
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f001 fc22 	bl	80031cc <HAL_Delay>
						HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, 1);
 8001988:	79bb      	ldrb	r3, [r7, #6]
 800198a:	4a3d      	ldr	r2, [pc, #244]	; (8001a80 <main+0x488>)
 800198c:	212c      	movs	r1, #44	; 0x2c
 800198e:	fb01 f303 	mul.w	r3, r1, r3
 8001992:	4413      	add	r3, r2
 8001994:	330c      	adds	r3, #12
 8001996:	6818      	ldr	r0, [r3, #0]
 8001998:	79bb      	ldrb	r3, [r7, #6]
 800199a:	4a39      	ldr	r2, [pc, #228]	; (8001a80 <main+0x488>)
 800199c:	212c      	movs	r1, #44	; 0x2c
 800199e:	fb01 f303 	mul.w	r3, r1, r3
 80019a2:	4413      	add	r3, r2
 80019a4:	3310      	adds	r3, #16
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	2201      	movs	r2, #1
 80019aa:	4619      	mov	r1, r3
 80019ac:	f002 fa16 	bl	8003ddc <HAL_GPIO_WritePin>
						continue;
 80019b0:	e05d      	b.n	8001a6e <main+0x476>
					}
					if(Buttons[i].Mode == HOLD_MOTOR && Buttons[i].B_Out)
 80019b2:	79bb      	ldrb	r3, [r7, #6]
 80019b4:	4a32      	ldr	r2, [pc, #200]	; (8001a80 <main+0x488>)
 80019b6:	212c      	movs	r1, #44	; 0x2c
 80019b8:	fb01 f303 	mul.w	r3, r1, r3
 80019bc:	4413      	add	r3, r2
 80019be:	3316      	adds	r3, #22
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b05      	cmp	r3, #5
 80019c4:	d11d      	bne.n	8001a02 <main+0x40a>
 80019c6:	79bb      	ldrb	r3, [r7, #6]
 80019c8:	4a2d      	ldr	r2, [pc, #180]	; (8001a80 <main+0x488>)
 80019ca:	212c      	movs	r1, #44	; 0x2c
 80019cc:	fb01 f303 	mul.w	r3, r1, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	3314      	adds	r3, #20
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d013      	beq.n	8001a02 <main+0x40a>
					{
						Buttons[i].B_Out = 0;
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	4a28      	ldr	r2, [pc, #160]	; (8001a80 <main+0x488>)
 80019de:	212c      	movs	r1, #44	; 0x2c
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	4413      	add	r3, r2
 80019e6:	3314      	adds	r3, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	701a      	strb	r2, [r3, #0]
						HoldMotor(&Buttons[i], 1);
 80019ec:	79bb      	ldrb	r3, [r7, #6]
 80019ee:	222c      	movs	r2, #44	; 0x2c
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	4a22      	ldr	r2, [pc, #136]	; (8001a80 <main+0x488>)
 80019f6:	4413      	add	r3, r2
 80019f8:	2101      	movs	r1, #1
 80019fa:	4618      	mov	r0, r3
 80019fc:	f001 f804 	bl	8002a08 <HoldMotor>
						continue;
 8001a00:	e035      	b.n	8001a6e <main+0x476>
					}
					if(Buttons[i].Mode == HOLD_UNTIL && Buttons[i].B_Out)
 8001a02:	79bb      	ldrb	r3, [r7, #6]
 8001a04:	4a1e      	ldr	r2, [pc, #120]	; (8001a80 <main+0x488>)
 8001a06:	212c      	movs	r1, #44	; 0x2c
 8001a08:	fb01 f303 	mul.w	r3, r1, r3
 8001a0c:	4413      	add	r3, r2
 8001a0e:	3316      	adds	r3, #22
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	2b06      	cmp	r3, #6
 8001a14:	d116      	bne.n	8001a44 <main+0x44c>
 8001a16:	79bb      	ldrb	r3, [r7, #6]
 8001a18:	4a19      	ldr	r2, [pc, #100]	; (8001a80 <main+0x488>)
 8001a1a:	212c      	movs	r1, #44	; 0x2c
 8001a1c:	fb01 f303 	mul.w	r3, r1, r3
 8001a20:	4413      	add	r3, r2
 8001a22:	3314      	adds	r3, #20
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00c      	beq.n	8001a44 <main+0x44c>
					{
						HoldPrepareMotorUntill(Buttons[i].addiction, 1);
 8001a2a:	79bb      	ldrb	r3, [r7, #6]
 8001a2c:	4a14      	ldr	r2, [pc, #80]	; (8001a80 <main+0x488>)
 8001a2e:	212c      	movs	r1, #44	; 0x2c
 8001a30:	fb01 f303 	mul.w	r3, r1, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	331c      	adds	r3, #28
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f001 f851 	bl	8002ae4 <HoldPrepareMotorUntill>
						//Buttons[i].B_Out = 0;
						continue;
 8001a42:	e014      	b.n	8001a6e <main+0x476>
					}
				}
				if(Buttons[i].Mode == 200) {Buttons[i].B_Out = 0;}
 8001a44:	79bb      	ldrb	r3, [r7, #6]
 8001a46:	4a0e      	ldr	r2, [pc, #56]	; (8001a80 <main+0x488>)
 8001a48:	212c      	movs	r1, #44	; 0x2c
 8001a4a:	fb01 f303 	mul.w	r3, r1, r3
 8001a4e:	4413      	add	r3, r2
 8001a50:	3316      	adds	r3, #22
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2bc8      	cmp	r3, #200	; 0xc8
 8001a56:	d10a      	bne.n	8001a6e <main+0x476>
 8001a58:	79bb      	ldrb	r3, [r7, #6]
 8001a5a:	4a09      	ldr	r2, [pc, #36]	; (8001a80 <main+0x488>)
 8001a5c:	212c      	movs	r1, #44	; 0x2c
 8001a5e:	fb01 f303 	mul.w	r3, r1, r3
 8001a62:	4413      	add	r3, r2
 8001a64:	3314      	adds	r3, #20
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]
 8001a6a:	e000      	b.n	8001a6e <main+0x476>
						if(Buttons[i].addiction->B_Out == 0) continue;
 8001a6c:	bf00      	nop
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 8001a6e:	79bb      	ldrb	r3, [r7, #6]
 8001a70:	3301      	adds	r3, #1
 8001a72:	71bb      	strb	r3, [r7, #6]
 8001a74:	79bb      	ldrb	r3, [r7, #6]
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	f67f ae25 	bls.w	80016c6 <main+0xce>
 8001a7c:	e5f8      	b.n	8001670 <main+0x78>
 8001a7e:	bf00      	nop
 8001a80:	200008d0 	.word	0x200008d0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		else
		{
			if(tmpflg)
 8001a84:	4b72      	ldr	r3, [pc, #456]	; (8001c50 <main+0x658>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d006      	beq.n	8001a9a <main+0x4a2>
			{
				tmpflg = 0;
 8001a8c:	4b70      	ldr	r3, [pc, #448]	; (8001c50 <main+0x658>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
				Buttons[10].B_Out = 0;
 8001a92:	4b70      	ldr	r3, [pc, #448]	; (8001c54 <main+0x65c>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc
			#define WELD_H_STOP HAL_GPIO_WritePin(Buttons[6].GPIO_Out, Buttons[6].GPIO_Pin_Out, 1);
			#define PULL TimerMotor(&Buttons[7]); // PULL mat.
			#define DOSE TimerMotor(&Buttons[2]); // Dose
			#define CYCLE_DELAY HAL_Delay(100);
			#define WELD_TIME HAL_Delay(600);
			if(Buttons[10].B_Out) // AUTO MODE START
 8001a9a:	4b6e      	ldr	r3, [pc, #440]	; (8001c54 <main+0x65c>)
 8001a9c:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f000 822c 	beq.w	8001efe <main+0x906>
			{
				if(Buttons[15].B_State == 1)
 8001aa6:	4b6b      	ldr	r3, [pc, #428]	; (8001c54 <main+0x65c>)
 8001aa8:	f893 32a7 	ldrb.w	r3, [r3, #679]	; 0x2a7
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	f040 80db 	bne.w	8001c68 <main+0x670>
				{
					Pullsteps = PULL_STEPS / 2;
 8001ab2:	4b69      	ldr	r3, [pc, #420]	; (8001c58 <main+0x660>)
 8001ab4:	f240 321b 	movw	r2, #795	; 0x31b
 8001ab8:	601a      	str	r2, [r3, #0]
					Dosesteps = STEPS;
 8001aba:	4b68      	ldr	r3, [pc, #416]	; (8001c5c <main+0x664>)
 8001abc:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8001ac0:	601a      	str	r2, [r3, #0]
					//Pull new material
					PULL
 8001ac2:	4867      	ldr	r0, [pc, #412]	; (8001c60 <main+0x668>)
 8001ac4:	f001 f83e 	bl	8002b44 <TimerMotor>
					CYCLE_DELAY
 8001ac8:	2064      	movs	r0, #100	; 0x64
 8001aca:	f001 fb7f 	bl	80031cc <HAL_Delay>
					//Clamp material 1, cut pocket
					PUSH_H
 8001ace:	4b61      	ldr	r3, [pc, #388]	; (8001c54 <main+0x65c>)
 8001ad0:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001ad4:	4b5f      	ldr	r3, [pc, #380]	; (8001c54 <main+0x65c>)
 8001ad6:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001ada:	2200      	movs	r2, #0
 8001adc:	4619      	mov	r1, r3
 8001ade:	f002 f97d 	bl	8003ddc <HAL_GPIO_WritePin>
					PUSH_V
 8001ae2:	4b5c      	ldr	r3, [pc, #368]	; (8001c54 <main+0x65c>)
 8001ae4:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001ae8:	4b5a      	ldr	r3, [pc, #360]	; (8001c54 <main+0x65c>)
 8001aea:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001aee:	2200      	movs	r2, #0
 8001af0:	4619      	mov	r1, r3
 8001af2:	f002 f973 	bl	8003ddc <HAL_GPIO_WritePin>
					CUT_START
 8001af6:	4b57      	ldr	r3, [pc, #348]	; (8001c54 <main+0x65c>)
 8001af8:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
 8001afc:	4b55      	ldr	r3, [pc, #340]	; (8001c54 <main+0x65c>)
 8001afe:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8001b02:	2200      	movs	r2, #0
 8001b04:	4619      	mov	r1, r3
 8001b06:	f002 f969 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001b0a:	2064      	movs	r0, #100	; 0x64
 8001b0c:	f001 fb5e 	bl	80031cc <HAL_Delay>
					CUT_RELEASE
 8001b10:	4b50      	ldr	r3, [pc, #320]	; (8001c54 <main+0x65c>)
 8001b12:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
 8001b16:	4b4f      	ldr	r3, [pc, #316]	; (8001c54 <main+0x65c>)
 8001b18:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f002 f95c 	bl	8003ddc <HAL_GPIO_WritePin>
					//Welding stage 1
					WELD_H_START
 8001b24:	4b4b      	ldr	r3, [pc, #300]	; (8001c54 <main+0x65c>)
 8001b26:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001b2a:	4b4a      	ldr	r3, [pc, #296]	; (8001c54 <main+0x65c>)
 8001b2c:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001b30:	2200      	movs	r2, #0
 8001b32:	4619      	mov	r1, r3
 8001b34:	f002 f952 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_V_START
 8001b38:	4b46      	ldr	r3, [pc, #280]	; (8001c54 <main+0x65c>)
 8001b3a:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001b3e:	4b45      	ldr	r3, [pc, #276]	; (8001c54 <main+0x65c>)
 8001b40:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001b44:	2200      	movs	r2, #0
 8001b46:	4619      	mov	r1, r3
 8001b48:	f002 f948 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_TIME
 8001b4c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001b50:	f001 fb3c 	bl	80031cc <HAL_Delay>
					WELD_H_STOP
 8001b54:	4b3f      	ldr	r3, [pc, #252]	; (8001c54 <main+0x65c>)
 8001b56:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001b5a:	4b3e      	ldr	r3, [pc, #248]	; (8001c54 <main+0x65c>)
 8001b5c:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001b60:	2201      	movs	r2, #1
 8001b62:	4619      	mov	r1, r3
 8001b64:	f002 f93a 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_V_STOP
 8001b68:	4b3a      	ldr	r3, [pc, #232]	; (8001c54 <main+0x65c>)
 8001b6a:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001b6e:	4b39      	ldr	r3, [pc, #228]	; (8001c54 <main+0x65c>)
 8001b70:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001b74:	2201      	movs	r2, #1
 8001b76:	4619      	mov	r1, r3
 8001b78:	f002 f930 	bl	8003ddc <HAL_GPIO_WritePin>
					//Release
					RELEASE_H
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <main+0x65c>)
 8001b7e:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001b82:	4b34      	ldr	r3, [pc, #208]	; (8001c54 <main+0x65c>)
 8001b84:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001b88:	2201      	movs	r2, #1
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f002 f926 	bl	8003ddc <HAL_GPIO_WritePin>
					RELEASE_V
 8001b90:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <main+0x65c>)
 8001b92:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001b96:	4b2f      	ldr	r3, [pc, #188]	; (8001c54 <main+0x65c>)
 8001b98:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	f002 f91c 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001ba4:	2064      	movs	r0, #100	; 0x64
 8001ba6:	f001 fb11 	bl	80031cc <HAL_Delay>
					//Pull stage 2
					PULL
 8001baa:	482d      	ldr	r0, [pc, #180]	; (8001c60 <main+0x668>)
 8001bac:	f000 ffca 	bl	8002b44 <TimerMotor>
					CYCLE_DELAY
 8001bb0:	2064      	movs	r0, #100	; 0x64
 8001bb2:	f001 fb0b 	bl	80031cc <HAL_Delay>
					//Clamp material 2
					PUSH_V
 8001bb6:	4b27      	ldr	r3, [pc, #156]	; (8001c54 <main+0x65c>)
 8001bb8:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001bbc:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <main+0x65c>)
 8001bbe:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f002 f909 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001bca:	2064      	movs	r0, #100	; 0x64
 8001bcc:	f001 fafe 	bl	80031cc <HAL_Delay>
					//Welding stage 2
					WELD_V_START
 8001bd0:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <main+0x65c>)
 8001bd2:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001bd6:	4b1f      	ldr	r3, [pc, #124]	; (8001c54 <main+0x65c>)
 8001bd8:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001bdc:	2200      	movs	r2, #0
 8001bde:	4619      	mov	r1, r3
 8001be0:	f002 f8fc 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_TIME
 8001be4:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001be8:	f001 faf0 	bl	80031cc <HAL_Delay>
					WELD_V_STOP
 8001bec:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <main+0x65c>)
 8001bee:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <main+0x65c>)
 8001bf4:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f002 f8ee 	bl	8003ddc <HAL_GPIO_WritePin>
					//Fill, release
					DOSE_PULSE_START
 8001c00:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <main+0x65c>)
 8001c02:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8001c06:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <main+0x65c>)
 8001c08:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f002 f8e4 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001c14:	2064      	movs	r0, #100	; 0x64
 8001c16:	f001 fad9 	bl	80031cc <HAL_Delay>
					DOSE_PULSE_STOP
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <main+0x65c>)
 8001c1c:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8001c20:	4b0c      	ldr	r3, [pc, #48]	; (8001c54 <main+0x65c>)
 8001c22:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001c26:	2201      	movs	r2, #1
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f002 f8d7 	bl	8003ddc <HAL_GPIO_WritePin>
					DOSE
 8001c2e:	480d      	ldr	r0, [pc, #52]	; (8001c64 <main+0x66c>)
 8001c30:	f000 ff88 	bl	8002b44 <TimerMotor>
					RELEASE_V
 8001c34:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <main+0x65c>)
 8001c36:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001c3a:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <main+0x65c>)
 8001c3c:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001c40:	2201      	movs	r2, #1
 8001c42:	4619      	mov	r1, r3
 8001c44:	f002 f8ca 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001c48:	2064      	movs	r0, #100	; 0x64
 8001c4a:	f001 fabf 	bl	80031cc <HAL_Delay>
 8001c4e:	e118      	b.n	8001e82 <main+0x88a>
 8001c50:	20000828 	.word	0x20000828
 8001c54:	200008d0 	.word	0x200008d0
 8001c58:	2000000c 	.word	0x2000000c
 8001c5c:	20000010 	.word	0x20000010
 8001c60:	20000a04 	.word	0x20000a04
 8001c64:	20000928 	.word	0x20000928
				}
				else
				{
					Pullsteps = PULL_STEPS / 2;
 8001c68:	4bb3      	ldr	r3, [pc, #716]	; (8001f38 <main+0x940>)
 8001c6a:	f240 321b 	movw	r2, #795	; 0x31b
 8001c6e:	601a      	str	r2, [r3, #0]
					Dosesteps = STEPS;
 8001c70:	4bb2      	ldr	r3, [pc, #712]	; (8001f3c <main+0x944>)
 8001c72:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8001c76:	601a      	str	r2, [r3, #0]
					//Pull new material
					PULL
 8001c78:	48b1      	ldr	r0, [pc, #708]	; (8001f40 <main+0x948>)
 8001c7a:	f000 ff63 	bl	8002b44 <TimerMotor>
					CYCLE_DELAY
 8001c7e:	2064      	movs	r0, #100	; 0x64
 8001c80:	f001 faa4 	bl	80031cc <HAL_Delay>
					//Clamp material 1, cut pocket
					PUSH_H
 8001c84:	4baf      	ldr	r3, [pc, #700]	; (8001f44 <main+0x94c>)
 8001c86:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001c8a:	4bae      	ldr	r3, [pc, #696]	; (8001f44 <main+0x94c>)
 8001c8c:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001c90:	2200      	movs	r2, #0
 8001c92:	4619      	mov	r1, r3
 8001c94:	f002 f8a2 	bl	8003ddc <HAL_GPIO_WritePin>
					PUSH_V
 8001c98:	4baa      	ldr	r3, [pc, #680]	; (8001f44 <main+0x94c>)
 8001c9a:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001c9e:	4ba9      	ldr	r3, [pc, #676]	; (8001f44 <main+0x94c>)
 8001ca0:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	f002 f898 	bl	8003ddc <HAL_GPIO_WritePin>
					CUT_START
 8001cac:	4ba5      	ldr	r3, [pc, #660]	; (8001f44 <main+0x94c>)
 8001cae:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
 8001cb2:	4ba4      	ldr	r3, [pc, #656]	; (8001f44 <main+0x94c>)
 8001cb4:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8001cb8:	2200      	movs	r2, #0
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f002 f88e 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001cc0:	2064      	movs	r0, #100	; 0x64
 8001cc2:	f001 fa83 	bl	80031cc <HAL_Delay>
					CUT_RELEASE
 8001cc6:	4b9f      	ldr	r3, [pc, #636]	; (8001f44 <main+0x94c>)
 8001cc8:	f8d3 016c 	ldr.w	r0, [r3, #364]	; 0x16c
 8001ccc:	4b9d      	ldr	r3, [pc, #628]	; (8001f44 <main+0x94c>)
 8001cce:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f002 f881 	bl	8003ddc <HAL_GPIO_WritePin>
					//Welding stage 1
					WELD_H_START
 8001cda:	4b9a      	ldr	r3, [pc, #616]	; (8001f44 <main+0x94c>)
 8001cdc:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001ce0:	4b98      	ldr	r3, [pc, #608]	; (8001f44 <main+0x94c>)
 8001ce2:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f002 f877 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_V_START
 8001cee:	4b95      	ldr	r3, [pc, #596]	; (8001f44 <main+0x94c>)
 8001cf0:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001cf4:	4b93      	ldr	r3, [pc, #588]	; (8001f44 <main+0x94c>)
 8001cf6:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f002 f86d 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_TIME
 8001d02:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001d06:	f001 fa61 	bl	80031cc <HAL_Delay>
					WELD_H_STOP
 8001d0a:	4b8e      	ldr	r3, [pc, #568]	; (8001f44 <main+0x94c>)
 8001d0c:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001d10:	4b8c      	ldr	r3, [pc, #560]	; (8001f44 <main+0x94c>)
 8001d12:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001d16:	2201      	movs	r2, #1
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f002 f85f 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_V_STOP
 8001d1e:	4b89      	ldr	r3, [pc, #548]	; (8001f44 <main+0x94c>)
 8001d20:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001d24:	4b87      	ldr	r3, [pc, #540]	; (8001f44 <main+0x94c>)
 8001d26:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f002 f855 	bl	8003ddc <HAL_GPIO_WritePin>
					//Release, fill 1
					RELEASE_H
 8001d32:	4b84      	ldr	r3, [pc, #528]	; (8001f44 <main+0x94c>)
 8001d34:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001d38:	4b82      	ldr	r3, [pc, #520]	; (8001f44 <main+0x94c>)
 8001d3a:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001d3e:	2201      	movs	r2, #1
 8001d40:	4619      	mov	r1, r3
 8001d42:	f002 f84b 	bl	8003ddc <HAL_GPIO_WritePin>
					RELEASE_V
 8001d46:	4b7f      	ldr	r3, [pc, #508]	; (8001f44 <main+0x94c>)
 8001d48:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001d4c:	4b7d      	ldr	r3, [pc, #500]	; (8001f44 <main+0x94c>)
 8001d4e:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001d52:	2201      	movs	r2, #1
 8001d54:	4619      	mov	r1, r3
 8001d56:	f002 f841 	bl	8003ddc <HAL_GPIO_WritePin>
					DOSE_PULSE_START
 8001d5a:	4b7a      	ldr	r3, [pc, #488]	; (8001f44 <main+0x94c>)
 8001d5c:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8001d60:	4b78      	ldr	r3, [pc, #480]	; (8001f44 <main+0x94c>)
 8001d62:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001d66:	2200      	movs	r2, #0
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f002 f837 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001d6e:	2064      	movs	r0, #100	; 0x64
 8001d70:	f001 fa2c 	bl	80031cc <HAL_Delay>
					DOSE_PULSE_STOP
 8001d74:	4b73      	ldr	r3, [pc, #460]	; (8001f44 <main+0x94c>)
 8001d76:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8001d7a:	4b72      	ldr	r3, [pc, #456]	; (8001f44 <main+0x94c>)
 8001d7c:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001d80:	2201      	movs	r2, #1
 8001d82:	4619      	mov	r1, r3
 8001d84:	f002 f82a 	bl	8003ddc <HAL_GPIO_WritePin>
					DOSE
 8001d88:	486f      	ldr	r0, [pc, #444]	; (8001f48 <main+0x950>)
 8001d8a:	f000 fedb 	bl	8002b44 <TimerMotor>
					//Pull stage 2
					PULL
 8001d8e:	486c      	ldr	r0, [pc, #432]	; (8001f40 <main+0x948>)
 8001d90:	f000 fed8 	bl	8002b44 <TimerMotor>
					CYCLE_DELAY
 8001d94:	2064      	movs	r0, #100	; 0x64
 8001d96:	f001 fa19 	bl	80031cc <HAL_Delay>
					//Clamp material 2
					PUSH_V
 8001d9a:	4b6a      	ldr	r3, [pc, #424]	; (8001f44 <main+0x94c>)
 8001d9c:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001da0:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <main+0x94c>)
 8001da2:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001da6:	2200      	movs	r2, #0
 8001da8:	4619      	mov	r1, r3
 8001daa:	f002 f817 	bl	8003ddc <HAL_GPIO_WritePin>
					PUSH_H
 8001dae:	4b65      	ldr	r3, [pc, #404]	; (8001f44 <main+0x94c>)
 8001db0:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001db4:	4b63      	ldr	r3, [pc, #396]	; (8001f44 <main+0x94c>)
 8001db6:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001dba:	2200      	movs	r2, #0
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f002 f80d 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001dc2:	2064      	movs	r0, #100	; 0x64
 8001dc4:	f001 fa02 	bl	80031cc <HAL_Delay>
					//Welding stage 2
					WELD_V_START
 8001dc8:	4b5e      	ldr	r3, [pc, #376]	; (8001f44 <main+0x94c>)
 8001dca:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001dce:	4b5d      	ldr	r3, [pc, #372]	; (8001f44 <main+0x94c>)
 8001dd0:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f002 f800 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_H_START
 8001ddc:	4b59      	ldr	r3, [pc, #356]	; (8001f44 <main+0x94c>)
 8001dde:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001de2:	4b58      	ldr	r3, [pc, #352]	; (8001f44 <main+0x94c>)
 8001de4:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001de8:	2200      	movs	r2, #0
 8001dea:	4619      	mov	r1, r3
 8001dec:	f001 fff6 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_TIME
 8001df0:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001df4:	f001 f9ea 	bl	80031cc <HAL_Delay>
					WELD_V_STOP
 8001df8:	4b52      	ldr	r3, [pc, #328]	; (8001f44 <main+0x94c>)
 8001dfa:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8001dfe:	4b51      	ldr	r3, [pc, #324]	; (8001f44 <main+0x94c>)
 8001e00:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8001e04:	2201      	movs	r2, #1
 8001e06:	4619      	mov	r1, r3
 8001e08:	f001 ffe8 	bl	8003ddc <HAL_GPIO_WritePin>
					WELD_H_STOP
 8001e0c:	4b4d      	ldr	r3, [pc, #308]	; (8001f44 <main+0x94c>)
 8001e0e:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8001e12:	4b4c      	ldr	r3, [pc, #304]	; (8001f44 <main+0x94c>)
 8001e14:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 8001e18:	2201      	movs	r2, #1
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	f001 ffde 	bl	8003ddc <HAL_GPIO_WritePin>
					//Release, fill 2
					RELEASE_V
 8001e20:	4b48      	ldr	r3, [pc, #288]	; (8001f44 <main+0x94c>)
 8001e22:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001e26:	4b47      	ldr	r3, [pc, #284]	; (8001f44 <main+0x94c>)
 8001e28:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f001 ffd4 	bl	8003ddc <HAL_GPIO_WritePin>
					RELEASE_H
 8001e34:	4b43      	ldr	r3, [pc, #268]	; (8001f44 <main+0x94c>)
 8001e36:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8001e3a:	4b42      	ldr	r3, [pc, #264]	; (8001f44 <main+0x94c>)
 8001e3c:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8001e40:	2201      	movs	r2, #1
 8001e42:	4619      	mov	r1, r3
 8001e44:	f001 ffca 	bl	8003ddc <HAL_GPIO_WritePin>
					DOSE_PULSE_START
 8001e48:	4b3e      	ldr	r3, [pc, #248]	; (8001f44 <main+0x94c>)
 8001e4a:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8001e4e:	4b3d      	ldr	r3, [pc, #244]	; (8001f44 <main+0x94c>)
 8001e50:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001e54:	2200      	movs	r2, #0
 8001e56:	4619      	mov	r1, r3
 8001e58:	f001 ffc0 	bl	8003ddc <HAL_GPIO_WritePin>
					CYCLE_DELAY
 8001e5c:	2064      	movs	r0, #100	; 0x64
 8001e5e:	f001 f9b5 	bl	80031cc <HAL_Delay>
					DOSE_PULSE_STOP
 8001e62:	4b38      	ldr	r3, [pc, #224]	; (8001f44 <main+0x94c>)
 8001e64:	f8d3 02cc 	ldr.w	r0, [r3, #716]	; 0x2cc
 8001e68:	4b36      	ldr	r3, [pc, #216]	; (8001f44 <main+0x94c>)
 8001e6a:	f8b3 32d0 	ldrh.w	r3, [r3, #720]	; 0x2d0
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4619      	mov	r1, r3
 8001e72:	f001 ffb3 	bl	8003ddc <HAL_GPIO_WritePin>
					DOSE
 8001e76:	4834      	ldr	r0, [pc, #208]	; (8001f48 <main+0x950>)
 8001e78:	f000 fe64 	bl	8002b44 <TimerMotor>
					CYCLE_DELAY
 8001e7c:	2064      	movs	r0, #100	; 0x64
 8001e7e:	f001 f9a5 	bl	80031cc <HAL_Delay>
					RELEASE_V
					CYCLE_DELAY
					*/
				}
				static uint8_t mem = 0;
				pOutSig++;
 8001e82:	4b32      	ldr	r3, [pc, #200]	; (8001f4c <main+0x954>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	3301      	adds	r3, #1
 8001e88:	4a30      	ldr	r2, [pc, #192]	; (8001f4c <main+0x954>)
 8001e8a:	6013      	str	r3, [r2, #0]
				pOutSig++;
 8001e8c:	4b2f      	ldr	r3, [pc, #188]	; (8001f4c <main+0x954>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	4a2e      	ldr	r2, [pc, #184]	; (8001f4c <main+0x954>)
 8001e94:	6013      	str	r3, [r2, #0]
				mem++;
 8001e96:	4b2e      	ldr	r3, [pc, #184]	; (8001f50 <main+0x958>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4b2c      	ldr	r3, [pc, #176]	; (8001f50 <main+0x958>)
 8001ea0:	701a      	strb	r2, [r3, #0]
				HAL_Delay(200);
 8001ea2:	20c8      	movs	r0, #200	; 0xc8
 8001ea4:	f001 f992 	bl	80031cc <HAL_Delay>
				if(mem > 3)
 8001ea8:	4b29      	ldr	r3, [pc, #164]	; (8001f50 <main+0x958>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b03      	cmp	r3, #3
 8001eae:	d905      	bls.n	8001ebc <main+0x8c4>
				{
					pOutSig = OutSignals[0];
 8001eb0:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <main+0x954>)
 8001eb2:	4a28      	ldr	r2, [pc, #160]	; (8001f54 <main+0x95c>)
 8001eb4:	601a      	str	r2, [r3, #0]
					mem = 0;
 8001eb6:	4b26      	ldr	r3, [pc, #152]	; (8001f50 <main+0x958>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
				}
				HAL_GPIO_WritePin(OUT_A_GPIO_Port, OUT_A_Pin, !pOutSig[0]);
 8001ebc:	4b23      	ldr	r3, [pc, #140]	; (8001f4c <main+0x954>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	bf0c      	ite	eq
 8001ec6:	2301      	moveq	r3, #1
 8001ec8:	2300      	movne	r3, #0
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	461a      	mov	r2, r3
 8001ece:	2101      	movs	r1, #1
 8001ed0:	4821      	ldr	r0, [pc, #132]	; (8001f58 <main+0x960>)
 8001ed2:	f001 ff83 	bl	8003ddc <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(OUT_B_GPIO_Port, OUT_B_Pin, !pOutSig[1]);
 8001ed6:	4b1d      	ldr	r3, [pc, #116]	; (8001f4c <main+0x954>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	3301      	adds	r3, #1
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	bf0c      	ite	eq
 8001ee2:	2301      	moveq	r3, #1
 8001ee4:	2300      	movne	r3, #0
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	461a      	mov	r2, r3
 8001eea:	2104      	movs	r1, #4
 8001eec:	481a      	ldr	r0, [pc, #104]	; (8001f58 <main+0x960>)
 8001eee:	f001 ff75 	bl	8003ddc <HAL_GPIO_WritePin>


				counter++;
 8001ef2:	4b1a      	ldr	r3, [pc, #104]	; (8001f5c <main+0x964>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	4a18      	ldr	r2, [pc, #96]	; (8001f5c <main+0x964>)
 8001efa:	6013      	str	r3, [r2, #0]
 8001efc:	e00a      	b.n	8001f14 <main+0x91c>
			}
			else if(flag == true)
 8001efe:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <main+0x968>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d006      	beq.n	8001f14 <main+0x91c>
			{
				flag = false;
 8001f06:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <main+0x968>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4815      	ldr	r0, [pc, #84]	; (8001f64 <main+0x96c>)
 8001f10:	f002 fffc 	bl	8004f0c <HAL_TIM_PWM_Stop>
			}
			sprintf(tx_buffer, "Count: %lu", counter);
 8001f14:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <main+0x964>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4913      	ldr	r1, [pc, #76]	; (8001f68 <main+0x970>)
 8001f1c:	4813      	ldr	r0, [pc, #76]	; (8001f6c <main+0x974>)
 8001f1e:	f004 fb29 	bl	8006574 <siprintf>
			ST7920_Decode_UTF8(20, 4, 0, tx_buffer);
 8001f22:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <main+0x974>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	2104      	movs	r1, #4
 8001f28:	2014      	movs	r0, #20
 8001f2a:	f7ff fa6b 	bl	8001404 <ST7920_Decode_UTF8>
			ST7920_Update();
 8001f2e:	f7ff fa1d 	bl	800136c <ST7920_Update>
		if(!Buttons[9].B_State)// Mode select
 8001f32:	f7ff bb9d 	b.w	8001670 <main+0x78>
 8001f36:	bf00      	nop
 8001f38:	2000000c 	.word	0x2000000c
 8001f3c:	20000010 	.word	0x20000010
 8001f40:	20000a04 	.word	0x20000a04
 8001f44:	200008d0 	.word	0x200008d0
 8001f48:	20000928 	.word	0x20000928
 8001f4c:	20000008 	.word	0x20000008
 8001f50:	2000082a 	.word	0x2000082a
 8001f54:	20000000 	.word	0x20000000
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	20000824 	.word	0x20000824
 8001f60:	20000829 	.word	0x20000829
 8001f64:	20000890 	.word	0x20000890
 8001f68:	08007d50 	.word	0x08007d50
 8001f6c:	200003a4 	.word	0x200003a4

08001f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b094      	sub	sp, #80	; 0x50
 8001f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f76:	f107 0320 	add.w	r3, r7, #32
 8001f7a:	2230      	movs	r2, #48	; 0x30
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 fe94 	bl	8005cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f84:	f107 030c 	add.w	r3, r7, #12
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f94:	2300      	movs	r3, #0
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	4b27      	ldr	r3, [pc, #156]	; (8002038 <SystemClock_Config+0xc8>)
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9c:	4a26      	ldr	r2, [pc, #152]	; (8002038 <SystemClock_Config+0xc8>)
 8001f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa2:	6413      	str	r3, [r2, #64]	; 0x40
 8001fa4:	4b24      	ldr	r3, [pc, #144]	; (8002038 <SystemClock_Config+0xc8>)
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	607b      	str	r3, [r7, #4]
 8001fb4:	4b21      	ldr	r3, [pc, #132]	; (800203c <SystemClock_Config+0xcc>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a20      	ldr	r2, [pc, #128]	; (800203c <SystemClock_Config+0xcc>)
 8001fba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fbe:	6013      	str	r3, [r2, #0]
 8001fc0:	4b1e      	ldr	r3, [pc, #120]	; (800203c <SystemClock_Config+0xcc>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fc8:	607b      	str	r3, [r7, #4]
 8001fca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fda:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001fe4:	2348      	movs	r3, #72	; 0x48
 8001fe6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8001fe8:	2306      	movs	r3, #6
 8001fea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fec:	2304      	movs	r3, #4
 8001fee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ff0:	f107 0320 	add.w	r3, r7, #32
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f001 ff0b 	bl	8003e10 <HAL_RCC_OscConfig>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002000:	f000 fe52 	bl	8002ca8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002004:	230f      	movs	r3, #15
 8002006:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002008:	2302      	movs	r3, #2
 800200a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002010:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002014:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800201a:	f107 030c 	add.w	r3, r7, #12
 800201e:	2100      	movs	r1, #0
 8002020:	4618      	mov	r0, r3
 8002022:	f002 f965 	bl	80042f0 <HAL_RCC_ClockConfig>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800202c:	f000 fe3c 	bl	8002ca8 <Error_Handler>
  }
}
 8002030:	bf00      	nop
 8002032:	3750      	adds	r7, #80	; 0x50
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40023800 	.word	0x40023800
 800203c:	40007000 	.word	0x40007000

08002040 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002044:	4b17      	ldr	r3, [pc, #92]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002046:	4a18      	ldr	r2, [pc, #96]	; (80020a8 <MX_SPI2_Init+0x68>)
 8002048:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800204a:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <MX_SPI2_Init+0x64>)
 800204c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002050:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002052:	4b14      	ldr	r3, [pc, #80]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <MX_SPI2_Init+0x64>)
 800205a:	2200      	movs	r2, #0
 800205c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002060:	2202      	movs	r2, #2
 8002062:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002064:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002066:	2201      	movs	r2, #1
 8002068:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800206a:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <MX_SPI2_Init+0x64>)
 800206c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002070:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002078:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <MX_SPI2_Init+0x64>)
 800207a:	2200      	movs	r2, #0
 800207c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800207e:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002080:	2200      	movs	r2, #0
 8002082:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002084:	4b07      	ldr	r3, [pc, #28]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002086:	2200      	movs	r2, #0
 8002088:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <MX_SPI2_Init+0x64>)
 800208c:	220a      	movs	r2, #10
 800208e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002090:	4804      	ldr	r0, [pc, #16]	; (80020a4 <MX_SPI2_Init+0x64>)
 8002092:	f002 faeb 	bl	800466c <HAL_SPI_Init>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800209c:	f000 fe04 	bl	8002ca8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000838 	.word	0x20000838
 80020a8:	40003800 	.word	0x40003800

080020ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b08e      	sub	sp, #56	; 0x38
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]
 80020bc:	609a      	str	r2, [r3, #8]
 80020be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c0:	f107 0320 	add.w	r3, r7, #32
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
 80020d8:	615a      	str	r2, [r3, #20]
 80020da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020dc:	4b2c      	ldr	r3, [pc, #176]	; (8002190 <MX_TIM3_Init+0xe4>)
 80020de:	4a2d      	ldr	r2, [pc, #180]	; (8002194 <MX_TIM3_Init+0xe8>)
 80020e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 150;
 80020e2:	4b2b      	ldr	r3, [pc, #172]	; (8002190 <MX_TIM3_Init+0xe4>)
 80020e4:	2296      	movs	r2, #150	; 0x96
 80020e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e8:	4b29      	ldr	r3, [pc, #164]	; (8002190 <MX_TIM3_Init+0xe4>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 116;
 80020ee:	4b28      	ldr	r3, [pc, #160]	; (8002190 <MX_TIM3_Init+0xe4>)
 80020f0:	2274      	movs	r2, #116	; 0x74
 80020f2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80020f4:	4b26      	ldr	r3, [pc, #152]	; (8002190 <MX_TIM3_Init+0xe4>)
 80020f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020fc:	4b24      	ldr	r3, [pc, #144]	; (8002190 <MX_TIM3_Init+0xe4>)
 80020fe:	2200      	movs	r2, #0
 8002100:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002102:	4823      	ldr	r0, [pc, #140]	; (8002190 <MX_TIM3_Init+0xe4>)
 8002104:	f002 fe14 	bl	8004d30 <HAL_TIM_Base_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800210e:	f000 fdcb 	bl	8002ca8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002112:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002116:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002118:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800211c:	4619      	mov	r1, r3
 800211e:	481c      	ldr	r0, [pc, #112]	; (8002190 <MX_TIM3_Init+0xe4>)
 8002120:	f003 f91a 	bl	8005358 <HAL_TIM_ConfigClockSource>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800212a:	f000 fdbd 	bl	8002ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800212e:	4818      	ldr	r0, [pc, #96]	; (8002190 <MX_TIM3_Init+0xe4>)
 8002130:	f002 fe78 	bl	8004e24 <HAL_TIM_PWM_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800213a:	f000 fdb5 	bl	8002ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800213e:	2300      	movs	r3, #0
 8002140:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002142:	2300      	movs	r3, #0
 8002144:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002146:	f107 0320 	add.w	r3, r7, #32
 800214a:	4619      	mov	r1, r3
 800214c:	4810      	ldr	r0, [pc, #64]	; (8002190 <MX_TIM3_Init+0xe4>)
 800214e:	f003 fcf3 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002158:	f000 fda6 	bl	8002ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800215c:	2360      	movs	r3, #96	; 0x60
 800215e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 58;
 8002160:	233a      	movs	r3, #58	; 0x3a
 8002162:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	2200      	movs	r2, #0
 8002170:	4619      	mov	r1, r3
 8002172:	4807      	ldr	r0, [pc, #28]	; (8002190 <MX_TIM3_Init+0xe4>)
 8002174:	f003 f82a 	bl	80051cc <HAL_TIM_PWM_ConfigChannel>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800217e:	f000 fd93 	bl	8002ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002182:	4803      	ldr	r0, [pc, #12]	; (8002190 <MX_TIM3_Init+0xe4>)
 8002184:	f000 febe 	bl	8002f04 <HAL_TIM_MspPostInit>

}
 8002188:	bf00      	nop
 800218a:	3738      	adds	r7, #56	; 0x38
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20000890 	.word	0x20000890
 8002194:	40000400 	.word	0x40000400

08002198 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800219e:	463b      	mov	r3, r7
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021a6:	4b15      	ldr	r3, [pc, #84]	; (80021fc <MX_TIM6_Init+0x64>)
 80021a8:	4a15      	ldr	r2, [pc, #84]	; (8002200 <MX_TIM6_Init+0x68>)
 80021aa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24000-1;
 80021ac:	4b13      	ldr	r3, [pc, #76]	; (80021fc <MX_TIM6_Init+0x64>)
 80021ae:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 80021b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b4:	4b11      	ldr	r3, [pc, #68]	; (80021fc <MX_TIM6_Init+0x64>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 500;
 80021ba:	4b10      	ldr	r3, [pc, #64]	; (80021fc <MX_TIM6_Init+0x64>)
 80021bc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80021c0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <MX_TIM6_Init+0x64>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80021c8:	480c      	ldr	r0, [pc, #48]	; (80021fc <MX_TIM6_Init+0x64>)
 80021ca:	f002 fdb1 	bl	8004d30 <HAL_TIM_Base_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80021d4:	f000 fd68 	bl	8002ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021d8:	2300      	movs	r3, #0
 80021da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021dc:	2300      	movs	r3, #0
 80021de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80021e0:	463b      	mov	r3, r7
 80021e2:	4619      	mov	r1, r3
 80021e4:	4805      	ldr	r0, [pc, #20]	; (80021fc <MX_TIM6_Init+0x64>)
 80021e6:	f003 fca7 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80021f0:	f000 fd5a 	bl	8002ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000bbc 	.word	0x20000bbc
 8002200:	40001000 	.word	0x40001000

08002204 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800220a:	463b      	mov	r3, r7
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002212:	4b15      	ldr	r3, [pc, #84]	; (8002268 <MX_TIM7_Init+0x64>)
 8002214:	4a15      	ldr	r2, [pc, #84]	; (800226c <MX_TIM7_Init+0x68>)
 8002216:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 24000-1;
 8002218:	4b13      	ldr	r3, [pc, #76]	; (8002268 <MX_TIM7_Init+0x64>)
 800221a:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 800221e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <MX_TIM7_Init+0x64>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5;
 8002226:	4b10      	ldr	r3, [pc, #64]	; (8002268 <MX_TIM7_Init+0x64>)
 8002228:	2205      	movs	r2, #5
 800222a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800222c:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <MX_TIM7_Init+0x64>)
 800222e:	2200      	movs	r2, #0
 8002230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002232:	480d      	ldr	r0, [pc, #52]	; (8002268 <MX_TIM7_Init+0x64>)
 8002234:	f002 fd7c 	bl	8004d30 <HAL_TIM_Base_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800223e:	f000 fd33 	bl	8002ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002246:	2300      	movs	r3, #0
 8002248:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800224a:	463b      	mov	r3, r7
 800224c:	4619      	mov	r1, r3
 800224e:	4806      	ldr	r0, [pc, #24]	; (8002268 <MX_TIM7_Init+0x64>)
 8002250:	f003 fc72 	bl	8005b38 <HAL_TIMEx_MasterConfigSynchronization>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800225a:	f000 fd25 	bl	8002ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000c5c 	.word	0x20000c5c
 800226c:	40001400 	.word	0x40001400

08002270 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
 800227a:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_DMA_Init+0x3c>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a0b      	ldr	r2, [pc, #44]	; (80022ac <MX_DMA_Init+0x3c>)
 8002280:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_DMA_Init+0x3c>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800228e:	607b      	str	r3, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002292:	2200      	movs	r2, #0
 8002294:	2100      	movs	r1, #0
 8002296:	200f      	movs	r0, #15
 8002298:	f001 f8a9 	bl	80033ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800229c:	200f      	movs	r0, #15
 800229e:	f001 f8c2 	bl	8003426 <HAL_NVIC_EnableIRQ>

}
 80022a2:	bf00      	nop
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40023800 	.word	0x40023800

080022b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08c      	sub	sp, #48	; 0x30
 80022b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b6:	f107 031c 	add.w	r3, r7, #28
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	609a      	str	r2, [r3, #8]
 80022c2:	60da      	str	r2, [r3, #12]
 80022c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	4b72      	ldr	r3, [pc, #456]	; (8002494 <MX_GPIO_Init+0x1e4>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	4a71      	ldr	r2, [pc, #452]	; (8002494 <MX_GPIO_Init+0x1e4>)
 80022d0:	f043 0310 	orr.w	r3, r3, #16
 80022d4:	6313      	str	r3, [r2, #48]	; 0x30
 80022d6:	4b6f      	ldr	r3, [pc, #444]	; (8002494 <MX_GPIO_Init+0x1e4>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	f003 0310 	and.w	r3, r3, #16
 80022de:	61bb      	str	r3, [r7, #24]
 80022e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	4b6b      	ldr	r3, [pc, #428]	; (8002494 <MX_GPIO_Init+0x1e4>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a6a      	ldr	r2, [pc, #424]	; (8002494 <MX_GPIO_Init+0x1e4>)
 80022ec:	f043 0304 	orr.w	r3, r3, #4
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b68      	ldr	r3, [pc, #416]	; (8002494 <MX_GPIO_Init+0x1e4>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0304 	and.w	r3, r3, #4
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b64      	ldr	r3, [pc, #400]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	4a63      	ldr	r2, [pc, #396]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800230c:	6313      	str	r3, [r2, #48]	; 0x30
 800230e:	4b61      	ldr	r3, [pc, #388]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b5d      	ldr	r3, [pc, #372]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002322:	4a5c      	ldr	r2, [pc, #368]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6313      	str	r3, [r2, #48]	; 0x30
 800232a:	4b5a      	ldr	r3, [pc, #360]	; (8002494 <MX_GPIO_Init+0x1e4>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	4b56      	ldr	r3, [pc, #344]	; (8002494 <MX_GPIO_Init+0x1e4>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	4a55      	ldr	r2, [pc, #340]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002340:	f043 0302 	orr.w	r3, r3, #2
 8002344:	6313      	str	r3, [r2, #48]	; 0x30
 8002346:	4b53      	ldr	r3, [pc, #332]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	4b4f      	ldr	r3, [pc, #316]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a4e      	ldr	r2, [pc, #312]	; (8002494 <MX_GPIO_Init+0x1e4>)
 800235c:	f043 0308 	orr.w	r3, r3, #8
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b4c      	ldr	r3, [pc, #304]	; (8002494 <MX_GPIO_Init+0x1e4>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	607b      	str	r3, [r7, #4]
 800236c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OUT_B_Pin|CS_Pin|OUT_A_Pin, GPIO_PIN_RESET);
 800236e:	2200      	movs	r2, #0
 8002370:	2125      	movs	r1, #37	; 0x25
 8002372:	4849      	ldr	r0, [pc, #292]	; (8002498 <MX_GPIO_Init+0x1e8>)
 8002374:	f001 fd32 	bl	8003ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Led_1_Pin|Led_2_Pin, GPIO_PIN_RESET);
 8002378:	2200      	movs	r2, #0
 800237a:	21c0      	movs	r1, #192	; 0xc0
 800237c:	4847      	ldr	r0, [pc, #284]	; (800249c <MX_GPIO_Init+0x1ec>)
 800237e:	f001 fd2d 	bl	8003ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Dose_Pulse_Out_Pin|Dose_Out_Pin|V_Push_Out_Pin|V_Weld_Out_Pin 
 8002382:	2200      	movs	r2, #0
 8002384:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8002388:	4845      	ldr	r0, [pc, #276]	; (80024a0 <MX_GPIO_Init+0x1f0>)
 800238a:	f001 fd27 	bl	8003ddc <HAL_GPIO_WritePin>
                          |H_Push_Out_Pin|H_Weld_Out_Pin|Pull_Out_Pin|Cut_Out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 800238e:	2200      	movs	r2, #0
 8002390:	2180      	movs	r1, #128	; 0x80
 8002392:	4844      	ldr	r0, [pc, #272]	; (80024a4 <MX_GPIO_Init+0x1f4>)
 8002394:	f001 fd22 	bl	8003ddc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT_B_Pin OUT_A_Pin */
  GPIO_InitStruct.Pin = OUT_B_Pin|OUT_A_Pin;
 8002398:	2305      	movs	r3, #5
 800239a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800239c:	2311      	movs	r3, #17
 800239e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023a8:	f107 031c 	add.w	r3, r7, #28
 80023ac:	4619      	mov	r1, r3
 80023ae:	483a      	ldr	r0, [pc, #232]	; (8002498 <MX_GPIO_Init+0x1e8>)
 80023b0:	f001 fb62 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_2_Pin Button_1_Pin CounterReset_Pin V_Push_V_Weld_Pin 
                           Prepare_material_Pin Dose_Pin V_Push_Pin V_Weld_Pin 
                           H_Push_Pin H_Weld_Pin Pull_Pin Cut_Pin 
                           HOLD_Pull_Pin */
  GPIO_InitStruct.Pin = Button_2_Pin|Button_1_Pin|CounterReset_Pin|V_Push_V_Weld_Pin 
 80023b4:	f64f 73da 	movw	r3, #65498	; 0xffda
 80023b8:	61fb      	str	r3, [r7, #28]
                          |Prepare_material_Pin|Dose_Pin|V_Push_Pin|V_Weld_Pin 
                          |H_Push_Pin|H_Weld_Pin|Pull_Pin|Cut_Pin 
                          |HOLD_Pull_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ba:	2300      	movs	r3, #0
 80023bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023be:	2301      	movs	r3, #1
 80023c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	4833      	ldr	r0, [pc, #204]	; (8002498 <MX_GPIO_Init+0x1e8>)
 80023ca:	f001 fb55 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 80023ce:	2320      	movs	r3, #32
 80023d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d2:	2301      	movs	r3, #1
 80023d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80023d6:	2302      	movs	r3, #2
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023da:	2300      	movs	r3, #0
 80023dc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 80023de:	f107 031c 	add.w	r3, r7, #28
 80023e2:	4619      	mov	r1, r3
 80023e4:	482c      	ldr	r0, [pc, #176]	; (8002498 <MX_GPIO_Init+0x1e8>)
 80023e6:	f001 fb47 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOLD_Dose_Pin Size_Select_Pin */
  GPIO_InitStruct.Pin = HOLD_Dose_Pin|Size_Select_Pin;
 80023ea:	f242 0302 	movw	r3, #8194	; 0x2002
 80023ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f0:	2300      	movs	r3, #0
 80023f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023f4:	2301      	movs	r3, #1
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023f8:	f107 031c 	add.w	r3, r7, #28
 80023fc:	4619      	mov	r1, r3
 80023fe:	482a      	ldr	r0, [pc, #168]	; (80024a8 <MX_GPIO_Init+0x1f8>)
 8002400:	f001 fb3a 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_1_Pin Led_2_Pin */
  GPIO_InitStruct.Pin = Led_1_Pin|Led_2_Pin;
 8002404:	23c0      	movs	r3, #192	; 0xc0
 8002406:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002408:	2301      	movs	r3, #1
 800240a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240c:	2300      	movs	r3, #0
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002410:	2300      	movs	r3, #0
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002414:	f107 031c 	add.w	r3, r7, #28
 8002418:	4619      	mov	r1, r3
 800241a:	4820      	ldr	r0, [pc, #128]	; (800249c <MX_GPIO_Init+0x1ec>)
 800241c:	f001 fb2c 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mode_Pin Auto_Start_Pin */
  GPIO_InitStruct.Pin = Mode_Pin|Auto_Start_Pin;
 8002420:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002426:	2300      	movs	r3, #0
 8002428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800242a:	2301      	movs	r3, #1
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800242e:	f107 031c 	add.w	r3, r7, #28
 8002432:	4619      	mov	r1, r3
 8002434:	481b      	ldr	r0, [pc, #108]	; (80024a4 <MX_GPIO_Init+0x1f4>)
 8002436:	f001 fb1f 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dose_Pulse_Out_Pin Dose_Out_Pin V_Push_Out_Pin V_Weld_Out_Pin 
                           H_Push_Out_Pin H_Weld_Out_Pin Pull_Out_Pin Cut_Out_Pin */
  GPIO_InitStruct.Pin = Dose_Pulse_Out_Pin|Dose_Out_Pin|V_Push_Out_Pin|V_Weld_Out_Pin 
 800243a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800243e:	61fb      	str	r3, [r7, #28]
                          |H_Push_Out_Pin|H_Weld_Out_Pin|Pull_Out_Pin|Cut_Out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002440:	2301      	movs	r3, #1
 8002442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002444:	2301      	movs	r3, #1
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002448:	2300      	movs	r3, #0
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	4619      	mov	r1, r3
 8002452:	4813      	ldr	r0, [pc, #76]	; (80024a0 <MX_GPIO_Init+0x1f0>)
 8002454:	f001 fb10 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : Reed_Switch_Pin STOP_Pin */
  GPIO_InitStruct.Pin = Reed_Switch_Pin|STOP_Pin;
 8002458:	2318      	movs	r3, #24
 800245a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800245c:	2300      	movs	r3, #0
 800245e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002460:	2301      	movs	r3, #1
 8002462:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002464:	f107 031c 	add.w	r3, r7, #28
 8002468:	4619      	mov	r1, r3
 800246a:	480d      	ldr	r0, [pc, #52]	; (80024a0 <MX_GPIO_Init+0x1f0>)
 800246c:	f001 fb04 	bl	8003a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002474:	2301      	movs	r3, #1
 8002476:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002478:	2302      	movs	r3, #2
 800247a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247c:	2300      	movs	r3, #0
 800247e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8002480:	f107 031c 	add.w	r3, r7, #28
 8002484:	4619      	mov	r1, r3
 8002486:	4807      	ldr	r0, [pc, #28]	; (80024a4 <MX_GPIO_Init+0x1f4>)
 8002488:	f001 faf6 	bl	8003a78 <HAL_GPIO_Init>

}
 800248c:	bf00      	nop
 800248e:	3730      	adds	r7, #48	; 0x30
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40023800 	.word	0x40023800
 8002498:	40021000 	.word	0x40021000
 800249c:	40020000 	.word	0x40020000
 80024a0:	40020c00 	.word	0x40020c00
 80024a4:	40020400 	.word	0x40020400
 80024a8:	40020800 	.word	0x40020800

080024ac <Init>:

/* USER CODE BEGIN 4 */
void Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
	  HAL_Delay(100);
 80024b2:	2064      	movs	r0, #100	; 0x64
 80024b4:	f000 fe8a 	bl	80031cc <HAL_Delay>
	  ST7920_Init();
 80024b8:	f7fe fd66 	bl	8000f88 <ST7920_Init>
	  ST7920_Graphic_mode(1);
 80024bc:	2001      	movs	r0, #1
 80024be:	f7fe fda7 	bl	8001010 <ST7920_Graphic_mode>
	  sprintf(tx_buffer, "WELCOME");
 80024c2:	4a7d      	ldr	r2, [pc, #500]	; (80026b8 <Init+0x20c>)
 80024c4:	4b7d      	ldr	r3, [pc, #500]	; (80026bc <Init+0x210>)
 80024c6:	cb03      	ldmia	r3!, {r0, r1}
 80024c8:	6010      	str	r0, [r2, #0]
 80024ca:	6051      	str	r1, [r2, #4]
	  ST7920_Decode_UTF8(50, 3, 0, tx_buffer);
 80024cc:	4b7a      	ldr	r3, [pc, #488]	; (80026b8 <Init+0x20c>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	2103      	movs	r1, #3
 80024d2:	2032      	movs	r0, #50	; 0x32
 80024d4:	f7fe ff96 	bl	8001404 <ST7920_Decode_UTF8>
	  ST7920_Update();
 80024d8:	f7fe ff48 	bl	800136c <ST7920_Update>
	  for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 80024dc:	2300      	movs	r3, #0
 80024de:	71fb      	strb	r3, [r7, #7]
 80024e0:	e0b0      	b.n	8002644 <Init+0x198>
	  {
		  Buttons[i].B_Out = 0;
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	4a76      	ldr	r2, [pc, #472]	; (80026c0 <Init+0x214>)
 80024e6:	212c      	movs	r1, #44	; 0x2c
 80024e8:	fb01 f303 	mul.w	r3, r1, r3
 80024ec:	4413      	add	r3, r2
 80024ee:	3314      	adds	r3, #20
 80024f0:	2200      	movs	r2, #0
 80024f2:	701a      	strb	r2, [r3, #0]
		  Buttons[i].B_State = 0;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	4a72      	ldr	r2, [pc, #456]	; (80026c0 <Init+0x214>)
 80024f8:	212c      	movs	r1, #44	; 0x2c
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	4413      	add	r3, r2
 8002500:	3313      	adds	r3, #19
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]
		  Buttons[i].B_counter = 0;
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	4a6d      	ldr	r2, [pc, #436]	; (80026c0 <Init+0x214>)
 800250a:	212c      	movs	r1, #44	; 0x2c
 800250c:	fb01 f303 	mul.w	r3, r1, r3
 8002510:	4413      	add	r3, r2
 8002512:	3312      	adds	r3, #18
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
		  Buttons[i].Lock = 0;
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4a69      	ldr	r2, [pc, #420]	; (80026c0 <Init+0x214>)
 800251c:	212c      	movs	r1, #44	; 0x2c
 800251e:	fb01 f303 	mul.w	r3, r1, r3
 8002522:	4413      	add	r3, r2
 8002524:	3315      	adds	r3, #21
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
		  Buttons[i].call_function = toggle_func;
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	4a64      	ldr	r2, [pc, #400]	; (80026c0 <Init+0x214>)
 800252e:	212c      	movs	r1, #44	; 0x2c
 8002530:	fb01 f303 	mul.w	r3, r1, r3
 8002534:	4413      	add	r3, r2
 8002536:	3320      	adds	r3, #32
 8002538:	4a62      	ldr	r2, [pc, #392]	; (80026c4 <Init+0x218>)
 800253a:	601a      	str	r2, [r3, #0]
		  Buttons[i].alternate_function = 0;
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	4a60      	ldr	r2, [pc, #384]	; (80026c0 <Init+0x214>)
 8002540:	212c      	movs	r1, #44	; 0x2c
 8002542:	fb01 f303 	mul.w	r3, r1, r3
 8002546:	4413      	add	r3, r2
 8002548:	3324      	adds	r3, #36	; 0x24
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
		  Buttons[i].GPIO = (GPIO_TypeDef*)Defines[i][0];
 800254e:	79fa      	ldrb	r2, [r7, #7]
 8002550:	495d      	ldr	r1, [pc, #372]	; (80026c8 <Init+0x21c>)
 8002552:	4613      	mov	r3, r2
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	4413      	add	r3, r2
 8002558:	00db      	lsls	r3, r3, #3
 800255a:	440b      	add	r3, r1
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	4610      	mov	r0, r2
 8002562:	4a57      	ldr	r2, [pc, #348]	; (80026c0 <Init+0x214>)
 8002564:	212c      	movs	r1, #44	; 0x2c
 8002566:	fb01 f303 	mul.w	r3, r1, r3
 800256a:	4413      	add	r3, r2
 800256c:	3304      	adds	r3, #4
 800256e:	6018      	str	r0, [r3, #0]
		  Buttons[i].GPIO_Pin = Defines[i][1];
 8002570:	79fa      	ldrb	r2, [r7, #7]
 8002572:	4955      	ldr	r1, [pc, #340]	; (80026c8 <Init+0x21c>)
 8002574:	4613      	mov	r3, r2
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	4413      	add	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	440b      	add	r3, r1
 800257e:	3304      	adds	r3, #4
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	b290      	uxth	r0, r2
 8002586:	4a4e      	ldr	r2, [pc, #312]	; (80026c0 <Init+0x214>)
 8002588:	212c      	movs	r1, #44	; 0x2c
 800258a:	fb01 f303 	mul.w	r3, r1, r3
 800258e:	4413      	add	r3, r2
 8002590:	3308      	adds	r3, #8
 8002592:	4602      	mov	r2, r0
 8002594:	801a      	strh	r2, [r3, #0]
		  Buttons[i].GPIO_Out = (GPIO_TypeDef*)Defines[i][2];
 8002596:	79fa      	ldrb	r2, [r7, #7]
 8002598:	494b      	ldr	r1, [pc, #300]	; (80026c8 <Init+0x21c>)
 800259a:	4613      	mov	r3, r2
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	4413      	add	r3, r2
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	440b      	add	r3, r1
 80025a4:	3308      	adds	r3, #8
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	4610      	mov	r0, r2
 80025ac:	4a44      	ldr	r2, [pc, #272]	; (80026c0 <Init+0x214>)
 80025ae:	212c      	movs	r1, #44	; 0x2c
 80025b0:	fb01 f303 	mul.w	r3, r1, r3
 80025b4:	4413      	add	r3, r2
 80025b6:	330c      	adds	r3, #12
 80025b8:	6018      	str	r0, [r3, #0]
		  Buttons[i].GPIO_Pin_Out = Defines[i][3];
 80025ba:	79fa      	ldrb	r2, [r7, #7]
 80025bc:	4942      	ldr	r1, [pc, #264]	; (80026c8 <Init+0x21c>)
 80025be:	4613      	mov	r3, r2
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4413      	add	r3, r2
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	440b      	add	r3, r1
 80025c8:	330c      	adds	r3, #12
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	b290      	uxth	r0, r2
 80025d0:	4a3b      	ldr	r2, [pc, #236]	; (80026c0 <Init+0x214>)
 80025d2:	212c      	movs	r1, #44	; 0x2c
 80025d4:	fb01 f303 	mul.w	r3, r1, r3
 80025d8:	4413      	add	r3, r2
 80025da:	3310      	adds	r3, #16
 80025dc:	4602      	mov	r2, r0
 80025de:	801a      	strh	r2, [r3, #0]
		  Buttons[i].Mode = Defines[i][4];
 80025e0:	79fa      	ldrb	r2, [r7, #7]
 80025e2:	4939      	ldr	r1, [pc, #228]	; (80026c8 <Init+0x21c>)
 80025e4:	4613      	mov	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4413      	add	r3, r2
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	440b      	add	r3, r1
 80025ee:	3310      	adds	r3, #16
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	b2d0      	uxtb	r0, r2
 80025f6:	4a32      	ldr	r2, [pc, #200]	; (80026c0 <Init+0x214>)
 80025f8:	212c      	movs	r1, #44	; 0x2c
 80025fa:	fb01 f303 	mul.w	r3, r1, r3
 80025fe:	4413      	add	r3, r2
 8002600:	3316      	adds	r3, #22
 8002602:	4602      	mov	r2, r0
 8002604:	701a      	strb	r2, [r3, #0]
		  Buttons[i].Delay = Defines[i][5];
 8002606:	79fa      	ldrb	r2, [r7, #7]
 8002608:	492f      	ldr	r1, [pc, #188]	; (80026c8 <Init+0x21c>)
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	440b      	add	r3, r1
 8002614:	3314      	adds	r3, #20
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	b290      	uxth	r0, r2
 800261c:	4a28      	ldr	r2, [pc, #160]	; (80026c0 <Init+0x214>)
 800261e:	212c      	movs	r1, #44	; 0x2c
 8002620:	fb01 f303 	mul.w	r3, r1, r3
 8002624:	4413      	add	r3, r2
 8002626:	3318      	adds	r3, #24
 8002628:	4602      	mov	r2, r0
 800262a:	801a      	strh	r2, [r3, #0]
		  Buttons[i].addiction = 0;
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	4a24      	ldr	r2, [pc, #144]	; (80026c0 <Init+0x214>)
 8002630:	212c      	movs	r1, #44	; 0x2c
 8002632:	fb01 f303 	mul.w	r3, r1, r3
 8002636:	4413      	add	r3, r2
 8002638:	331c      	adds	r3, #28
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
	  for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800263e:	79fb      	ldrb	r3, [r7, #7]
 8002640:	3301      	adds	r3, #1
 8002642:	71fb      	strb	r3, [r7, #7]
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	2b10      	cmp	r3, #16
 8002648:	f67f af4b 	bls.w	80024e2 <Init+0x36>
	  }
	  Buttons[0].alternate_function = macros1;
 800264c:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <Init+0x214>)
 800264e:	4a1f      	ldr	r2, [pc, #124]	; (80026cc <Init+0x220>)
 8002650:	625a      	str	r2, [r3, #36]	; 0x24
	  Buttons[1].Label = "Prepare";
 8002652:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <Init+0x214>)
 8002654:	4a1e      	ldr	r2, [pc, #120]	; (80026d0 <Init+0x224>)
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
	  Buttons[1].third_function = SetSteps0;
 8002658:	4b19      	ldr	r3, [pc, #100]	; (80026c0 <Init+0x214>)
 800265a:	4a1e      	ldr	r2, [pc, #120]	; (80026d4 <Init+0x228>)
 800265c:	655a      	str	r2, [r3, #84]	; 0x54
	  Buttons[1].addiction = &Buttons[13];
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <Init+0x214>)
 8002660:	4a1d      	ldr	r2, [pc, #116]	; (80026d8 <Init+0x22c>)
 8002662:	649a      	str	r2, [r3, #72]	; 0x48
	  Buttons[2].third_function = SetSteps2;
 8002664:	4b16      	ldr	r3, [pc, #88]	; (80026c0 <Init+0x214>)
 8002666:	4a1d      	ldr	r2, [pc, #116]	; (80026dc <Init+0x230>)
 8002668:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	  Buttons[4].addiction = &Buttons[3];
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <Init+0x214>)
 800266e:	4a1c      	ldr	r2, [pc, #112]	; (80026e0 <Init+0x234>)
 8002670:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	  Buttons[6].addiction = &Buttons[5];
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <Init+0x214>)
 8002676:	4a1b      	ldr	r2, [pc, #108]	; (80026e4 <Init+0x238>)
 8002678:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	  Buttons[7].third_function = SetSteps1;
 800267c:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <Init+0x214>)
 800267e:	4a1a      	ldr	r2, [pc, #104]	; (80026e8 <Init+0x23c>)
 8002680:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  Buttons[9].Label = "mode";
 8002684:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <Init+0x214>)
 8002686:	4a19      	ldr	r2, [pc, #100]	; (80026ec <Init+0x240>)
 8002688:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	  Buttons[10].Label = "auto_start";
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <Init+0x214>)
 800268e:	4a18      	ldr	r2, [pc, #96]	; (80026f0 <Init+0x244>)
 8002690:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	  Buttons[13].Label = "reed_switch";
 8002694:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <Init+0x214>)
 8002696:	4a17      	ldr	r2, [pc, #92]	; (80026f4 <Init+0x248>)
 8002698:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
	  HAL_GPIO_WritePin(Led_1_GPIO_Port, Led_1_Pin, 1);
 800269c:	2201      	movs	r2, #1
 800269e:	2140      	movs	r1, #64	; 0x40
 80026a0:	4815      	ldr	r0, [pc, #84]	; (80026f8 <Init+0x24c>)
 80026a2:	f001 fb9b 	bl	8003ddc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(Led_2_GPIO_Port, Led_2_Pin, 1);
 80026a6:	2201      	movs	r2, #1
 80026a8:	2180      	movs	r1, #128	; 0x80
 80026aa:	4813      	ldr	r0, [pc, #76]	; (80026f8 <Init+0x24c>)
 80026ac:	f001 fb96 	bl	8003ddc <HAL_GPIO_WritePin>
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200003a4 	.word	0x200003a4
 80026bc:	08007d5c 	.word	0x08007d5c
 80026c0:	200008d0 	.word	0x200008d0
 80026c4:	080028c1 	.word	0x080028c1
 80026c8:	20000014 	.word	0x20000014
 80026cc:	08002945 	.word	0x08002945
 80026d0:	08007d64 	.word	0x08007d64
 80026d4:	08002c69 	.word	0x08002c69
 80026d8:	20000b0c 	.word	0x20000b0c
 80026dc:	08002c49 	.word	0x08002c49
 80026e0:	20000954 	.word	0x20000954
 80026e4:	200009ac 	.word	0x200009ac
 80026e8:	08002c29 	.word	0x08002c29
 80026ec:	08007d6c 	.word	0x08007d6c
 80026f0:	08007d74 	.word	0x08007d74
 80026f4:	08007d80 	.word	0x08007d80
 80026f8:	40020000 	.word	0x40020000

080026fc <HAL_TIM_PeriodElapsedCallback>:
{

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM7)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a64      	ldr	r2, [pc, #400]	; (800289c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	f040 80bb 	bne.w	8002886 <HAL_TIM_PeriodElapsedCallback+0x18a>
	{
		if(HAL_GPIO_ReadPin(STOP_GPIO_Port, STOP_Pin) == 0)
 8002710:	2110      	movs	r1, #16
 8002712:	4863      	ldr	r0, [pc, #396]	; (80028a0 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002714:	f001 fb4a 	bl	8003dac <HAL_GPIO_ReadPin>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d131      	bne.n	8002782 <HAL_TIM_PeriodElapsedCallback+0x86>
		{
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800271e:	2300      	movs	r3, #0
 8002720:	73fb      	strb	r3, [r7, #15]
 8002722:	e016      	b.n	8002752 <HAL_TIM_PeriodElapsedCallback+0x56>
			{
				HAL_GPIO_WritePin(Buttons[i].GPIO_Out, Buttons[i].GPIO_Pin_Out, 1);
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	4a5f      	ldr	r2, [pc, #380]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002728:	212c      	movs	r1, #44	; 0x2c
 800272a:	fb01 f303 	mul.w	r3, r1, r3
 800272e:	4413      	add	r3, r2
 8002730:	330c      	adds	r3, #12
 8002732:	6818      	ldr	r0, [r3, #0]
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	4a5b      	ldr	r2, [pc, #364]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002738:	212c      	movs	r1, #44	; 0x2c
 800273a:	fb01 f303 	mul.w	r3, r1, r3
 800273e:	4413      	add	r3, r2
 8002740:	3310      	adds	r3, #16
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	2201      	movs	r2, #1
 8002746:	4619      	mov	r1, r3
 8002748:	f001 fb48 	bl	8003ddc <HAL_GPIO_WritePin>
			for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800274c:	7bfb      	ldrb	r3, [r7, #15]
 800274e:	3301      	adds	r3, #1
 8002750:	73fb      	strb	r3, [r7, #15]
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	2b10      	cmp	r3, #16
 8002756:	d9e5      	bls.n	8002724 <HAL_TIM_PeriodElapsedCallback+0x28>
			}
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8002758:	2100      	movs	r1, #0
 800275a:	4853      	ldr	r0, [pc, #332]	; (80028a8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800275c:	f002 fbd6 	bl	8004f0c <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim7);
 8002760:	4852      	ldr	r0, [pc, #328]	; (80028ac <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002762:	f002 fb34 	bl	8004dce <HAL_TIM_Base_Stop_IT>
			Delay(4800000);
 8002766:	4852      	ldr	r0, [pc, #328]	; (80028b0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002768:	f000 fa8c 	bl	8002c84 <Delay>
			while(HAL_GPIO_ReadPin(STOP_GPIO_Port, STOP_Pin) == 0){asm("NOP");};
 800276c:	e000      	b.n	8002770 <HAL_TIM_PeriodElapsedCallback+0x74>
 800276e:	bf00      	nop
 8002770:	2110      	movs	r1, #16
 8002772:	484b      	ldr	r0, [pc, #300]	; (80028a0 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002774:	f001 fb1a 	bl	8003dac <HAL_GPIO_ReadPin>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d0f7      	beq.n	800276e <HAL_TIM_PeriodElapsedCallback+0x72>
			HAL_NVIC_SystemReset();
 800277e:	f000 fe60 	bl	8003442 <HAL_NVIC_SystemReset>
		}

		for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 8002782:	2300      	movs	r3, #0
 8002784:	73bb      	strb	r3, [r7, #14]
 8002786:	e045      	b.n	8002814 <HAL_TIM_PeriodElapsedCallback+0x118>
		{
			if((Buttons[i].addiction->B_Out == 1 && Buttons[i].Mode == __DELAY && Buttons[i].addiction != 0) || Buttons[i].addiction == 0 || Buttons[i].Mode != __DELAY)
 8002788:	7bbb      	ldrb	r3, [r7, #14]
 800278a:	4a46      	ldr	r2, [pc, #280]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800278c:	212c      	movs	r1, #44	; 0x2c
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	4413      	add	r3, r2
 8002794:	331c      	adds	r3, #28
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	7d1b      	ldrb	r3, [r3, #20]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d113      	bne.n	80027c6 <HAL_TIM_PeriodElapsedCallback+0xca>
 800279e:	7bbb      	ldrb	r3, [r7, #14]
 80027a0:	4a40      	ldr	r2, [pc, #256]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80027a2:	212c      	movs	r1, #44	; 0x2c
 80027a4:	fb01 f303 	mul.w	r3, r1, r3
 80027a8:	4413      	add	r3, r2
 80027aa:	3316      	adds	r3, #22
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d109      	bne.n	80027c6 <HAL_TIM_PeriodElapsedCallback+0xca>
 80027b2:	7bbb      	ldrb	r3, [r7, #14]
 80027b4:	4a3b      	ldr	r2, [pc, #236]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80027b6:	212c      	movs	r1, #44	; 0x2c
 80027b8:	fb01 f303 	mul.w	r3, r1, r3
 80027bc:	4413      	add	r3, r2
 80027be:	331c      	adds	r3, #28
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d113      	bne.n	80027ee <HAL_TIM_PeriodElapsedCallback+0xf2>
 80027c6:	7bbb      	ldrb	r3, [r7, #14]
 80027c8:	4a36      	ldr	r2, [pc, #216]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80027ca:	212c      	movs	r1, #44	; 0x2c
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	4413      	add	r3, r2
 80027d2:	331c      	adds	r3, #28
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d009      	beq.n	80027ee <HAL_TIM_PeriodElapsedCallback+0xf2>
 80027da:	7bbb      	ldrb	r3, [r7, #14]
 80027dc:	4a31      	ldr	r2, [pc, #196]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80027de:	212c      	movs	r1, #44	; 0x2c
 80027e0:	fb01 f303 	mul.w	r3, r1, r3
 80027e4:	4413      	add	r3, r2
 80027e6:	3316      	adds	r3, #22
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b04      	cmp	r3, #4
 80027ec:	d00f      	beq.n	800280e <HAL_TIM_PeriodElapsedCallback+0x112>
				Buttons[i].call_function(&Buttons[i]);
 80027ee:	7bbb      	ldrb	r3, [r7, #14]
 80027f0:	4a2c      	ldr	r2, [pc, #176]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80027f2:	212c      	movs	r1, #44	; 0x2c
 80027f4:	fb01 f303 	mul.w	r3, r1, r3
 80027f8:	4413      	add	r3, r2
 80027fa:	3320      	adds	r3, #32
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	7bba      	ldrb	r2, [r7, #14]
 8002800:	212c      	movs	r1, #44	; 0x2c
 8002802:	fb01 f202 	mul.w	r2, r1, r2
 8002806:	4927      	ldr	r1, [pc, #156]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002808:	440a      	add	r2, r1
 800280a:	4610      	mov	r0, r2
 800280c:	4798      	blx	r3
		for(uint8_t i = 0; i < BUTTONS_COUNT; i++)
 800280e:	7bbb      	ldrb	r3, [r7, #14]
 8002810:	3301      	adds	r3, #1
 8002812:	73bb      	strb	r3, [r7, #14]
 8002814:	7bbb      	ldrb	r3, [r7, #14]
 8002816:	2b10      	cmp	r3, #16
 8002818:	d9b6      	bls.n	8002788 <HAL_TIM_PeriodElapsedCallback+0x8c>
		}
		if(flag == true || Buttons[10].B_Out == 1)
 800281a:	4b26      	ldr	r3, [pc, #152]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d104      	bne.n	800282c <HAL_TIM_PeriodElapsedCallback+0x130>
 8002822:	4b20      	ldr	r3, [pc, #128]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002824:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8002828:	2b01      	cmp	r3, #1
 800282a:	d105      	bne.n	8002838 <HAL_TIM_PeriodElapsedCallback+0x13c>
		{
			HoldPrepareMotorUntill(Buttons[1].addiction, 1);
 800282c:	4b1d      	ldr	r3, [pc, #116]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800282e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002830:	2101      	movs	r1, #1
 8002832:	4618      	mov	r0, r3
 8002834:	f000 f956 	bl	8002ae4 <HoldPrepareMotorUntill>
		}
		if((flag == true && Buttons[10].B_Out == 0) || Buttons[9].B_State == 0)
 8002838:	4b1e      	ldr	r3, [pc, #120]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d004      	beq.n	800284a <HAL_TIM_PeriodElapsedCallback+0x14e>
 8002840:	4b18      	ldr	r3, [pc, #96]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002842:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8002846:	2b00      	cmp	r3, #0
 8002848:	d004      	beq.n	8002854 <HAL_TIM_PeriodElapsedCallback+0x158>
 800284a:	4b16      	ldr	r3, [pc, #88]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800284c:	f893 319f 	ldrb.w	r3, [r3, #415]	; 0x19f
 8002850:	2b00      	cmp	r3, #0
 8002852:	d106      	bne.n	8002862 <HAL_TIM_PeriodElapsedCallback+0x166>
		{
			flag = false;
 8002854:	4b17      	ldr	r3, [pc, #92]	; (80028b4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002856:	2200      	movs	r2, #0
 8002858:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800285a:	2100      	movs	r1, #0
 800285c:	4812      	ldr	r0, [pc, #72]	; (80028a8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800285e:	f002 fb55 	bl	8004f0c <HAL_TIM_PWM_Stop>
		}
		if(Buttons[14].B_Out && counter > 0)
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002864:	f893 327c 	ldrb.w	r3, [r3, #636]	; 0x27c
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00c      	beq.n	8002886 <HAL_TIM_PeriodElapsedCallback+0x18a>
 800286c:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <HAL_TIM_PeriodElapsedCallback+0x18a>
		{
			Buttons[14].B_Out = 0;
 8002874:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002876:	2200      	movs	r2, #0
 8002878:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
			counter = 0;
 800287c:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
			ST7920_Clean();
 8002882:	f7fe fbea 	bl	800105a <ST7920_Clean>
		}

	}
	if (htim->Instance==TIM6)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a0c      	ldr	r2, [pc, #48]	; (80028bc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d101      	bne.n	8002894 <HAL_TIM_PeriodElapsedCallback+0x198>
	{
		ST7920_Update();
 8002890:	f7fe fd6c 	bl	800136c <ST7920_Update>
	}
}
 8002894:	bf00      	nop
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40001400 	.word	0x40001400
 80028a0:	40020c00 	.word	0x40020c00
 80028a4:	200008d0 	.word	0x200008d0
 80028a8:	20000890 	.word	0x20000890
 80028ac:	20000c5c 	.word	0x20000c5c
 80028b0:	00493e00 	.word	0x00493e00
 80028b4:	20000829 	.word	0x20000829
 80028b8:	20000824 	.word	0x20000824
 80028bc:	40001000 	.word	0x40001000

080028c0 <toggle_func>:
	}
	return -1;
}
*/
void toggle_func(struct Button *button)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(button->GPIO, button->GPIO_Pin) == 0 && button->Lock == 0)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	891b      	ldrh	r3, [r3, #8]
 80028d0:	4619      	mov	r1, r3
 80028d2:	4610      	mov	r0, r2
 80028d4:	f001 fa6a 	bl	8003dac <HAL_GPIO_ReadPin>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d11d      	bne.n	800291a <toggle_func+0x5a>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	7d5b      	ldrb	r3, [r3, #21]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d119      	bne.n	800291a <toggle_func+0x5a>
		{
			if(button->B_counter < 10)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	7c9b      	ldrb	r3, [r3, #18]
 80028ea:	2b09      	cmp	r3, #9
 80028ec:	d806      	bhi.n	80028fc <toggle_func+0x3c>
				button->B_counter++;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	7c9b      	ldrb	r3, [r3, #18]
 80028f2:	3301      	adds	r3, #1
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	749a      	strb	r2, [r3, #18]
			if(button->B_counter < 10)
 80028fa:	e01d      	b.n	8002938 <toggle_func+0x78>
			else
				if(button->B_State == 0)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	7cdb      	ldrb	r3, [r3, #19]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d119      	bne.n	8002938 <toggle_func+0x78>
				{
					button->B_State = 1;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	74da      	strb	r2, [r3, #19]
					button->B_Out ^= 1;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	7d1b      	ldrb	r3, [r3, #20]
 800290e:	f083 0301 	eor.w	r3, r3, #1
 8002912:	b2da      	uxtb	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	751a      	strb	r2, [r3, #20]
			if(button->B_counter < 10)
 8002918:	e00e      	b.n	8002938 <toggle_func+0x78>
				}
		}
		else
		{
			if(button->B_counter > 0)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7c9b      	ldrb	r3, [r3, #18]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d006      	beq.n	8002930 <toggle_func+0x70>
				button->B_counter--;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	7c9b      	ldrb	r3, [r3, #18]
 8002926:	3b01      	subs	r3, #1
 8002928:	b2da      	uxtb	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	749a      	strb	r2, [r3, #18]
			else
				button->B_State = 0;
		}
}
 800292e:	e004      	b.n	800293a <toggle_func+0x7a>
				button->B_State = 0;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	74da      	strb	r2, [r3, #19]
}
 8002936:	e000      	b.n	800293a <toggle_func+0x7a>
			if(button->B_counter < 10)
 8002938:	bf00      	nop
}
 800293a:	bf00      	nop
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
	...

08002944 <macros1>:
void macros1(struct Button *button)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(Buttons[3].GPIO_Out, Buttons[3].GPIO_Pin_Out, 0);
 800294c:	4b2d      	ldr	r3, [pc, #180]	; (8002a04 <macros1+0xc0>)
 800294e:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8002952:	4b2c      	ldr	r3, [pc, #176]	; (8002a04 <macros1+0xc0>)
 8002954:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 8002958:	2200      	movs	r2, #0
 800295a:	4619      	mov	r1, r3
 800295c:	f001 fa3e 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[4].GPIO_Out, Buttons[5].GPIO_Pin_Out, 0);
 8002960:	4b28      	ldr	r3, [pc, #160]	; (8002a04 <macros1+0xc0>)
 8002962:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 8002966:	4b27      	ldr	r3, [pc, #156]	; (8002a04 <macros1+0xc0>)
 8002968:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 800296c:	2200      	movs	r2, #0
 800296e:	4619      	mov	r1, r3
 8002970:	f001 fa34 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8002974:	20c8      	movs	r0, #200	; 0xc8
 8002976:	f000 fc29 	bl	80031cc <HAL_Delay>
		HAL_GPIO_WritePin(Buttons[5].GPIO_Out, Buttons[4].GPIO_Pin_Out, 0);
 800297a:	4b22      	ldr	r3, [pc, #136]	; (8002a04 <macros1+0xc0>)
 800297c:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 8002980:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <macros1+0xc0>)
 8002982:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8002986:	2200      	movs	r2, #0
 8002988:	4619      	mov	r1, r3
 800298a:	f001 fa27 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[6].GPIO_Out, Buttons[6].GPIO_Pin_Out, 0);
 800298e:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <macros1+0xc0>)
 8002990:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 8002994:	4b1b      	ldr	r3, [pc, #108]	; (8002a04 <macros1+0xc0>)
 8002996:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800299a:	2200      	movs	r2, #0
 800299c:	4619      	mov	r1, r3
 800299e:	f001 fa1d 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_Delay(300);
 80029a2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80029a6:	f000 fc11 	bl	80031cc <HAL_Delay>
		HAL_GPIO_WritePin(Buttons[3].GPIO_Out, Buttons[3].GPIO_Pin_Out, 1);
 80029aa:	4b16      	ldr	r3, [pc, #88]	; (8002a04 <macros1+0xc0>)
 80029ac:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80029b0:	4b14      	ldr	r3, [pc, #80]	; (8002a04 <macros1+0xc0>)
 80029b2:	f8b3 3094 	ldrh.w	r3, [r3, #148]	; 0x94
 80029b6:	2201      	movs	r2, #1
 80029b8:	4619      	mov	r1, r3
 80029ba:	f001 fa0f 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[4].GPIO_Out, Buttons[4].GPIO_Pin_Out, 1);
 80029be:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <macros1+0xc0>)
 80029c0:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <macros1+0xc0>)
 80029c6:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 80029ca:	2201      	movs	r2, #1
 80029cc:	4619      	mov	r1, r3
 80029ce:	f001 fa05 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[5].GPIO_Out, Buttons[5].GPIO_Pin_Out, 1);
 80029d2:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <macros1+0xc0>)
 80029d4:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 80029d8:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <macros1+0xc0>)
 80029da:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 80029de:	2201      	movs	r2, #1
 80029e0:	4619      	mov	r1, r3
 80029e2:	f001 f9fb 	bl	8003ddc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Buttons[6].GPIO_Out, Buttons[6].GPIO_Pin_Out, 1);
 80029e6:	4b07      	ldr	r3, [pc, #28]	; (8002a04 <macros1+0xc0>)
 80029e8:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 80029ec:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <macros1+0xc0>)
 80029ee:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 80029f2:	2201      	movs	r2, #1
 80029f4:	4619      	mov	r1, r3
 80029f6:	f001 f9f1 	bl	8003ddc <HAL_GPIO_WritePin>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200008d0 	.word	0x200008d0

08002a08 <HoldMotor>:

void HoldMotor(struct Button *Button, uint8_t mode)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	70fb      	strb	r3, [r7, #3]

	uint32_t Limitation = 100000;
 8002a14:	4b32      	ldr	r3, [pc, #200]	; (8002ae0 <HoldMotor+0xd8>)
 8002a16:	617b      	str	r3, [r7, #20]
	uint16_t temp = 0;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	827b      	strh	r3, [r7, #18]
	for(uint32_t j = 0; j < 10; j++)
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	e020      	b.n	8002a64 <HoldMotor+0x5c>
	{
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68d8      	ldr	r0, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	8a1b      	ldrh	r3, [r3, #16]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f001 f9d5 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	8b1b      	ldrh	r3, [r3, #24]
 8002a36:	085b      	lsrs	r3, r3, #1
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f000 f922 	bl	8002c84 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	68d8      	ldr	r0, [r3, #12]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	8a1b      	ldrh	r3, [r3, #16]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	f001 f9c6 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	8b1b      	ldrh	r3, [r3, #24]
 8002a54:	085b      	lsrs	r3, r3, #1
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f000 f913 	bl	8002c84 <Delay>
	for(uint32_t j = 0; j < 10; j++)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	3301      	adds	r3, #1
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2b09      	cmp	r3, #9
 8002a68:	d9db      	bls.n	8002a22 <HoldMotor+0x1a>
	}
	while(Button->B_State == mode && Limitation)
 8002a6a:	e02d      	b.n	8002ac8 <HoldMotor+0xc0>
	{
		Limitation--;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
		if(temp < ACCEL) temp++;
 8002a72:	8a7b      	ldrh	r3, [r7, #18]
 8002a74:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002a78:	d202      	bcs.n	8002a80 <HoldMotor+0x78>
 8002a7a:	8a7b      	ldrh	r3, [r7, #18]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	827b      	strh	r3, [r7, #18]
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68d8      	ldr	r0, [r3, #12]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	8a1b      	ldrh	r3, [r3, #16]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f001 f9a6 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	8b1b      	ldrh	r3, [r3, #24]
 8002a94:	085b      	lsrs	r3, r3, #1
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	461a      	mov	r2, r3
 8002a9a:	8a7b      	ldrh	r3, [r7, #18]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f8f0 	bl	8002c84 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68d8      	ldr	r0, [r3, #12]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	8a1b      	ldrh	r3, [r3, #16]
 8002aac:	2201      	movs	r2, #1
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f001 f994 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	8b1b      	ldrh	r3, [r3, #24]
 8002ab8:	085b      	lsrs	r3, r3, #1
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	461a      	mov	r2, r3
 8002abe:	8a7b      	ldrh	r3, [r7, #18]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f000 f8de 	bl	8002c84 <Delay>
	while(Button->B_State == mode && Limitation)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7cdb      	ldrb	r3, [r3, #19]
 8002acc:	78fa      	ldrb	r2, [r7, #3]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d102      	bne.n	8002ad8 <HoldMotor+0xd0>
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1c9      	bne.n	8002a6c <HoldMotor+0x64>
	}

}
 8002ad8:	bf00      	nop
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	000186a0 	.word	0x000186a0

08002ae4 <HoldPrepareMotorUntill>:

void HoldPrepareMotorUntill(struct Button *Button, uint8_t mode)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	460b      	mov	r3, r1
 8002aee:	70fb      	strb	r3, [r7, #3]
	if(Button->B_State == mode)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	7cdb      	ldrb	r3, [r3, #19]
 8002af4:	78fa      	ldrb	r2, [r7, #3]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d10e      	bne.n	8002b18 <HoldPrepareMotorUntill+0x34>
	{
		if(flag == false)
 8002afa:	4b0f      	ldr	r3, [pc, #60]	; (8002b38 <HoldPrepareMotorUntill+0x54>)
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	f083 0301 	eor.w	r3, r3, #1
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d012      	beq.n	8002b2e <HoldPrepareMotorUntill+0x4a>
		{
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002b08:	2100      	movs	r1, #0
 8002b0a:	480c      	ldr	r0, [pc, #48]	; (8002b3c <HoldPrepareMotorUntill+0x58>)
 8002b0c:	f002 f9c0 	bl	8004e90 <HAL_TIM_PWM_Start>
			flag = true;
 8002b10:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <HoldPrepareMotorUntill+0x54>)
 8002b12:	2201      	movs	r2, #1
 8002b14:	701a      	strb	r2, [r3, #0]
	{
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
		flag = false;
		Buttons[1].B_Out = 0;
	}
}
 8002b16:	e00a      	b.n	8002b2e <HoldPrepareMotorUntill+0x4a>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8002b18:	2100      	movs	r1, #0
 8002b1a:	4808      	ldr	r0, [pc, #32]	; (8002b3c <HoldPrepareMotorUntill+0x58>)
 8002b1c:	f002 f9f6 	bl	8004f0c <HAL_TIM_PWM_Stop>
		flag = false;
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <HoldPrepareMotorUntill+0x54>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
		Buttons[1].B_Out = 0;
 8002b26:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <HoldPrepareMotorUntill+0x5c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002b2e:	bf00      	nop
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	20000829 	.word	0x20000829
 8002b3c:	20000890 	.word	0x20000890
 8002b40:	200008d0 	.word	0x200008d0

08002b44 <TimerMotor>:

void TimerMotor(struct Button *Button)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
	//HAL_TIM_Base_Stop_IT(&htim7);
	uint16_t temp = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	82fb      	strh	r3, [r7, #22]
	uint32_t steps = 200;
 8002b50:	23c8      	movs	r3, #200	; 0xc8
 8002b52:	60bb      	str	r3, [r7, #8]
	if(Button->third_function)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d005      	beq.n	8002b68 <TimerMotor+0x24>
	{
		Button->third_function(&steps);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b60:	f107 0208 	add.w	r2, r7, #8
 8002b64:	4610      	mov	r0, r2
 8002b66:	4798      	blx	r3
	}
	for(uint32_t j = 0; j < 20; j++)
 8002b68:	2300      	movs	r3, #0
 8002b6a:	613b      	str	r3, [r7, #16]
 8002b6c:	e020      	b.n	8002bb0 <TimerMotor+0x6c>
	{
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	68d8      	ldr	r0, [r3, #12]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	8a1b      	ldrh	r3, [r3, #16]
 8002b76:	2200      	movs	r2, #0
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f001 f92f 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	8b1b      	ldrh	r3, [r3, #24]
 8002b82:	085b      	lsrs	r3, r3, #1
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f000 f87c 	bl	8002c84 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68d8      	ldr	r0, [r3, #12]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	8a1b      	ldrh	r3, [r3, #16]
 8002b94:	2201      	movs	r2, #1
 8002b96:	4619      	mov	r1, r3
 8002b98:	f001 f920 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	8b1b      	ldrh	r3, [r3, #24]
 8002ba0:	085b      	lsrs	r3, r3, #1
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 f86d 	bl	8002c84 <Delay>
	for(uint32_t j = 0; j < 20; j++)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	3301      	adds	r3, #1
 8002bae:	613b      	str	r3, [r7, #16]
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	2b13      	cmp	r3, #19
 8002bb4:	d9db      	bls.n	8002b6e <TimerMotor+0x2a>
	}
	for(uint32_t j = 0; j < steps; j++)
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	e02d      	b.n	8002c18 <TimerMotor+0xd4>
	{
		if(temp < ACCEL) temp++;
 8002bbc:	8afb      	ldrh	r3, [r7, #22]
 8002bbe:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002bc2:	d202      	bcs.n	8002bca <TimerMotor+0x86>
 8002bc4:	8afb      	ldrh	r3, [r7, #22]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	82fb      	strh	r3, [r7, #22]
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 0);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68d8      	ldr	r0, [r3, #12]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	8a1b      	ldrh	r3, [r3, #16]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	f001 f901 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	8b1b      	ldrh	r3, [r3, #24]
 8002bde:	085b      	lsrs	r3, r3, #1
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	461a      	mov	r2, r3
 8002be4:	8afb      	ldrh	r3, [r7, #22]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 f84b 	bl	8002c84 <Delay>
		HAL_GPIO_WritePin(Button->GPIO_Out, Button->GPIO_Pin_Out, 1);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68d8      	ldr	r0, [r3, #12]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	8a1b      	ldrh	r3, [r3, #16]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	f001 f8ef 	bl	8003ddc <HAL_GPIO_WritePin>
		Delay(Button->Delay/2 - temp);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	8b1b      	ldrh	r3, [r3, #24]
 8002c02:	085b      	lsrs	r3, r3, #1
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	461a      	mov	r2, r3
 8002c08:	8afb      	ldrh	r3, [r7, #22]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f000 f839 	bl	8002c84 <Delay>
	for(uint32_t j = 0; j < steps; j++)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	3301      	adds	r3, #1
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d3cd      	bcc.n	8002bbc <TimerMotor+0x78>
	}
	//HAL_TIM_Base_Start_IT(&htim7);
}
 8002c20:	bf00      	nop
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <SetSteps1>:

void SetSteps1(uint32_t* steps)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	*(steps) = Pullsteps;
 8002c30:	4b04      	ldr	r3, [pc, #16]	; (8002c44 <SetSteps1+0x1c>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	601a      	str	r2, [r3, #0]
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	2000000c 	.word	0x2000000c

08002c48 <SetSteps2>:

void SetSteps2(uint32_t* steps)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	*(steps) = Dosesteps;
 8002c50:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <SetSteps2+0x1c>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	601a      	str	r2, [r3, #0]
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	20000010 	.word	0x20000010

08002c68 <SetSteps0>:

void SetSteps0(uint32_t* steps)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	*(steps) = 1000;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c76:	601a      	str	r2, [r3, #0]
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <Delay>:

void Delay(uint32_t delay)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
	while(delay--){asm("NOP");}
 8002c8c:	e000      	b.n	8002c90 <Delay+0xc>
 8002c8e:	bf00      	nop
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	1e5a      	subs	r2, r3, #1
 8002c94:	607a      	str	r2, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f9      	bne.n	8002c8e <Delay+0xa>
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
	...

08002ca8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(Led_1_GPIO_Port, Led_1_Pin, 0);
 8002cac:	2200      	movs	r2, #0
 8002cae:	2140      	movs	r1, #64	; 0x40
 8002cb0:	4804      	ldr	r0, [pc, #16]	; (8002cc4 <Error_Handler+0x1c>)
 8002cb2:	f001 f893 	bl	8003ddc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Led_2_GPIO_Port, Led_2_Pin, 0);
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2180      	movs	r1, #128	; 0x80
 8002cba:	4802      	ldr	r0, [pc, #8]	; (8002cc4 <Error_Handler+0x1c>)
 8002cbc:	f001 f88e 	bl	8003ddc <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 8002cc0:	bf00      	nop
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40020000 	.word	0x40020000

08002cc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	607b      	str	r3, [r7, #4]
 8002cd2:	4b10      	ldr	r3, [pc, #64]	; (8002d14 <HAL_MspInit+0x4c>)
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	4a0f      	ldr	r2, [pc, #60]	; (8002d14 <HAL_MspInit+0x4c>)
 8002cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cde:	4b0d      	ldr	r3, [pc, #52]	; (8002d14 <HAL_MspInit+0x4c>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce6:	607b      	str	r3, [r7, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	603b      	str	r3, [r7, #0]
 8002cee:	4b09      	ldr	r3, [pc, #36]	; (8002d14 <HAL_MspInit+0x4c>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	4a08      	ldr	r2, [pc, #32]	; (8002d14 <HAL_MspInit+0x4c>)
 8002cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_MspInit+0x4c>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40023800 	.word	0x40023800

08002d18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08a      	sub	sp, #40	; 0x28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a43      	ldr	r2, [pc, #268]	; (8002e44 <HAL_SPI_MspInit+0x12c>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d17f      	bne.n	8002e3a <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	4b42      	ldr	r3, [pc, #264]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	4a41      	ldr	r2, [pc, #260]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d48:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4a:	4b3f      	ldr	r3, [pc, #252]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	4b3b      	ldr	r3, [pc, #236]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	4a3a      	ldr	r2, [pc, #232]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d60:	f043 0304 	orr.w	r3, r3, #4
 8002d64:	6313      	str	r3, [r2, #48]	; 0x30
 8002d66:	4b38      	ldr	r3, [pc, #224]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	60fb      	str	r3, [r7, #12]
 8002d70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60bb      	str	r3, [r7, #8]
 8002d76:	4b34      	ldr	r3, [pc, #208]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	4a33      	ldr	r2, [pc, #204]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d7c:	f043 0302 	orr.w	r3, r3, #2
 8002d80:	6313      	str	r3, [r2, #48]	; 0x30
 8002d82:	4b31      	ldr	r3, [pc, #196]	; (8002e48 <HAL_SPI_MspInit+0x130>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	60bb      	str	r3, [r7, #8]
 8002d8c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d8e:	2308      	movs	r3, #8
 8002d90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d92:	2302      	movs	r3, #2
 8002d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d96:	2300      	movs	r3, #0
 8002d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d9e:	2305      	movs	r3, #5
 8002da0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002da2:	f107 0314 	add.w	r3, r7, #20
 8002da6:	4619      	mov	r1, r3
 8002da8:	4828      	ldr	r0, [pc, #160]	; (8002e4c <HAL_SPI_MspInit+0x134>)
 8002daa:	f000 fe65 	bl	8003a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002dae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002dc0:	2305      	movs	r3, #5
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc4:	f107 0314 	add.w	r3, r7, #20
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4821      	ldr	r0, [pc, #132]	; (8002e50 <HAL_SPI_MspInit+0x138>)
 8002dcc:	f000 fe54 	bl	8003a78 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002dd0:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002dd2:	4a21      	ldr	r2, [pc, #132]	; (8002e58 <HAL_SPI_MspInit+0x140>)
 8002dd4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002dd6:	4b1f      	ldr	r3, [pc, #124]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002dde:	2240      	movs	r2, #64	; 0x40
 8002de0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de2:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002de8:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002dea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dee:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002dfc:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e08:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002e0e:	4811      	ldr	r0, [pc, #68]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002e10:	f000 fb28 	bl	8003464 <HAL_DMA_Init>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002e1a:	f7ff ff45 	bl	8002ca8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a0c      	ldr	r2, [pc, #48]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002e22:	649a      	str	r2, [r3, #72]	; 0x48
 8002e24:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <HAL_SPI_MspInit+0x13c>)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	2024      	movs	r0, #36	; 0x24
 8002e30:	f000 fadd 	bl	80033ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002e34:	2024      	movs	r0, #36	; 0x24
 8002e36:	f000 faf6 	bl	8003426 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002e3a:	bf00      	nop
 8002e3c:	3728      	adds	r7, #40	; 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40003800 	.word	0x40003800
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020800 	.word	0x40020800
 8002e50:	40020400 	.word	0x40020400
 8002e54:	20000bfc 	.word	0x20000bfc
 8002e58:	40026070 	.word	0x40026070

08002e5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a22      	ldr	r2, [pc, #136]	; (8002ef4 <HAL_TIM_Base_MspInit+0x98>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d10e      	bne.n	8002e8c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	4b21      	ldr	r3, [pc, #132]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	4a20      	ldr	r2, [pc, #128]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002e78:	f043 0302 	orr.w	r3, r3, #2
 8002e7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e7e:	4b1e      	ldr	r3, [pc, #120]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	617b      	str	r3, [r7, #20]
 8002e88:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002e8a:	e02e      	b.n	8002eea <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM6)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <HAL_TIM_Base_MspInit+0xa0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d10e      	bne.n	8002eb4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	613b      	str	r3, [r7, #16]
 8002e9a:	4b17      	ldr	r3, [pc, #92]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	4a16      	ldr	r2, [pc, #88]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002ea0:	f043 0310 	orr.w	r3, r3, #16
 8002ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea6:	4b14      	ldr	r3, [pc, #80]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	f003 0310 	and.w	r3, r3, #16
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	693b      	ldr	r3, [r7, #16]
}
 8002eb2:	e01a      	b.n	8002eea <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM7)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a11      	ldr	r2, [pc, #68]	; (8002f00 <HAL_TIM_Base_MspInit+0xa4>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d115      	bne.n	8002eea <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	4b0d      	ldr	r3, [pc, #52]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	4a0c      	ldr	r2, [pc, #48]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002ec8:	f043 0320 	orr.w	r3, r3, #32
 8002ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ece:	4b0a      	ldr	r3, [pc, #40]	; (8002ef8 <HAL_TIM_Base_MspInit+0x9c>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002eda:	2200      	movs	r2, #0
 8002edc:	2100      	movs	r1, #0
 8002ede:	2037      	movs	r0, #55	; 0x37
 8002ee0:	f000 fa85 	bl	80033ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ee4:	2037      	movs	r0, #55	; 0x37
 8002ee6:	f000 fa9e 	bl	8003426 <HAL_NVIC_EnableIRQ>
}
 8002eea:	bf00      	nop
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40000400 	.word	0x40000400
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40001000 	.word	0x40001000
 8002f00:	40001400 	.word	0x40001400

08002f04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b088      	sub	sp, #32
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0c:	f107 030c 	add.w	r3, r7, #12
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <HAL_TIM_MspPostInit+0x68>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d11d      	bne.n	8002f62 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	60bb      	str	r3, [r7, #8]
 8002f2a:	4b11      	ldr	r3, [pc, #68]	; (8002f70 <HAL_TIM_MspPostInit+0x6c>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2e:	4a10      	ldr	r2, [pc, #64]	; (8002f70 <HAL_TIM_MspPostInit+0x6c>)
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	6313      	str	r3, [r2, #48]	; 0x30
 8002f36:	4b0e      	ldr	r3, [pc, #56]	; (8002f70 <HAL_TIM_MspPostInit+0x6c>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3a:	f003 0304 	and.w	r3, r3, #4
 8002f3e:	60bb      	str	r3, [r7, #8]
 8002f40:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = Prepare_OUT_Pin;
 8002f42:	2340      	movs	r3, #64	; 0x40
 8002f44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f46:	2302      	movs	r3, #2
 8002f48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f52:	2302      	movs	r3, #2
 8002f54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Prepare_OUT_GPIO_Port, &GPIO_InitStruct);
 8002f56:	f107 030c 	add.w	r3, r7, #12
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4805      	ldr	r0, [pc, #20]	; (8002f74 <HAL_TIM_MspPostInit+0x70>)
 8002f5e:	f000 fd8b 	bl	8003a78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f62:	bf00      	nop
 8002f64:	3720      	adds	r7, #32
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40020800 	.word	0x40020800

08002f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f86:	b480      	push	{r7}
 8002f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f8a:	e7fe      	b.n	8002f8a <HardFault_Handler+0x4>

08002f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f90:	e7fe      	b.n	8002f90 <MemManage_Handler+0x4>

08002f92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f92:	b480      	push	{r7}
 8002f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f96:	e7fe      	b.n	8002f96 <BusFault_Handler+0x4>

08002f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f9c:	e7fe      	b.n	8002f9c <UsageFault_Handler+0x4>

08002f9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fcc:	f000 f8de 	bl	800318c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002fd8:	4802      	ldr	r0, [pc, #8]	; (8002fe4 <DMA1_Stream4_IRQHandler+0x10>)
 8002fda:	f000 fb13 	bl	8003604 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002fde:	bf00      	nop
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000bfc 	.word	0x20000bfc

08002fe8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002fec:	4802      	ldr	r0, [pc, #8]	; (8002ff8 <SPI2_IRQHandler+0x10>)
 8002fee:	f001 fc23 	bl	8004838 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000838 	.word	0x20000838

08002ffc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003000:	4802      	ldr	r0, [pc, #8]	; (800300c <TIM7_IRQHandler+0x10>)
 8003002:	f001 ffdb 	bl	8004fbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	20000c5c 	.word	0x20000c5c

08003010 <_sbrk>:
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	4b11      	ldr	r3, [pc, #68]	; (8003060 <_sbrk+0x50>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d102      	bne.n	8003026 <_sbrk+0x16>
 8003020:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <_sbrk+0x50>)
 8003022:	4a10      	ldr	r2, [pc, #64]	; (8003064 <_sbrk+0x54>)
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	4b0e      	ldr	r3, [pc, #56]	; (8003060 <_sbrk+0x50>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	4b0c      	ldr	r3, [pc, #48]	; (8003060 <_sbrk+0x50>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4413      	add	r3, r2
 8003034:	466a      	mov	r2, sp
 8003036:	4293      	cmp	r3, r2
 8003038:	d907      	bls.n	800304a <_sbrk+0x3a>
 800303a:	f002 fe0d 	bl	8005c58 <__errno>
 800303e:	4602      	mov	r2, r0
 8003040:	230c      	movs	r3, #12
 8003042:	6013      	str	r3, [r2, #0]
 8003044:	f04f 33ff 	mov.w	r3, #4294967295
 8003048:	e006      	b.n	8003058 <_sbrk+0x48>
 800304a:	4b05      	ldr	r3, [pc, #20]	; (8003060 <_sbrk+0x50>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4413      	add	r3, r2
 8003052:	4a03      	ldr	r2, [pc, #12]	; (8003060 <_sbrk+0x50>)
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	4618      	mov	r0, r3
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	2000082c 	.word	0x2000082c
 8003064:	20000ca8 	.word	0x20000ca8

08003068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800306c:	4b08      	ldr	r3, [pc, #32]	; (8003090 <SystemInit+0x28>)
 800306e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003072:	4a07      	ldr	r2, [pc, #28]	; (8003090 <SystemInit+0x28>)
 8003074:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003078:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800307c:	4b04      	ldr	r3, [pc, #16]	; (8003090 <SystemInit+0x28>)
 800307e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003082:	609a      	str	r2, [r3, #8]
#endif
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <Reset_Handler>:
 8003094:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030cc <LoopFillZerobss+0x14>
 8003098:	2100      	movs	r1, #0
 800309a:	e003      	b.n	80030a4 <LoopCopyDataInit>

0800309c <CopyDataInit>:
 800309c:	4b0c      	ldr	r3, [pc, #48]	; (80030d0 <LoopFillZerobss+0x18>)
 800309e:	585b      	ldr	r3, [r3, r1]
 80030a0:	5043      	str	r3, [r0, r1]
 80030a2:	3104      	adds	r1, #4

080030a4 <LoopCopyDataInit>:
 80030a4:	480b      	ldr	r0, [pc, #44]	; (80030d4 <LoopFillZerobss+0x1c>)
 80030a6:	4b0c      	ldr	r3, [pc, #48]	; (80030d8 <LoopFillZerobss+0x20>)
 80030a8:	1842      	adds	r2, r0, r1
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d3f6      	bcc.n	800309c <CopyDataInit>
 80030ae:	4a0b      	ldr	r2, [pc, #44]	; (80030dc <LoopFillZerobss+0x24>)
 80030b0:	e002      	b.n	80030b8 <LoopFillZerobss>

080030b2 <FillZerobss>:
 80030b2:	2300      	movs	r3, #0
 80030b4:	f842 3b04 	str.w	r3, [r2], #4

080030b8 <LoopFillZerobss>:
 80030b8:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <LoopFillZerobss+0x28>)
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d3f9      	bcc.n	80030b2 <FillZerobss>
 80030be:	f7ff ffd3 	bl	8003068 <SystemInit>
 80030c2:	f002 fdcf 	bl	8005c64 <__libc_init_array>
 80030c6:	f7fe fa97 	bl	80015f8 <main>
 80030ca:	4770      	bx	lr
 80030cc:	20020000 	.word	0x20020000
 80030d0:	080083e0 	.word	0x080083e0
 80030d4:	20000000 	.word	0x20000000
 80030d8:	20000388 	.word	0x20000388
 80030dc:	20000388 	.word	0x20000388
 80030e0:	20000ca4 	.word	0x20000ca4

080030e4 <ADC_IRQHandler>:
 80030e4:	e7fe      	b.n	80030e4 <ADC_IRQHandler>
	...

080030e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030ec:	4b0e      	ldr	r3, [pc, #56]	; (8003128 <HAL_Init+0x40>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a0d      	ldr	r2, [pc, #52]	; (8003128 <HAL_Init+0x40>)
 80030f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030f8:	4b0b      	ldr	r3, [pc, #44]	; (8003128 <HAL_Init+0x40>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <HAL_Init+0x40>)
 80030fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003102:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <HAL_Init+0x40>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a07      	ldr	r2, [pc, #28]	; (8003128 <HAL_Init+0x40>)
 800310a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800310e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003110:	2003      	movs	r0, #3
 8003112:	f000 f961 	bl	80033d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003116:	2000      	movs	r0, #0
 8003118:	f000 f808 	bl	800312c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800311c:	f7ff fdd4 	bl	8002cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40023c00 	.word	0x40023c00

0800312c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003134:	4b12      	ldr	r3, [pc, #72]	; (8003180 <HAL_InitTick+0x54>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4b12      	ldr	r3, [pc, #72]	; (8003184 <HAL_InitTick+0x58>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	4619      	mov	r1, r3
 800313e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003142:	fbb3 f3f1 	udiv	r3, r3, r1
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f97d 	bl	800344a <HAL_SYSTICK_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e00e      	b.n	8003178 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b0f      	cmp	r3, #15
 800315e:	d80a      	bhi.n	8003176 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003160:	2200      	movs	r2, #0
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	f04f 30ff 	mov.w	r0, #4294967295
 8003168:	f000 f941 	bl	80033ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800316c:	4a06      	ldr	r2, [pc, #24]	; (8003188 <HAL_InitTick+0x5c>)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e000      	b.n	8003178 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	200001ac 	.word	0x200001ac
 8003184:	200001b4 	.word	0x200001b4
 8003188:	200001b0 	.word	0x200001b0

0800318c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <HAL_IncTick+0x20>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <HAL_IncTick+0x24>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4413      	add	r3, r2
 800319c:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <HAL_IncTick+0x24>)
 800319e:	6013      	str	r3, [r2, #0]
}
 80031a0:	bf00      	nop
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	200001b4 	.word	0x200001b4
 80031b0:	20000c9c 	.word	0x20000c9c

080031b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return uwTick;
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <HAL_GetTick+0x14>)
 80031ba:	681b      	ldr	r3, [r3, #0]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20000c9c 	.word	0x20000c9c

080031cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031d4:	f7ff ffee 	bl	80031b4 <HAL_GetTick>
 80031d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e4:	d005      	beq.n	80031f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031e6:	4b09      	ldr	r3, [pc, #36]	; (800320c <HAL_Delay+0x40>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	461a      	mov	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4413      	add	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031f2:	bf00      	nop
 80031f4:	f7ff ffde 	bl	80031b4 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	429a      	cmp	r2, r3
 8003202:	d8f7      	bhi.n	80031f4 <HAL_Delay+0x28>
  {
  }
}
 8003204:	bf00      	nop
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	200001b4 	.word	0x200001b4

08003210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <__NVIC_SetPriorityGrouping+0x44>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800322c:	4013      	ands	r3, r2
 800322e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800323c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003242:	4a04      	ldr	r2, [pc, #16]	; (8003254 <__NVIC_SetPriorityGrouping+0x44>)
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	60d3      	str	r3, [r2, #12]
}
 8003248:	bf00      	nop
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800325c:	4b04      	ldr	r3, [pc, #16]	; (8003270 <__NVIC_GetPriorityGrouping+0x18>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	0a1b      	lsrs	r3, r3, #8
 8003262:	f003 0307 	and.w	r3, r3, #7
}
 8003266:	4618      	mov	r0, r3
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	e000ed00 	.word	0xe000ed00

08003274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003282:	2b00      	cmp	r3, #0
 8003284:	db0b      	blt.n	800329e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	f003 021f 	and.w	r2, r3, #31
 800328c:	4907      	ldr	r1, [pc, #28]	; (80032ac <__NVIC_EnableIRQ+0x38>)
 800328e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	2001      	movs	r0, #1
 8003296:	fa00 f202 	lsl.w	r2, r0, r2
 800329a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	e000e100 	.word	0xe000e100

080032b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	6039      	str	r1, [r7, #0]
 80032ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	db0a      	blt.n	80032da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	490c      	ldr	r1, [pc, #48]	; (80032fc <__NVIC_SetPriority+0x4c>)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	440b      	add	r3, r1
 80032d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d8:	e00a      	b.n	80032f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	4908      	ldr	r1, [pc, #32]	; (8003300 <__NVIC_SetPriority+0x50>)
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	3b04      	subs	r3, #4
 80032e8:	0112      	lsls	r2, r2, #4
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	440b      	add	r3, r1
 80032ee:	761a      	strb	r2, [r3, #24]
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	e000e100 	.word	0xe000e100
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003304:	b480      	push	{r7}
 8003306:	b089      	sub	sp, #36	; 0x24
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f003 0307 	and.w	r3, r3, #7
 8003316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f1c3 0307 	rsb	r3, r3, #7
 800331e:	2b04      	cmp	r3, #4
 8003320:	bf28      	it	cs
 8003322:	2304      	movcs	r3, #4
 8003324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3304      	adds	r3, #4
 800332a:	2b06      	cmp	r3, #6
 800332c:	d902      	bls.n	8003334 <NVIC_EncodePriority+0x30>
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3b03      	subs	r3, #3
 8003332:	e000      	b.n	8003336 <NVIC_EncodePriority+0x32>
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003338:	f04f 32ff 	mov.w	r2, #4294967295
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43da      	mvns	r2, r3
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	401a      	ands	r2, r3
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800334c:	f04f 31ff 	mov.w	r1, #4294967295
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	fa01 f303 	lsl.w	r3, r1, r3
 8003356:	43d9      	mvns	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800335c:	4313      	orrs	r3, r2
         );
}
 800335e:	4618      	mov	r0, r3
 8003360:	3724      	adds	r7, #36	; 0x24
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
	...

0800336c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003370:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003374:	4b05      	ldr	r3, [pc, #20]	; (800338c <__NVIC_SystemReset+0x20>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800337c:	4903      	ldr	r1, [pc, #12]	; (800338c <__NVIC_SystemReset+0x20>)
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <__NVIC_SystemReset+0x24>)
 8003380:	4313      	orrs	r3, r2
 8003382:	60cb      	str	r3, [r1, #12]
 8003384:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <__NVIC_SystemReset+0x1c>
 800338c:	e000ed00 	.word	0xe000ed00
 8003390:	05fa0004 	.word	0x05fa0004

08003394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3b01      	subs	r3, #1
 80033a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033a4:	d301      	bcc.n	80033aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033a6:	2301      	movs	r3, #1
 80033a8:	e00f      	b.n	80033ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033aa:	4a0a      	ldr	r2, [pc, #40]	; (80033d4 <SysTick_Config+0x40>)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	3b01      	subs	r3, #1
 80033b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033b2:	210f      	movs	r1, #15
 80033b4:	f04f 30ff 	mov.w	r0, #4294967295
 80033b8:	f7ff ff7a 	bl	80032b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033bc:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <SysTick_Config+0x40>)
 80033be:	2200      	movs	r2, #0
 80033c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033c2:	4b04      	ldr	r3, [pc, #16]	; (80033d4 <SysTick_Config+0x40>)
 80033c4:	2207      	movs	r2, #7
 80033c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	e000e010 	.word	0xe000e010

080033d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f7ff ff15 	bl	8003210 <__NVIC_SetPriorityGrouping>
}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b086      	sub	sp, #24
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	4603      	mov	r3, r0
 80033f6:	60b9      	str	r1, [r7, #8]
 80033f8:	607a      	str	r2, [r7, #4]
 80033fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003400:	f7ff ff2a 	bl	8003258 <__NVIC_GetPriorityGrouping>
 8003404:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	68b9      	ldr	r1, [r7, #8]
 800340a:	6978      	ldr	r0, [r7, #20]
 800340c:	f7ff ff7a 	bl	8003304 <NVIC_EncodePriority>
 8003410:	4602      	mov	r2, r0
 8003412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003416:	4611      	mov	r1, r2
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff ff49 	bl	80032b0 <__NVIC_SetPriority>
}
 800341e:	bf00      	nop
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b082      	sub	sp, #8
 800342a:	af00      	add	r7, sp, #0
 800342c:	4603      	mov	r3, r0
 800342e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff ff1d 	bl	8003274 <__NVIC_EnableIRQ>
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003446:	f7ff ff91 	bl	800336c <__NVIC_SystemReset>

0800344a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7ff ff9e 	bl	8003394 <SysTick_Config>
 8003458:	4603      	mov	r3, r0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003470:	f7ff fea0 	bl	80031b4 <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e099      	b.n	80035b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0201 	bic.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a0:	e00f      	b.n	80034c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034a2:	f7ff fe87 	bl	80031b4 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b05      	cmp	r3, #5
 80034ae:	d908      	bls.n	80034c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2220      	movs	r2, #32
 80034b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2203      	movs	r2, #3
 80034ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e078      	b.n	80035b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1e8      	bne.n	80034a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	4b38      	ldr	r3, [pc, #224]	; (80035bc <HAL_DMA_Init+0x158>)
 80034dc:	4013      	ands	r3, r2
 80034de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003506:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	4313      	orrs	r3, r2
 8003512:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003518:	2b04      	cmp	r3, #4
 800351a:	d107      	bne.n	800352c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003524:	4313      	orrs	r3, r2
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	4313      	orrs	r3, r2
 800352a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	f023 0307 	bic.w	r3, r3, #7
 8003542:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	4313      	orrs	r3, r2
 800354c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	2b04      	cmp	r3, #4
 8003554:	d117      	bne.n	8003586 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4313      	orrs	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00e      	beq.n	8003586 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 fa0b 	bl	8003984 <DMA_CheckFifoParam>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2240      	movs	r2, #64	; 0x40
 8003578:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003582:	2301      	movs	r3, #1
 8003584:	e016      	b.n	80035b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	697a      	ldr	r2, [r7, #20]
 800358c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f9c2 	bl	8003918 <DMA_CalcBaseAndBitshift>
 8003594:	4603      	mov	r3, r0
 8003596:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359c:	223f      	movs	r2, #63	; 0x3f
 800359e:	409a      	lsls	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	f010803f 	.word	0xf010803f

080035c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d004      	beq.n	80035de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2280      	movs	r2, #128	; 0x80
 80035d8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e00c      	b.n	80035f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2205      	movs	r2, #5
 80035e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0201 	bic.w	r2, r2, #1
 80035f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b086      	sub	sp, #24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003610:	4b92      	ldr	r3, [pc, #584]	; (800385c <HAL_DMA_IRQHandler+0x258>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a92      	ldr	r2, [pc, #584]	; (8003860 <HAL_DMA_IRQHandler+0x25c>)
 8003616:	fba2 2303 	umull	r2, r3, r2, r3
 800361a:	0a9b      	lsrs	r3, r3, #10
 800361c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003622:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362e:	2208      	movs	r2, #8
 8003630:	409a      	lsls	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	4013      	ands	r3, r2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d01a      	beq.n	8003670 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	d013      	beq.n	8003670 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0204 	bic.w	r2, r2, #4
 8003656:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800365c:	2208      	movs	r2, #8
 800365e:	409a      	lsls	r2, r3
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003668:	f043 0201 	orr.w	r2, r3, #1
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003674:	2201      	movs	r2, #1
 8003676:	409a      	lsls	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	4013      	ands	r3, r2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d012      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00b      	beq.n	80036a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003692:	2201      	movs	r2, #1
 8003694:	409a      	lsls	r2, r3
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369e:	f043 0202 	orr.w	r2, r3, #2
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036aa:	2204      	movs	r2, #4
 80036ac:	409a      	lsls	r2, r3
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4013      	ands	r3, r2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d012      	beq.n	80036dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00b      	beq.n	80036dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c8:	2204      	movs	r2, #4
 80036ca:	409a      	lsls	r2, r3
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d4:	f043 0204 	orr.w	r2, r3, #4
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e0:	2210      	movs	r2, #16
 80036e2:	409a      	lsls	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4013      	ands	r3, r2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d043      	beq.n	8003774 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d03c      	beq.n	8003774 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fe:	2210      	movs	r2, #16
 8003700:	409a      	lsls	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d018      	beq.n	8003746 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d108      	bne.n	8003734 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	2b00      	cmp	r3, #0
 8003728:	d024      	beq.n	8003774 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	4798      	blx	r3
 8003732:	e01f      	b.n	8003774 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01b      	beq.n	8003774 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	4798      	blx	r3
 8003744:	e016      	b.n	8003774 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003750:	2b00      	cmp	r3, #0
 8003752:	d107      	bne.n	8003764 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0208 	bic.w	r2, r2, #8
 8003762:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003778:	2220      	movs	r2, #32
 800377a:	409a      	lsls	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4013      	ands	r3, r2
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 808e 	beq.w	80038a2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0310 	and.w	r3, r3, #16
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8086 	beq.w	80038a2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379a:	2220      	movs	r2, #32
 800379c:	409a      	lsls	r2, r3
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b05      	cmp	r3, #5
 80037ac:	d136      	bne.n	800381c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0216 	bic.w	r2, r2, #22
 80037bc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695a      	ldr	r2, [r3, #20]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037cc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d103      	bne.n	80037de <HAL_DMA_IRQHandler+0x1da>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d007      	beq.n	80037ee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0208 	bic.w	r2, r2, #8
 80037ec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f2:	223f      	movs	r2, #63	; 0x3f
 80037f4:	409a      	lsls	r2, r3
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800380e:	2b00      	cmp	r3, #0
 8003810:	d07d      	beq.n	800390e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	4798      	blx	r3
        }
        return;
 800381a:	e078      	b.n	800390e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d01c      	beq.n	8003864 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d108      	bne.n	800384a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383c:	2b00      	cmp	r3, #0
 800383e:	d030      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	4798      	blx	r3
 8003848:	e02b      	b.n	80038a2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800384e:	2b00      	cmp	r3, #0
 8003850:	d027      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	4798      	blx	r3
 800385a:	e022      	b.n	80038a2 <HAL_DMA_IRQHandler+0x29e>
 800385c:	200001ac 	.word	0x200001ac
 8003860:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10f      	bne.n	8003892 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0210 	bic.w	r2, r2, #16
 8003880:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d032      	beq.n	8003910 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d022      	beq.n	80038fc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2205      	movs	r2, #5
 80038ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0201 	bic.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	3301      	adds	r3, #1
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d307      	bcc.n	80038ea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f2      	bne.n	80038ce <HAL_DMA_IRQHandler+0x2ca>
 80038e8:	e000      	b.n	80038ec <HAL_DMA_IRQHandler+0x2e8>
          break;
 80038ea:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003900:	2b00      	cmp	r3, #0
 8003902:	d005      	beq.n	8003910 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	4798      	blx	r3
 800390c:	e000      	b.n	8003910 <HAL_DMA_IRQHandler+0x30c>
        return;
 800390e:	bf00      	nop
    }
  }
}
 8003910:	3718      	adds	r7, #24
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop

08003918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003918:	b480      	push	{r7}
 800391a:	b085      	sub	sp, #20
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	b2db      	uxtb	r3, r3
 8003926:	3b10      	subs	r3, #16
 8003928:	4a14      	ldr	r2, [pc, #80]	; (800397c <DMA_CalcBaseAndBitshift+0x64>)
 800392a:	fba2 2303 	umull	r2, r3, r2, r3
 800392e:	091b      	lsrs	r3, r3, #4
 8003930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003932:	4a13      	ldr	r2, [pc, #76]	; (8003980 <DMA_CalcBaseAndBitshift+0x68>)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	4413      	add	r3, r2
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	461a      	mov	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b03      	cmp	r3, #3
 8003944:	d909      	bls.n	800395a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800394e:	f023 0303 	bic.w	r3, r3, #3
 8003952:	1d1a      	adds	r2, r3, #4
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	659a      	str	r2, [r3, #88]	; 0x58
 8003958:	e007      	b.n	800396a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003962:	f023 0303 	bic.w	r3, r3, #3
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800396e:	4618      	mov	r0, r3
 8003970:	3714      	adds	r7, #20
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	aaaaaaab 	.word	0xaaaaaaab
 8003980:	08008168 	.word	0x08008168

08003984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d11f      	bne.n	80039de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d855      	bhi.n	8003a50 <DMA_CheckFifoParam+0xcc>
 80039a4:	a201      	add	r2, pc, #4	; (adr r2, 80039ac <DMA_CheckFifoParam+0x28>)
 80039a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039aa:	bf00      	nop
 80039ac:	080039bd 	.word	0x080039bd
 80039b0:	080039cf 	.word	0x080039cf
 80039b4:	080039bd 	.word	0x080039bd
 80039b8:	08003a51 	.word	0x08003a51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d045      	beq.n	8003a54 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039cc:	e042      	b.n	8003a54 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039d6:	d13f      	bne.n	8003a58 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039dc:	e03c      	b.n	8003a58 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039e6:	d121      	bne.n	8003a2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d836      	bhi.n	8003a5c <DMA_CheckFifoParam+0xd8>
 80039ee:	a201      	add	r2, pc, #4	; (adr r2, 80039f4 <DMA_CheckFifoParam+0x70>)
 80039f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f4:	08003a05 	.word	0x08003a05
 80039f8:	08003a0b 	.word	0x08003a0b
 80039fc:	08003a05 	.word	0x08003a05
 8003a00:	08003a1d 	.word	0x08003a1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
      break;
 8003a08:	e02f      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d024      	beq.n	8003a60 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a1a:	e021      	b.n	8003a60 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a24:	d11e      	bne.n	8003a64 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a2a:	e01b      	b.n	8003a64 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d902      	bls.n	8003a38 <DMA_CheckFifoParam+0xb4>
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d003      	beq.n	8003a3e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a36:	e018      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a3c:	e015      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00e      	beq.n	8003a68 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8003a4e:	e00b      	b.n	8003a68 <DMA_CheckFifoParam+0xe4>
      break;
 8003a50:	bf00      	nop
 8003a52:	e00a      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      break;
 8003a54:	bf00      	nop
 8003a56:	e008      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      break;
 8003a58:	bf00      	nop
 8003a5a:	e006      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      break;
 8003a5c:	bf00      	nop
 8003a5e:	e004      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      break;
 8003a60:	bf00      	nop
 8003a62:	e002      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      break;   
 8003a64:	bf00      	nop
 8003a66:	e000      	b.n	8003a6a <DMA_CheckFifoParam+0xe6>
      break;
 8003a68:	bf00      	nop
    }
  } 
  
  return status; 
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3714      	adds	r7, #20
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b089      	sub	sp, #36	; 0x24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a8e:	2300      	movs	r3, #0
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	e16b      	b.n	8003d6c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a94:	2201      	movs	r2, #1
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	f040 815a 	bne.w	8003d66 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_GPIO_Init+0x5a>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d007      	beq.n	8003ad2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ac6:	2b11      	cmp	r3, #17
 8003ac8:	d003      	beq.n	8003ad2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b12      	cmp	r3, #18
 8003ad0:	d130      	bne.n	8003b34 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	005b      	lsls	r3, r3, #1
 8003adc:	2203      	movs	r2, #3
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b08:	2201      	movs	r2, #1
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	43db      	mvns	r3, r3
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	4013      	ands	r3, r2
 8003b16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	f003 0201 	and.w	r2, r3, #1
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	2203      	movs	r2, #3
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d003      	beq.n	8003b74 <HAL_GPIO_Init+0xfc>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	2b12      	cmp	r3, #18
 8003b72:	d123      	bne.n	8003bbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	08da      	lsrs	r2, r3, #3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3208      	adds	r2, #8
 8003b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	220f      	movs	r2, #15
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	4013      	ands	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	08da      	lsrs	r2, r3, #3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3208      	adds	r2, #8
 8003bb6:	69b9      	ldr	r1, [r7, #24]
 8003bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	2203      	movs	r2, #3
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f003 0203 	and.w	r2, r3, #3
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80b4 	beq.w	8003d66 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]
 8003c02:	4b5f      	ldr	r3, [pc, #380]	; (8003d80 <HAL_GPIO_Init+0x308>)
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	4a5e      	ldr	r2, [pc, #376]	; (8003d80 <HAL_GPIO_Init+0x308>)
 8003c08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c0e:	4b5c      	ldr	r3, [pc, #368]	; (8003d80 <HAL_GPIO_Init+0x308>)
 8003c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c16:	60fb      	str	r3, [r7, #12]
 8003c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c1a:	4a5a      	ldr	r2, [pc, #360]	; (8003d84 <HAL_GPIO_Init+0x30c>)
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	089b      	lsrs	r3, r3, #2
 8003c20:	3302      	adds	r3, #2
 8003c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	220f      	movs	r2, #15
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43db      	mvns	r3, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a51      	ldr	r2, [pc, #324]	; (8003d88 <HAL_GPIO_Init+0x310>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d02b      	beq.n	8003c9e <HAL_GPIO_Init+0x226>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a50      	ldr	r2, [pc, #320]	; (8003d8c <HAL_GPIO_Init+0x314>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d025      	beq.n	8003c9a <HAL_GPIO_Init+0x222>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a4f      	ldr	r2, [pc, #316]	; (8003d90 <HAL_GPIO_Init+0x318>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d01f      	beq.n	8003c96 <HAL_GPIO_Init+0x21e>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a4e      	ldr	r2, [pc, #312]	; (8003d94 <HAL_GPIO_Init+0x31c>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d019      	beq.n	8003c92 <HAL_GPIO_Init+0x21a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a4d      	ldr	r2, [pc, #308]	; (8003d98 <HAL_GPIO_Init+0x320>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <HAL_GPIO_Init+0x216>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a4c      	ldr	r2, [pc, #304]	; (8003d9c <HAL_GPIO_Init+0x324>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d00d      	beq.n	8003c8a <HAL_GPIO_Init+0x212>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a4b      	ldr	r2, [pc, #300]	; (8003da0 <HAL_GPIO_Init+0x328>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d007      	beq.n	8003c86 <HAL_GPIO_Init+0x20e>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a4a      	ldr	r2, [pc, #296]	; (8003da4 <HAL_GPIO_Init+0x32c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d101      	bne.n	8003c82 <HAL_GPIO_Init+0x20a>
 8003c7e:	2307      	movs	r3, #7
 8003c80:	e00e      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c82:	2308      	movs	r3, #8
 8003c84:	e00c      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c86:	2306      	movs	r3, #6
 8003c88:	e00a      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c8a:	2305      	movs	r3, #5
 8003c8c:	e008      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c8e:	2304      	movs	r3, #4
 8003c90:	e006      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c92:	2303      	movs	r3, #3
 8003c94:	e004      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c96:	2302      	movs	r3, #2
 8003c98:	e002      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <HAL_GPIO_Init+0x228>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	69fa      	ldr	r2, [r7, #28]
 8003ca2:	f002 0203 	and.w	r2, r2, #3
 8003ca6:	0092      	lsls	r2, r2, #2
 8003ca8:	4093      	lsls	r3, r2
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cb0:	4934      	ldr	r1, [pc, #208]	; (8003d84 <HAL_GPIO_Init+0x30c>)
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	089b      	lsrs	r3, r3, #2
 8003cb6:	3302      	adds	r3, #2
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cbe:	4b3a      	ldr	r3, [pc, #232]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ce2:	4a31      	ldr	r2, [pc, #196]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ce8:	4b2f      	ldr	r3, [pc, #188]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	43db      	mvns	r3, r3
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d0c:	4a26      	ldr	r2, [pc, #152]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d12:	4b25      	ldr	r3, [pc, #148]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d003      	beq.n	8003d36 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d36:	4a1c      	ldr	r2, [pc, #112]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	43db      	mvns	r3, r3
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d60:	4a11      	ldr	r2, [pc, #68]	; (8003da8 <HAL_GPIO_Init+0x330>)
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	61fb      	str	r3, [r7, #28]
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	2b0f      	cmp	r3, #15
 8003d70:	f67f ae90 	bls.w	8003a94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d74:	bf00      	nop
 8003d76:	3724      	adds	r7, #36	; 0x24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	40023800 	.word	0x40023800
 8003d84:	40013800 	.word	0x40013800
 8003d88:	40020000 	.word	0x40020000
 8003d8c:	40020400 	.word	0x40020400
 8003d90:	40020800 	.word	0x40020800
 8003d94:	40020c00 	.word	0x40020c00
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	40021400 	.word	0x40021400
 8003da0:	40021800 	.word	0x40021800
 8003da4:	40021c00 	.word	0x40021c00
 8003da8:	40013c00 	.word	0x40013c00

08003dac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	887b      	ldrh	r3, [r7, #2]
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	e001      	b.n	8003dce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	807b      	strh	r3, [r7, #2]
 8003de8:	4613      	mov	r3, r2
 8003dea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dec:	787b      	ldrb	r3, [r7, #1]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003df2:	887a      	ldrh	r2, [r7, #2]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003df8:	e003      	b.n	8003e02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dfa:	887b      	ldrh	r3, [r7, #2]
 8003dfc:	041a      	lsls	r2, r3, #16
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	619a      	str	r2, [r3, #24]
}
 8003e02:	bf00      	nop
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
	...

08003e10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e25b      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d075      	beq.n	8003f1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e2e:	4ba3      	ldr	r3, [pc, #652]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 030c 	and.w	r3, r3, #12
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d00c      	beq.n	8003e54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e3a:	4ba0      	ldr	r3, [pc, #640]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e42:	2b08      	cmp	r3, #8
 8003e44:	d112      	bne.n	8003e6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e46:	4b9d      	ldr	r3, [pc, #628]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e52:	d10b      	bne.n	8003e6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e54:	4b99      	ldr	r3, [pc, #612]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d05b      	beq.n	8003f18 <HAL_RCC_OscConfig+0x108>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d157      	bne.n	8003f18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e236      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e74:	d106      	bne.n	8003e84 <HAL_RCC_OscConfig+0x74>
 8003e76:	4b91      	ldr	r3, [pc, #580]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a90      	ldr	r2, [pc, #576]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e01d      	b.n	8003ec0 <HAL_RCC_OscConfig+0xb0>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x98>
 8003e8e:	4b8b      	ldr	r3, [pc, #556]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a8a      	ldr	r2, [pc, #552]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	4b88      	ldr	r3, [pc, #544]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a87      	ldr	r2, [pc, #540]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	e00b      	b.n	8003ec0 <HAL_RCC_OscConfig+0xb0>
 8003ea8:	4b84      	ldr	r3, [pc, #528]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a83      	ldr	r2, [pc, #524]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003eae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eb2:	6013      	str	r3, [r2, #0]
 8003eb4:	4b81      	ldr	r3, [pc, #516]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a80      	ldr	r2, [pc, #512]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003eba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d013      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7ff f974 	bl	80031b4 <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ed0:	f7ff f970 	bl	80031b4 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b64      	cmp	r3, #100	; 0x64
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e1fb      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ee2:	4b76      	ldr	r3, [pc, #472]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0f0      	beq.n	8003ed0 <HAL_RCC_OscConfig+0xc0>
 8003eee:	e014      	b.n	8003f1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7ff f960 	bl	80031b4 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ef8:	f7ff f95c 	bl	80031b4 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b64      	cmp	r3, #100	; 0x64
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e1e7      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f0a:	4b6c      	ldr	r3, [pc, #432]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0xe8>
 8003f16:	e000      	b.n	8003f1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d063      	beq.n	8003fee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f26:	4b65      	ldr	r3, [pc, #404]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 030c 	and.w	r3, r3, #12
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f32:	4b62      	ldr	r3, [pc, #392]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f3a:	2b08      	cmp	r3, #8
 8003f3c:	d11c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f3e:	4b5f      	ldr	r3, [pc, #380]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d116      	bne.n	8003f78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f4a:	4b5c      	ldr	r3, [pc, #368]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d005      	beq.n	8003f62 <HAL_RCC_OscConfig+0x152>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d001      	beq.n	8003f62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e1bb      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f62:	4b56      	ldr	r3, [pc, #344]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	4952      	ldr	r1, [pc, #328]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f76:	e03a      	b.n	8003fee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d020      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f80:	4b4f      	ldr	r3, [pc, #316]	; (80040c0 <HAL_RCC_OscConfig+0x2b0>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f86:	f7ff f915 	bl	80031b4 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f8e:	f7ff f911 	bl	80031b4 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e19c      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa0:	4b46      	ldr	r3, [pc, #280]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fac:	4b43      	ldr	r3, [pc, #268]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4940      	ldr	r1, [pc, #256]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	600b      	str	r3, [r1, #0]
 8003fc0:	e015      	b.n	8003fee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fc2:	4b3f      	ldr	r3, [pc, #252]	; (80040c0 <HAL_RCC_OscConfig+0x2b0>)
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7ff f8f4 	bl	80031b4 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fd0:	f7ff f8f0 	bl	80031b4 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e17b      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe2:	4b36      	ldr	r3, [pc, #216]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d030      	beq.n	800405c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d016      	beq.n	8004030 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004002:	4b30      	ldr	r3, [pc, #192]	; (80040c4 <HAL_RCC_OscConfig+0x2b4>)
 8004004:	2201      	movs	r2, #1
 8004006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004008:	f7ff f8d4 	bl	80031b4 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004010:	f7ff f8d0 	bl	80031b4 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e15b      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004022:	4b26      	ldr	r3, [pc, #152]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8004024:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f0      	beq.n	8004010 <HAL_RCC_OscConfig+0x200>
 800402e:	e015      	b.n	800405c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004030:	4b24      	ldr	r3, [pc, #144]	; (80040c4 <HAL_RCC_OscConfig+0x2b4>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004036:	f7ff f8bd 	bl	80031b4 <HAL_GetTick>
 800403a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800403c:	e008      	b.n	8004050 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800403e:	f7ff f8b9 	bl	80031b4 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d901      	bls.n	8004050 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e144      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004050:	4b1a      	ldr	r3, [pc, #104]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8004052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1f0      	bne.n	800403e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 80a0 	beq.w	80041aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800406a:	2300      	movs	r3, #0
 800406c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800406e:	4b13      	ldr	r3, [pc, #76]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10f      	bne.n	800409a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800407a:	2300      	movs	r3, #0
 800407c:	60bb      	str	r3, [r7, #8]
 800407e:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	4a0e      	ldr	r2, [pc, #56]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 8004084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004088:	6413      	str	r3, [r2, #64]	; 0x40
 800408a:	4b0c      	ldr	r3, [pc, #48]	; (80040bc <HAL_RCC_OscConfig+0x2ac>)
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004092:	60bb      	str	r3, [r7, #8]
 8004094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004096:	2301      	movs	r3, #1
 8004098:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409a:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <HAL_RCC_OscConfig+0x2b8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d121      	bne.n	80040ea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040a6:	4b08      	ldr	r3, [pc, #32]	; (80040c8 <HAL_RCC_OscConfig+0x2b8>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a07      	ldr	r2, [pc, #28]	; (80040c8 <HAL_RCC_OscConfig+0x2b8>)
 80040ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040b2:	f7ff f87f 	bl	80031b4 <HAL_GetTick>
 80040b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	e011      	b.n	80040de <HAL_RCC_OscConfig+0x2ce>
 80040ba:	bf00      	nop
 80040bc:	40023800 	.word	0x40023800
 80040c0:	42470000 	.word	0x42470000
 80040c4:	42470e80 	.word	0x42470e80
 80040c8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040cc:	f7ff f872 	bl	80031b4 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e0fd      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040de:	4b81      	ldr	r3, [pc, #516]	; (80042e4 <HAL_RCC_OscConfig+0x4d4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d0f0      	beq.n	80040cc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d106      	bne.n	8004100 <HAL_RCC_OscConfig+0x2f0>
 80040f2:	4b7d      	ldr	r3, [pc, #500]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 80040f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f6:	4a7c      	ldr	r2, [pc, #496]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 80040f8:	f043 0301 	orr.w	r3, r3, #1
 80040fc:	6713      	str	r3, [r2, #112]	; 0x70
 80040fe:	e01c      	b.n	800413a <HAL_RCC_OscConfig+0x32a>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2b05      	cmp	r3, #5
 8004106:	d10c      	bne.n	8004122 <HAL_RCC_OscConfig+0x312>
 8004108:	4b77      	ldr	r3, [pc, #476]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 800410a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800410c:	4a76      	ldr	r2, [pc, #472]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 800410e:	f043 0304 	orr.w	r3, r3, #4
 8004112:	6713      	str	r3, [r2, #112]	; 0x70
 8004114:	4b74      	ldr	r3, [pc, #464]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004118:	4a73      	ldr	r2, [pc, #460]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 800411a:	f043 0301 	orr.w	r3, r3, #1
 800411e:	6713      	str	r3, [r2, #112]	; 0x70
 8004120:	e00b      	b.n	800413a <HAL_RCC_OscConfig+0x32a>
 8004122:	4b71      	ldr	r3, [pc, #452]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004126:	4a70      	ldr	r2, [pc, #448]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	6713      	str	r3, [r2, #112]	; 0x70
 800412e:	4b6e      	ldr	r3, [pc, #440]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004132:	4a6d      	ldr	r2, [pc, #436]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004134:	f023 0304 	bic.w	r3, r3, #4
 8004138:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d015      	beq.n	800416e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004142:	f7ff f837 	bl	80031b4 <HAL_GetTick>
 8004146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004148:	e00a      	b.n	8004160 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800414a:	f7ff f833 	bl	80031b4 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	f241 3288 	movw	r2, #5000	; 0x1388
 8004158:	4293      	cmp	r3, r2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e0bc      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004160:	4b61      	ldr	r3, [pc, #388]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d0ee      	beq.n	800414a <HAL_RCC_OscConfig+0x33a>
 800416c:	e014      	b.n	8004198 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416e:	f7ff f821 	bl	80031b4 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004174:	e00a      	b.n	800418c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004176:	f7ff f81d 	bl	80031b4 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	f241 3288 	movw	r2, #5000	; 0x1388
 8004184:	4293      	cmp	r3, r2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e0a6      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800418c:	4b56      	ldr	r3, [pc, #344]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 800418e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1ee      	bne.n	8004176 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004198:	7dfb      	ldrb	r3, [r7, #23]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d105      	bne.n	80041aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800419e:	4b52      	ldr	r3, [pc, #328]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	4a51      	ldr	r2, [pc, #324]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 80041a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 8092 	beq.w	80042d8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041b4:	4b4c      	ldr	r3, [pc, #304]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d05c      	beq.n	800427a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d141      	bne.n	800424c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c8:	4b48      	ldr	r3, [pc, #288]	; (80042ec <HAL_RCC_OscConfig+0x4dc>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ce:	f7fe fff1 	bl	80031b4 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041d4:	e008      	b.n	80041e8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041d6:	f7fe ffed 	bl	80031b4 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e078      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041e8:	4b3f      	ldr	r3, [pc, #252]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1f0      	bne.n	80041d6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	69da      	ldr	r2, [r3, #28]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	431a      	orrs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004202:	019b      	lsls	r3, r3, #6
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	085b      	lsrs	r3, r3, #1
 800420c:	3b01      	subs	r3, #1
 800420e:	041b      	lsls	r3, r3, #16
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004216:	061b      	lsls	r3, r3, #24
 8004218:	4933      	ldr	r1, [pc, #204]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 800421a:	4313      	orrs	r3, r2
 800421c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800421e:	4b33      	ldr	r3, [pc, #204]	; (80042ec <HAL_RCC_OscConfig+0x4dc>)
 8004220:	2201      	movs	r2, #1
 8004222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004224:	f7fe ffc6 	bl	80031b4 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800422a:	e008      	b.n	800423e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800422c:	f7fe ffc2 	bl	80031b4 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d901      	bls.n	800423e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e04d      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800423e:	4b2a      	ldr	r3, [pc, #168]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0f0      	beq.n	800422c <HAL_RCC_OscConfig+0x41c>
 800424a:	e045      	b.n	80042d8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800424c:	4b27      	ldr	r3, [pc, #156]	; (80042ec <HAL_RCC_OscConfig+0x4dc>)
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004252:	f7fe ffaf 	bl	80031b4 <HAL_GetTick>
 8004256:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800425a:	f7fe ffab 	bl	80031b4 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e036      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800426c:	4b1e      	ldr	r3, [pc, #120]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1f0      	bne.n	800425a <HAL_RCC_OscConfig+0x44a>
 8004278:	e02e      	b.n	80042d8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e029      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004286:	4b18      	ldr	r3, [pc, #96]	; (80042e8 <HAL_RCC_OscConfig+0x4d8>)
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	429a      	cmp	r2, r3
 8004298:	d11c      	bne.n	80042d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d115      	bne.n	80042d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042ae:	4013      	ands	r3, r2
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d10d      	bne.n	80042d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d106      	bne.n	80042d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d001      	beq.n	80042d8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e000      	b.n	80042da <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	40007000 	.word	0x40007000
 80042e8:	40023800 	.word	0x40023800
 80042ec:	42470060 	.word	0x42470060

080042f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e0cc      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004304:	4b68      	ldr	r3, [pc, #416]	; (80044a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 030f 	and.w	r3, r3, #15
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d90c      	bls.n	800432c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004312:	4b65      	ldr	r3, [pc, #404]	; (80044a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	b2d2      	uxtb	r2, r2
 8004318:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800431a:	4b63      	ldr	r3, [pc, #396]	; (80044a8 <HAL_RCC_ClockConfig+0x1b8>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 030f 	and.w	r3, r3, #15
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	429a      	cmp	r2, r3
 8004326:	d001      	beq.n	800432c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e0b8      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d020      	beq.n	800437a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b00      	cmp	r3, #0
 8004342:	d005      	beq.n	8004350 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004344:	4b59      	ldr	r3, [pc, #356]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	4a58      	ldr	r2, [pc, #352]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800434e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0308 	and.w	r3, r3, #8
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800435c:	4b53      	ldr	r3, [pc, #332]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	4a52      	ldr	r2, [pc, #328]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004362:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004366:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004368:	4b50      	ldr	r3, [pc, #320]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	494d      	ldr	r1, [pc, #308]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004376:	4313      	orrs	r3, r2
 8004378:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0301 	and.w	r3, r3, #1
 8004382:	2b00      	cmp	r3, #0
 8004384:	d044      	beq.n	8004410 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d107      	bne.n	800439e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800438e:	4b47      	ldr	r3, [pc, #284]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d119      	bne.n	80043ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e07f      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d003      	beq.n	80043ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043aa:	2b03      	cmp	r3, #3
 80043ac:	d107      	bne.n	80043be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ae:	4b3f      	ldr	r3, [pc, #252]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d109      	bne.n	80043ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e06f      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043be:	4b3b      	ldr	r3, [pc, #236]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e067      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ce:	4b37      	ldr	r3, [pc, #220]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f023 0203 	bic.w	r2, r3, #3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	4934      	ldr	r1, [pc, #208]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043e0:	f7fe fee8 	bl	80031b4 <HAL_GetTick>
 80043e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e6:	e00a      	b.n	80043fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043e8:	f7fe fee4 	bl	80031b4 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e04f      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fe:	4b2b      	ldr	r3, [pc, #172]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 020c 	and.w	r2, r3, #12
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	429a      	cmp	r2, r3
 800440e:	d1eb      	bne.n	80043e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004410:	4b25      	ldr	r3, [pc, #148]	; (80044a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 030f 	and.w	r3, r3, #15
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d20c      	bcs.n	8004438 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800441e:	4b22      	ldr	r3, [pc, #136]	; (80044a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004426:	4b20      	ldr	r3, [pc, #128]	; (80044a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 030f 	and.w	r3, r3, #15
 800442e:	683a      	ldr	r2, [r7, #0]
 8004430:	429a      	cmp	r2, r3
 8004432:	d001      	beq.n	8004438 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e032      	b.n	800449e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b00      	cmp	r3, #0
 8004442:	d008      	beq.n	8004456 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004444:	4b19      	ldr	r3, [pc, #100]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	4916      	ldr	r1, [pc, #88]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004452:	4313      	orrs	r3, r2
 8004454:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0308 	and.w	r3, r3, #8
 800445e:	2b00      	cmp	r3, #0
 8004460:	d009      	beq.n	8004476 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004462:	4b12      	ldr	r3, [pc, #72]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	490e      	ldr	r1, [pc, #56]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 8004472:	4313      	orrs	r3, r2
 8004474:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004476:	f000 f821 	bl	80044bc <HAL_RCC_GetSysClockFreq>
 800447a:	4601      	mov	r1, r0
 800447c:	4b0b      	ldr	r3, [pc, #44]	; (80044ac <HAL_RCC_ClockConfig+0x1bc>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	091b      	lsrs	r3, r3, #4
 8004482:	f003 030f 	and.w	r3, r3, #15
 8004486:	4a0a      	ldr	r2, [pc, #40]	; (80044b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004488:	5cd3      	ldrb	r3, [r2, r3]
 800448a:	fa21 f303 	lsr.w	r3, r1, r3
 800448e:	4a09      	ldr	r2, [pc, #36]	; (80044b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004492:	4b09      	ldr	r3, [pc, #36]	; (80044b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f7fe fe48 	bl	800312c <HAL_InitTick>

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40023c00 	.word	0x40023c00
 80044ac:	40023800 	.word	0x40023800
 80044b0:	08008158 	.word	0x08008158
 80044b4:	200001ac 	.word	0x200001ac
 80044b8:	200001b0 	.word	0x200001b0

080044bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	607b      	str	r3, [r7, #4]
 80044c6:	2300      	movs	r3, #0
 80044c8:	60fb      	str	r3, [r7, #12]
 80044ca:	2300      	movs	r3, #0
 80044cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044d2:	4b63      	ldr	r3, [pc, #396]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 030c 	and.w	r3, r3, #12
 80044da:	2b04      	cmp	r3, #4
 80044dc:	d007      	beq.n	80044ee <HAL_RCC_GetSysClockFreq+0x32>
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d008      	beq.n	80044f4 <HAL_RCC_GetSysClockFreq+0x38>
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f040 80b4 	bne.w	8004650 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044e8:	4b5e      	ldr	r3, [pc, #376]	; (8004664 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80044ea:	60bb      	str	r3, [r7, #8]
       break;
 80044ec:	e0b3      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044ee:	4b5e      	ldr	r3, [pc, #376]	; (8004668 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80044f0:	60bb      	str	r3, [r7, #8]
      break;
 80044f2:	e0b0      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044f4:	4b5a      	ldr	r3, [pc, #360]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044fc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044fe:	4b58      	ldr	r3, [pc, #352]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d04a      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800450a:	4b55      	ldr	r3, [pc, #340]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	099b      	lsrs	r3, r3, #6
 8004510:	f04f 0400 	mov.w	r4, #0
 8004514:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004518:	f04f 0200 	mov.w	r2, #0
 800451c:	ea03 0501 	and.w	r5, r3, r1
 8004520:	ea04 0602 	and.w	r6, r4, r2
 8004524:	4629      	mov	r1, r5
 8004526:	4632      	mov	r2, r6
 8004528:	f04f 0300 	mov.w	r3, #0
 800452c:	f04f 0400 	mov.w	r4, #0
 8004530:	0154      	lsls	r4, r2, #5
 8004532:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004536:	014b      	lsls	r3, r1, #5
 8004538:	4619      	mov	r1, r3
 800453a:	4622      	mov	r2, r4
 800453c:	1b49      	subs	r1, r1, r5
 800453e:	eb62 0206 	sbc.w	r2, r2, r6
 8004542:	f04f 0300 	mov.w	r3, #0
 8004546:	f04f 0400 	mov.w	r4, #0
 800454a:	0194      	lsls	r4, r2, #6
 800454c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004550:	018b      	lsls	r3, r1, #6
 8004552:	1a5b      	subs	r3, r3, r1
 8004554:	eb64 0402 	sbc.w	r4, r4, r2
 8004558:	f04f 0100 	mov.w	r1, #0
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	00e2      	lsls	r2, r4, #3
 8004562:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004566:	00d9      	lsls	r1, r3, #3
 8004568:	460b      	mov	r3, r1
 800456a:	4614      	mov	r4, r2
 800456c:	195b      	adds	r3, r3, r5
 800456e:	eb44 0406 	adc.w	r4, r4, r6
 8004572:	f04f 0100 	mov.w	r1, #0
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	0262      	lsls	r2, r4, #9
 800457c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004580:	0259      	lsls	r1, r3, #9
 8004582:	460b      	mov	r3, r1
 8004584:	4614      	mov	r4, r2
 8004586:	4618      	mov	r0, r3
 8004588:	4621      	mov	r1, r4
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f04f 0400 	mov.w	r4, #0
 8004590:	461a      	mov	r2, r3
 8004592:	4623      	mov	r3, r4
 8004594:	f7fc fb08 	bl	8000ba8 <__aeabi_uldivmod>
 8004598:	4603      	mov	r3, r0
 800459a:	460c      	mov	r4, r1
 800459c:	60fb      	str	r3, [r7, #12]
 800459e:	e049      	b.n	8004634 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045a0:	4b2f      	ldr	r3, [pc, #188]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	099b      	lsrs	r3, r3, #6
 80045a6:	f04f 0400 	mov.w	r4, #0
 80045aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80045ae:	f04f 0200 	mov.w	r2, #0
 80045b2:	ea03 0501 	and.w	r5, r3, r1
 80045b6:	ea04 0602 	and.w	r6, r4, r2
 80045ba:	4629      	mov	r1, r5
 80045bc:	4632      	mov	r2, r6
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	f04f 0400 	mov.w	r4, #0
 80045c6:	0154      	lsls	r4, r2, #5
 80045c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80045cc:	014b      	lsls	r3, r1, #5
 80045ce:	4619      	mov	r1, r3
 80045d0:	4622      	mov	r2, r4
 80045d2:	1b49      	subs	r1, r1, r5
 80045d4:	eb62 0206 	sbc.w	r2, r2, r6
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	f04f 0400 	mov.w	r4, #0
 80045e0:	0194      	lsls	r4, r2, #6
 80045e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80045e6:	018b      	lsls	r3, r1, #6
 80045e8:	1a5b      	subs	r3, r3, r1
 80045ea:	eb64 0402 	sbc.w	r4, r4, r2
 80045ee:	f04f 0100 	mov.w	r1, #0
 80045f2:	f04f 0200 	mov.w	r2, #0
 80045f6:	00e2      	lsls	r2, r4, #3
 80045f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80045fc:	00d9      	lsls	r1, r3, #3
 80045fe:	460b      	mov	r3, r1
 8004600:	4614      	mov	r4, r2
 8004602:	195b      	adds	r3, r3, r5
 8004604:	eb44 0406 	adc.w	r4, r4, r6
 8004608:	f04f 0100 	mov.w	r1, #0
 800460c:	f04f 0200 	mov.w	r2, #0
 8004610:	02a2      	lsls	r2, r4, #10
 8004612:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004616:	0299      	lsls	r1, r3, #10
 8004618:	460b      	mov	r3, r1
 800461a:	4614      	mov	r4, r2
 800461c:	4618      	mov	r0, r3
 800461e:	4621      	mov	r1, r4
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f04f 0400 	mov.w	r4, #0
 8004626:	461a      	mov	r2, r3
 8004628:	4623      	mov	r3, r4
 800462a:	f7fc fabd 	bl	8000ba8 <__aeabi_uldivmod>
 800462e:	4603      	mov	r3, r0
 8004630:	460c      	mov	r4, r1
 8004632:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004634:	4b0a      	ldr	r3, [pc, #40]	; (8004660 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	0c1b      	lsrs	r3, r3, #16
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	3301      	adds	r3, #1
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	fbb2 f3f3 	udiv	r3, r2, r3
 800464c:	60bb      	str	r3, [r7, #8]
      break;
 800464e:	e002      	b.n	8004656 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004650:	4b04      	ldr	r3, [pc, #16]	; (8004664 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004652:	60bb      	str	r3, [r7, #8]
      break;
 8004654:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004656:	68bb      	ldr	r3, [r7, #8]
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004660:	40023800 	.word	0x40023800
 8004664:	00f42400 	.word	0x00f42400
 8004668:	007a1200 	.word	0x007a1200

0800466c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e056      	b.n	800472c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d106      	bne.n	800469e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7fe fb3d 	bl	8002d18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2202      	movs	r2, #2
 80046a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	431a      	orrs	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	69db      	ldr	r3, [r3, #28]
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	ea42 0103 	orr.w	r1, r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	0c1b      	lsrs	r3, r3, #16
 80046fc:	f003 0104 	and.w	r1, r3, #4
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	430a      	orrs	r2, r1
 800470a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	69da      	ldr	r2, [r3, #28]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800471a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	4613      	mov	r3, r2
 8004740:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004742:	2300      	movs	r3, #0
 8004744:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800474c:	2b01      	cmp	r3, #1
 800474e:	d101      	bne.n	8004754 <HAL_SPI_Transmit_IT+0x20>
 8004750:	2302      	movs	r3, #2
 8004752:	e067      	b.n	8004824 <HAL_SPI_Transmit_IT+0xf0>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <HAL_SPI_Transmit_IT+0x34>
 8004762:	88fb      	ldrh	r3, [r7, #6]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d102      	bne.n	800476e <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800476c:	e055      	b.n	800481a <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d002      	beq.n	8004780 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800477a:	2302      	movs	r3, #2
 800477c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800477e:	e04c      	b.n	800481a <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2203      	movs	r2, #3
 8004784:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	88fa      	ldrh	r2, [r7, #6]
 8004798:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	88fa      	ldrh	r2, [r7, #6]
 800479e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2200      	movs	r2, #0
 80047b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4a1b      	ldr	r2, [pc, #108]	; (8004830 <HAL_SPI_Transmit_IT+0xfc>)
 80047c4:	645a      	str	r2, [r3, #68]	; 0x44
 80047c6:	e002      	b.n	80047ce <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4a1a      	ldr	r2, [pc, #104]	; (8004834 <HAL_SPI_Transmit_IT+0x100>)
 80047cc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047d6:	d107      	bne.n	80047e8 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80047f6:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004802:	2b40      	cmp	r3, #64	; 0x40
 8004804:	d008      	beq.n	8004818 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004814:	601a      	str	r2, [r3, #0]
 8004816:	e000      	b.n	800481a <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 8004818:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004822:	7dfb      	ldrb	r3, [r7, #23]
}
 8004824:	4618      	mov	r0, r3
 8004826:	371c      	adds	r7, #28
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	08004acf 	.word	0x08004acf
 8004834:	08004a89 	.word	0x08004a89

08004838 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b088      	sub	sp, #32
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	099b      	lsrs	r3, r3, #6
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10f      	bne.n	800487c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	099b      	lsrs	r3, r3, #6
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d004      	beq.n	800487c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	4798      	blx	r3
    return;
 800487a:	e0d8      	b.n	8004a2e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	085b      	lsrs	r3, r3, #1
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <HAL_SPI_IRQHandler+0x66>
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	09db      	lsrs	r3, r3, #7
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d004      	beq.n	800489e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	4798      	blx	r3
    return;
 800489c:	e0c7      	b.n	8004a2e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	095b      	lsrs	r3, r3, #5
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10c      	bne.n	80048c4 <HAL_SPI_IRQHandler+0x8c>
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	099b      	lsrs	r3, r3, #6
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d106      	bne.n	80048c4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	0a1b      	lsrs	r3, r3, #8
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 80b5 	beq.w	8004a2e <HAL_SPI_IRQHandler+0x1f6>
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	095b      	lsrs	r3, r3, #5
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80ae 	beq.w	8004a2e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	099b      	lsrs	r3, r3, #6
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d023      	beq.n	8004926 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b03      	cmp	r3, #3
 80048e8:	d011      	beq.n	800490e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ee:	f043 0204 	orr.w	r2, r3, #4
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048f6:	2300      	movs	r3, #0
 80048f8:	617b      	str	r3, [r7, #20]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	e00b      	b.n	8004926 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800490e:	2300      	movs	r3, #0
 8004910:	613b      	str	r3, [r7, #16]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	613b      	str	r3, [r7, #16]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	613b      	str	r3, [r7, #16]
 8004922:	693b      	ldr	r3, [r7, #16]
        return;
 8004924:	e083      	b.n	8004a2e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	095b      	lsrs	r3, r3, #5
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d014      	beq.n	800495c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800493e:	2300      	movs	r3, #0
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	0a1b      	lsrs	r3, r3, #8
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00c      	beq.n	8004982 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800496c:	f043 0208 	orr.w	r2, r3, #8
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004974:	2300      	movs	r3, #0
 8004976:	60bb      	str	r3, [r7, #8]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004986:	2b00      	cmp	r3, #0
 8004988:	d050      	beq.n	8004a2c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004998:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d104      	bne.n	80049b6 <HAL_SPI_IRQHandler+0x17e>
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d034      	beq.n	8004a20 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0203 	bic.w	r2, r2, #3
 80049c4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d011      	beq.n	80049f2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049d2:	4a18      	ldr	r2, [pc, #96]	; (8004a34 <HAL_SPI_IRQHandler+0x1fc>)
 80049d4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fe fdf0 	bl	80035c0 <HAL_DMA_Abort_IT>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d005      	beq.n	80049f2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d016      	beq.n	8004a28 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049fe:	4a0d      	ldr	r2, [pc, #52]	; (8004a34 <HAL_SPI_IRQHandler+0x1fc>)
 8004a00:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7fe fdda 	bl	80035c0 <HAL_DMA_Abort_IT>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a16:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004a1e:	e003      	b.n	8004a28 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f813 	bl	8004a4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004a26:	e000      	b.n	8004a2a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004a28:	bf00      	nop
    return;
 8004a2a:	bf00      	nop
 8004a2c:	bf00      	nop
  }
}
 8004a2e:	3720      	adds	r7, #32
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	08004a61 	.word	0x08004a61

08004a38 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f7ff ffe6 	bl	8004a4c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004a80:	bf00      	nop
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	330c      	adds	r3, #12
 8004a9a:	7812      	ldrb	r2, [r2, #0]
 8004a9c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d102      	bne.n	8004ac6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 f8d3 	bl	8004c6c <SPI_CloseTx_ISR>
  }
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b082      	sub	sp, #8
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ada:	881a      	ldrh	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae6:	1c9a      	adds	r2, r3, #2
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d102      	bne.n	8004b0a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f8b1 	bl	8004c6c <SPI_CloseTx_ISR>
  }
}
 8004b0a:	bf00      	nop
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b084      	sub	sp, #16
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	60f8      	str	r0, [r7, #12]
 8004b1a:	60b9      	str	r1, [r7, #8]
 8004b1c:	603b      	str	r3, [r7, #0]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b22:	e04c      	b.n	8004bbe <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2a:	d048      	beq.n	8004bbe <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004b2c:	f7fe fb42 	bl	80031b4 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d902      	bls.n	8004b42 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d13d      	bne.n	8004bbe <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b5a:	d111      	bne.n	8004b80 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b64:	d004      	beq.n	8004b70 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b6e:	d107      	bne.n	8004b80 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b88:	d10f      	bne.n	8004baa <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b98:	601a      	str	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ba8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e00f      	b.n	8004bde <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	bf0c      	ite	eq
 8004bce:	2301      	moveq	r3, #1
 8004bd0:	2300      	movne	r3, #0
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	79fb      	ldrb	r3, [r7, #7]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d1a3      	bne.n	8004b24 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b088      	sub	sp, #32
 8004bec:	af02      	add	r7, sp, #8
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004bf4:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <SPI_EndRxTxTransaction+0x7c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a1b      	ldr	r2, [pc, #108]	; (8004c68 <SPI_EndRxTxTransaction+0x80>)
 8004bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfe:	0d5b      	lsrs	r3, r3, #21
 8004c00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c04:	fb02 f303 	mul.w	r3, r2, r3
 8004c08:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c12:	d112      	bne.n	8004c3a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	2180      	movs	r1, #128	; 0x80
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f7ff ff77 	bl	8004b12 <SPI_WaitFlagStateUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d016      	beq.n	8004c58 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2e:	f043 0220 	orr.w	r2, r3, #32
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e00f      	b.n	8004c5a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00a      	beq.n	8004c56 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c50:	2b80      	cmp	r3, #128	; 0x80
 8004c52:	d0f2      	beq.n	8004c3a <SPI_EndRxTxTransaction+0x52>
 8004c54:	e000      	b.n	8004c58 <SPI_EndRxTxTransaction+0x70>
        break;
 8004c56:	bf00      	nop
  }

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3718      	adds	r7, #24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	200001ac 	.word	0x200001ac
 8004c68:	165e9f81 	.word	0x165e9f81

08004c6c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004c74:	4b2c      	ldr	r3, [pc, #176]	; (8004d28 <SPI_CloseTx_ISR+0xbc>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a2c      	ldr	r2, [pc, #176]	; (8004d2c <SPI_CloseTx_ISR+0xc0>)
 8004c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7e:	0a5b      	lsrs	r3, r3, #9
 8004c80:	2264      	movs	r2, #100	; 0x64
 8004c82:	fb02 f303 	mul.w	r3, r2, r3
 8004c86:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c88:	f7fe fa94 	bl	80031b4 <HAL_GetTick>
 8004c8c:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d106      	bne.n	8004ca2 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c98:	f043 0220 	orr.w	r2, r3, #32
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004ca0:	e009      	b.n	8004cb6 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f003 0302 	and.w	r3, r3, #2
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0eb      	beq.n	8004c8e <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004cc4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	2164      	movs	r1, #100	; 0x64
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7ff ff8c 	bl	8004be8 <SPI_EndRxTxTransaction>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d005      	beq.n	8004ce2 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cda:	f043 0220 	orr.w	r2, r3, #32
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10a      	bne.n	8004d00 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	60fb      	str	r3, [r7, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d003      	beq.n	8004d18 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f7ff fe9b 	bl	8004a4c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8004d16:	e002      	b.n	8004d1e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f7ff fe8d 	bl	8004a38 <HAL_SPI_TxCpltCallback>
}
 8004d1e:	bf00      	nop
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	200001ac 	.word	0x200001ac
 8004d2c:	057619f1 	.word	0x057619f1

08004d30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e01d      	b.n	8004d7e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d106      	bne.n	8004d5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fe f880 	bl	8002e5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	3304      	adds	r3, #4
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4610      	mov	r0, r2
 8004d70:	f000 fbd2 	bl	8005518 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b085      	sub	sp, #20
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f042 0201 	orr.w	r2, r2, #1
 8004d9c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2b06      	cmp	r3, #6
 8004dae:	d007      	beq.n	8004dc0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b083      	sub	sp, #12
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68da      	ldr	r2, [r3, #12]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f022 0201 	bic.w	r2, r2, #1
 8004de4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6a1a      	ldr	r2, [r3, #32]
 8004dec:	f241 1311 	movw	r3, #4369	; 0x1111
 8004df0:	4013      	ands	r3, r2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10f      	bne.n	8004e16 <HAL_TIM_Base_Stop_IT+0x48>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6a1a      	ldr	r2, [r3, #32]
 8004dfc:	f240 4344 	movw	r3, #1092	; 0x444
 8004e00:	4013      	ands	r3, r2
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d107      	bne.n	8004e16 <HAL_TIM_Base_Stop_IT+0x48>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 0201 	bic.w	r2, r2, #1
 8004e14:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d101      	bne.n	8004e36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e01d      	b.n	8004e72 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d106      	bne.n	8004e50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f815 	bl	8004e7a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3304      	adds	r3, #4
 8004e60:	4619      	mov	r1, r3
 8004e62:	4610      	mov	r0, r2
 8004e64:	f000 fb58 	bl	8005518 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b083      	sub	sp, #12
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
	...

08004e90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	6839      	ldr	r1, [r7, #0]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 fe22 	bl	8005aec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a15      	ldr	r2, [pc, #84]	; (8004f04 <HAL_TIM_PWM_Start+0x74>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d004      	beq.n	8004ebc <HAL_TIM_PWM_Start+0x2c>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <HAL_TIM_PWM_Start+0x78>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d101      	bne.n	8004ec0 <HAL_TIM_PWM_Start+0x30>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e000      	b.n	8004ec2 <HAL_TIM_PWM_Start+0x32>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d007      	beq.n	8004ed6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ed4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f003 0307 	and.w	r3, r3, #7
 8004ee0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2b06      	cmp	r3, #6
 8004ee6:	d007      	beq.n	8004ef8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f042 0201 	orr.w	r2, r2, #1
 8004ef6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40010000 	.word	0x40010000
 8004f08:	40010400 	.word	0x40010400

08004f0c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	6839      	ldr	r1, [r7, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f000 fde4 	bl	8005aec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a22      	ldr	r2, [pc, #136]	; (8004fb4 <HAL_TIM_PWM_Stop+0xa8>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d004      	beq.n	8004f38 <HAL_TIM_PWM_Stop+0x2c>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a21      	ldr	r2, [pc, #132]	; (8004fb8 <HAL_TIM_PWM_Stop+0xac>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d101      	bne.n	8004f3c <HAL_TIM_PWM_Stop+0x30>
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e000      	b.n	8004f3e <HAL_TIM_PWM_Stop+0x32>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d017      	beq.n	8004f72 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6a1a      	ldr	r2, [r3, #32]
 8004f48:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10f      	bne.n	8004f72 <HAL_TIM_PWM_Stop+0x66>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	6a1a      	ldr	r2, [r3, #32]
 8004f58:	f240 4344 	movw	r3, #1092	; 0x444
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d107      	bne.n	8004f72 <HAL_TIM_PWM_Stop+0x66>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6a1a      	ldr	r2, [r3, #32]
 8004f78:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10f      	bne.n	8004fa2 <HAL_TIM_PWM_Stop+0x96>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6a1a      	ldr	r2, [r3, #32]
 8004f88:	f240 4344 	movw	r3, #1092	; 0x444
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d107      	bne.n	8004fa2 <HAL_TIM_PWM_Stop+0x96>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f022 0201 	bic.w	r2, r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3708      	adds	r7, #8
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	40010000 	.word	0x40010000
 8004fb8:	40010400 	.word	0x40010400

08004fbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d122      	bne.n	8005018 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d11b      	bne.n	8005018 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f06f 0202 	mvn.w	r2, #2
 8004fe8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	f003 0303 	and.w	r3, r3, #3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 fa6b 	bl	80054da <HAL_TIM_IC_CaptureCallback>
 8005004:	e005      	b.n	8005012 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 fa5d 	bl	80054c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 fa6e 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f003 0304 	and.w	r3, r3, #4
 8005022:	2b04      	cmp	r3, #4
 8005024:	d122      	bne.n	800506c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b04      	cmp	r3, #4
 8005032:	d11b      	bne.n	800506c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f06f 0204 	mvn.w	r2, #4
 800503c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2202      	movs	r2, #2
 8005042:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	699b      	ldr	r3, [r3, #24]
 800504a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 fa41 	bl	80054da <HAL_TIM_IC_CaptureCallback>
 8005058:	e005      	b.n	8005066 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 fa33 	bl	80054c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 fa44 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b08      	cmp	r3, #8
 8005078:	d122      	bne.n	80050c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	f003 0308 	and.w	r3, r3, #8
 8005084:	2b08      	cmp	r3, #8
 8005086:	d11b      	bne.n	80050c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0208 	mvn.w	r2, #8
 8005090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2204      	movs	r2, #4
 8005096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	69db      	ldr	r3, [r3, #28]
 800509e:	f003 0303 	and.w	r3, r3, #3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 fa17 	bl	80054da <HAL_TIM_IC_CaptureCallback>
 80050ac:	e005      	b.n	80050ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fa09 	bl	80054c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 fa1a 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	f003 0310 	and.w	r3, r3, #16
 80050ca:	2b10      	cmp	r3, #16
 80050cc:	d122      	bne.n	8005114 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f003 0310 	and.w	r3, r3, #16
 80050d8:	2b10      	cmp	r3, #16
 80050da:	d11b      	bne.n	8005114 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f06f 0210 	mvn.w	r2, #16
 80050e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2208      	movs	r2, #8
 80050ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	69db      	ldr	r3, [r3, #28]
 80050f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f9ed 	bl	80054da <HAL_TIM_IC_CaptureCallback>
 8005100:	e005      	b.n	800510e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f9df 	bl	80054c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f9f0 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b01      	cmp	r3, #1
 8005120:	d10e      	bne.n	8005140 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f003 0301 	and.w	r3, r3, #1
 800512c:	2b01      	cmp	r3, #1
 800512e:	d107      	bne.n	8005140 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f06f 0201 	mvn.w	r2, #1
 8005138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f7fd fade 	bl	80026fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800514a:	2b80      	cmp	r3, #128	; 0x80
 800514c:	d10e      	bne.n	800516c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005158:	2b80      	cmp	r3, #128	; 0x80
 800515a:	d107      	bne.n	800516c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 fd6c 	bl	8005c44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005176:	2b40      	cmp	r3, #64	; 0x40
 8005178:	d10e      	bne.n	8005198 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005184:	2b40      	cmp	r3, #64	; 0x40
 8005186:	d107      	bne.n	8005198 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f9b5 	bl	8005502 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	f003 0320 	and.w	r3, r3, #32
 80051a2:	2b20      	cmp	r3, #32
 80051a4:	d10e      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0320 	and.w	r3, r3, #32
 80051b0:	2b20      	cmp	r3, #32
 80051b2:	d107      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0220 	mvn.w	r2, #32
 80051bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 fd36 	bl	8005c30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051c4:	bf00      	nop
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d101      	bne.n	80051e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e0b4      	b.n	8005350 <HAL_TIM_PWM_ConfigChannel+0x184>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2202      	movs	r2, #2
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b0c      	cmp	r3, #12
 80051fa:	f200 809f 	bhi.w	800533c <HAL_TIM_PWM_ConfigChannel+0x170>
 80051fe:	a201      	add	r2, pc, #4	; (adr r2, 8005204 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005204:	08005239 	.word	0x08005239
 8005208:	0800533d 	.word	0x0800533d
 800520c:	0800533d 	.word	0x0800533d
 8005210:	0800533d 	.word	0x0800533d
 8005214:	08005279 	.word	0x08005279
 8005218:	0800533d 	.word	0x0800533d
 800521c:	0800533d 	.word	0x0800533d
 8005220:	0800533d 	.word	0x0800533d
 8005224:	080052bb 	.word	0x080052bb
 8005228:	0800533d 	.word	0x0800533d
 800522c:	0800533d 	.word	0x0800533d
 8005230:	0800533d 	.word	0x0800533d
 8005234:	080052fb 	.word	0x080052fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68b9      	ldr	r1, [r7, #8]
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fa0a 	bl	8005658 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	699a      	ldr	r2, [r3, #24]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f042 0208 	orr.w	r2, r2, #8
 8005252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699a      	ldr	r2, [r3, #24]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f022 0204 	bic.w	r2, r2, #4
 8005262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6999      	ldr	r1, [r3, #24]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	691a      	ldr	r2, [r3, #16]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	619a      	str	r2, [r3, #24]
      break;
 8005276:	e062      	b.n	800533e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68b9      	ldr	r1, [r7, #8]
 800527e:	4618      	mov	r0, r3
 8005280:	f000 fa5a 	bl	8005738 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699a      	ldr	r2, [r3, #24]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699a      	ldr	r2, [r3, #24]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6999      	ldr	r1, [r3, #24]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	021a      	lsls	r2, r3, #8
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	619a      	str	r2, [r3, #24]
      break;
 80052b8:	e041      	b.n	800533e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68b9      	ldr	r1, [r7, #8]
 80052c0:	4618      	mov	r0, r3
 80052c2:	f000 faaf 	bl	8005824 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	69da      	ldr	r2, [r3, #28]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f042 0208 	orr.w	r2, r2, #8
 80052d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	69da      	ldr	r2, [r3, #28]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0204 	bic.w	r2, r2, #4
 80052e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	69d9      	ldr	r1, [r3, #28]
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	691a      	ldr	r2, [r3, #16]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	61da      	str	r2, [r3, #28]
      break;
 80052f8:	e021      	b.n	800533e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68b9      	ldr	r1, [r7, #8]
 8005300:	4618      	mov	r0, r3
 8005302:	f000 fb03 	bl	800590c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	69da      	ldr	r2, [r3, #28]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69da      	ldr	r2, [r3, #28]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69d9      	ldr	r1, [r3, #28]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	021a      	lsls	r2, r3, #8
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	61da      	str	r2, [r3, #28]
      break;
 800533a:	e000      	b.n	800533e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800533c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005368:	2b01      	cmp	r3, #1
 800536a:	d101      	bne.n	8005370 <HAL_TIM_ConfigClockSource+0x18>
 800536c:	2302      	movs	r3, #2
 800536e:	e0a6      	b.n	80054be <HAL_TIM_ConfigClockSource+0x166>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2202      	movs	r2, #2
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800538e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005396:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b40      	cmp	r3, #64	; 0x40
 80053a6:	d067      	beq.n	8005478 <HAL_TIM_ConfigClockSource+0x120>
 80053a8:	2b40      	cmp	r3, #64	; 0x40
 80053aa:	d80b      	bhi.n	80053c4 <HAL_TIM_ConfigClockSource+0x6c>
 80053ac:	2b10      	cmp	r3, #16
 80053ae:	d073      	beq.n	8005498 <HAL_TIM_ConfigClockSource+0x140>
 80053b0:	2b10      	cmp	r3, #16
 80053b2:	d802      	bhi.n	80053ba <HAL_TIM_ConfigClockSource+0x62>
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d06f      	beq.n	8005498 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80053b8:	e078      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d06c      	beq.n	8005498 <HAL_TIM_ConfigClockSource+0x140>
 80053be:	2b30      	cmp	r3, #48	; 0x30
 80053c0:	d06a      	beq.n	8005498 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80053c2:	e073      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053c4:	2b70      	cmp	r3, #112	; 0x70
 80053c6:	d00d      	beq.n	80053e4 <HAL_TIM_ConfigClockSource+0x8c>
 80053c8:	2b70      	cmp	r3, #112	; 0x70
 80053ca:	d804      	bhi.n	80053d6 <HAL_TIM_ConfigClockSource+0x7e>
 80053cc:	2b50      	cmp	r3, #80	; 0x50
 80053ce:	d033      	beq.n	8005438 <HAL_TIM_ConfigClockSource+0xe0>
 80053d0:	2b60      	cmp	r3, #96	; 0x60
 80053d2:	d041      	beq.n	8005458 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80053d4:	e06a      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053da:	d066      	beq.n	80054aa <HAL_TIM_ConfigClockSource+0x152>
 80053dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053e0:	d017      	beq.n	8005412 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80053e2:	e063      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	6899      	ldr	r1, [r3, #8]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	685a      	ldr	r2, [r3, #4]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f000 fb5a 	bl	8005aac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005406:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	609a      	str	r2, [r3, #8]
      break;
 8005410:	e04c      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6818      	ldr	r0, [r3, #0]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	6899      	ldr	r1, [r3, #8]
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	f000 fb43 	bl	8005aac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689a      	ldr	r2, [r3, #8]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005434:	609a      	str	r2, [r3, #8]
      break;
 8005436:	e039      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6818      	ldr	r0, [r3, #0]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	6859      	ldr	r1, [r3, #4]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	461a      	mov	r2, r3
 8005446:	f000 fab7 	bl	80059b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2150      	movs	r1, #80	; 0x50
 8005450:	4618      	mov	r0, r3
 8005452:	f000 fb10 	bl	8005a76 <TIM_ITRx_SetConfig>
      break;
 8005456:	e029      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6818      	ldr	r0, [r3, #0]
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	6859      	ldr	r1, [r3, #4]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	461a      	mov	r2, r3
 8005466:	f000 fad6 	bl	8005a16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2160      	movs	r1, #96	; 0x60
 8005470:	4618      	mov	r0, r3
 8005472:	f000 fb00 	bl	8005a76 <TIM_ITRx_SetConfig>
      break;
 8005476:	e019      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6818      	ldr	r0, [r3, #0]
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	6859      	ldr	r1, [r3, #4]
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	461a      	mov	r2, r3
 8005486:	f000 fa97 	bl	80059b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2140      	movs	r1, #64	; 0x40
 8005490:	4618      	mov	r0, r3
 8005492:	f000 faf0 	bl	8005a76 <TIM_ITRx_SetConfig>
      break;
 8005496:	e009      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4619      	mov	r1, r3
 80054a2:	4610      	mov	r0, r2
 80054a4:	f000 fae7 	bl	8005a76 <TIM_ITRx_SetConfig>
      break;
 80054a8:	e000      	b.n	80054ac <HAL_TIM_ConfigClockSource+0x154>
      break;
 80054aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054ce:	bf00      	nop
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b083      	sub	sp, #12
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054f6:	bf00      	nop
 80054f8:	370c      	adds	r7, #12
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005502:	b480      	push	{r7}
 8005504:	b083      	sub	sp, #12
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800550a:	bf00      	nop
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
	...

08005518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a40      	ldr	r2, [pc, #256]	; (800562c <TIM_Base_SetConfig+0x114>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d013      	beq.n	8005558 <TIM_Base_SetConfig+0x40>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005536:	d00f      	beq.n	8005558 <TIM_Base_SetConfig+0x40>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a3d      	ldr	r2, [pc, #244]	; (8005630 <TIM_Base_SetConfig+0x118>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d00b      	beq.n	8005558 <TIM_Base_SetConfig+0x40>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a3c      	ldr	r2, [pc, #240]	; (8005634 <TIM_Base_SetConfig+0x11c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d007      	beq.n	8005558 <TIM_Base_SetConfig+0x40>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a3b      	ldr	r2, [pc, #236]	; (8005638 <TIM_Base_SetConfig+0x120>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d003      	beq.n	8005558 <TIM_Base_SetConfig+0x40>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a3a      	ldr	r2, [pc, #232]	; (800563c <TIM_Base_SetConfig+0x124>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d108      	bne.n	800556a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	68fa      	ldr	r2, [r7, #12]
 8005566:	4313      	orrs	r3, r2
 8005568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a2f      	ldr	r2, [pc, #188]	; (800562c <TIM_Base_SetConfig+0x114>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d02b      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005578:	d027      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a2c      	ldr	r2, [pc, #176]	; (8005630 <TIM_Base_SetConfig+0x118>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d023      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a2b      	ldr	r2, [pc, #172]	; (8005634 <TIM_Base_SetConfig+0x11c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01f      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a2a      	ldr	r2, [pc, #168]	; (8005638 <TIM_Base_SetConfig+0x120>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d01b      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a29      	ldr	r2, [pc, #164]	; (800563c <TIM_Base_SetConfig+0x124>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d017      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a28      	ldr	r2, [pc, #160]	; (8005640 <TIM_Base_SetConfig+0x128>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d013      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a27      	ldr	r2, [pc, #156]	; (8005644 <TIM_Base_SetConfig+0x12c>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00f      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a26      	ldr	r2, [pc, #152]	; (8005648 <TIM_Base_SetConfig+0x130>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d00b      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a25      	ldr	r2, [pc, #148]	; (800564c <TIM_Base_SetConfig+0x134>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d007      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a24      	ldr	r2, [pc, #144]	; (8005650 <TIM_Base_SetConfig+0x138>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d003      	beq.n	80055ca <TIM_Base_SetConfig+0xb2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a23      	ldr	r2, [pc, #140]	; (8005654 <TIM_Base_SetConfig+0x13c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d108      	bne.n	80055dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4313      	orrs	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	689a      	ldr	r2, [r3, #8]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a0a      	ldr	r2, [pc, #40]	; (800562c <TIM_Base_SetConfig+0x114>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d003      	beq.n	8005610 <TIM_Base_SetConfig+0xf8>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a0c      	ldr	r2, [pc, #48]	; (800563c <TIM_Base_SetConfig+0x124>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d103      	bne.n	8005618 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	691a      	ldr	r2, [r3, #16]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	615a      	str	r2, [r3, #20]
}
 800561e:	bf00      	nop
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40010000 	.word	0x40010000
 8005630:	40000400 	.word	0x40000400
 8005634:	40000800 	.word	0x40000800
 8005638:	40000c00 	.word	0x40000c00
 800563c:	40010400 	.word	0x40010400
 8005640:	40014000 	.word	0x40014000
 8005644:	40014400 	.word	0x40014400
 8005648:	40014800 	.word	0x40014800
 800564c:	40001800 	.word	0x40001800
 8005650:	40001c00 	.word	0x40001c00
 8005654:	40002000 	.word	0x40002000

08005658 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005658:	b480      	push	{r7}
 800565a:	b087      	sub	sp, #28
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f023 0201 	bic.w	r2, r3, #1
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0303 	bic.w	r3, r3, #3
 800568e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f023 0302 	bic.w	r3, r3, #2
 80056a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a20      	ldr	r2, [pc, #128]	; (8005730 <TIM_OC1_SetConfig+0xd8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d003      	beq.n	80056bc <TIM_OC1_SetConfig+0x64>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a1f      	ldr	r2, [pc, #124]	; (8005734 <TIM_OC1_SetConfig+0xdc>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d10c      	bne.n	80056d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f023 0308 	bic.w	r3, r3, #8
 80056c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f023 0304 	bic.w	r3, r3, #4
 80056d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a15      	ldr	r2, [pc, #84]	; (8005730 <TIM_OC1_SetConfig+0xd8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d003      	beq.n	80056e6 <TIM_OC1_SetConfig+0x8e>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a14      	ldr	r2, [pc, #80]	; (8005734 <TIM_OC1_SetConfig+0xdc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d111      	bne.n	800570a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80056f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	4313      	orrs	r3, r2
 8005708:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	693a      	ldr	r2, [r7, #16]
 800570e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	621a      	str	r2, [r3, #32]
}
 8005724:	bf00      	nop
 8005726:	371c      	adds	r7, #28
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	40010000 	.word	0x40010000
 8005734:	40010400 	.word	0x40010400

08005738 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	f023 0210 	bic.w	r2, r3, #16
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800576e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	021b      	lsls	r3, r3, #8
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	4313      	orrs	r3, r2
 800577a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f023 0320 	bic.w	r3, r3, #32
 8005782:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	4a22      	ldr	r2, [pc, #136]	; (800581c <TIM_OC2_SetConfig+0xe4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d003      	beq.n	80057a0 <TIM_OC2_SetConfig+0x68>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a21      	ldr	r2, [pc, #132]	; (8005820 <TIM_OC2_SetConfig+0xe8>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d10d      	bne.n	80057bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a17      	ldr	r2, [pc, #92]	; (800581c <TIM_OC2_SetConfig+0xe4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d003      	beq.n	80057cc <TIM_OC2_SetConfig+0x94>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a16      	ldr	r2, [pc, #88]	; (8005820 <TIM_OC2_SetConfig+0xe8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d113      	bne.n	80057f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685a      	ldr	r2, [r3, #4]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	697a      	ldr	r2, [r7, #20]
 800580c:	621a      	str	r2, [r3, #32]
}
 800580e:	bf00      	nop
 8005810:	371c      	adds	r7, #28
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	40010000 	.word	0x40010000
 8005820:	40010400 	.word	0x40010400

08005824 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005824:	b480      	push	{r7}
 8005826:	b087      	sub	sp, #28
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0303 	bic.w	r3, r3, #3
 800585a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4313      	orrs	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800586c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	021b      	lsls	r3, r3, #8
 8005874:	697a      	ldr	r2, [r7, #20]
 8005876:	4313      	orrs	r3, r2
 8005878:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a21      	ldr	r2, [pc, #132]	; (8005904 <TIM_OC3_SetConfig+0xe0>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d003      	beq.n	800588a <TIM_OC3_SetConfig+0x66>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a20      	ldr	r2, [pc, #128]	; (8005908 <TIM_OC3_SetConfig+0xe4>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d10d      	bne.n	80058a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005890:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	021b      	lsls	r3, r3, #8
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	4313      	orrs	r3, r2
 800589c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a16      	ldr	r2, [pc, #88]	; (8005904 <TIM_OC3_SetConfig+0xe0>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d003      	beq.n	80058b6 <TIM_OC3_SetConfig+0x92>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a15      	ldr	r2, [pc, #84]	; (8005908 <TIM_OC3_SetConfig+0xe4>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d113      	bne.n	80058de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	011b      	lsls	r3, r3, #4
 80058d8:	693a      	ldr	r2, [r7, #16]
 80058da:	4313      	orrs	r3, r2
 80058dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	697a      	ldr	r2, [r7, #20]
 80058f6:	621a      	str	r2, [r3, #32]
}
 80058f8:	bf00      	nop
 80058fa:	371c      	adds	r7, #28
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr
 8005904:	40010000 	.word	0x40010000
 8005908:	40010400 	.word	0x40010400

0800590c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	69db      	ldr	r3, [r3, #28]
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800593a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005942:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	021b      	lsls	r3, r3, #8
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	4313      	orrs	r3, r2
 800594e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	031b      	lsls	r3, r3, #12
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a12      	ldr	r2, [pc, #72]	; (80059b0 <TIM_OC4_SetConfig+0xa4>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d003      	beq.n	8005974 <TIM_OC4_SetConfig+0x68>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a11      	ldr	r2, [pc, #68]	; (80059b4 <TIM_OC4_SetConfig+0xa8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d109      	bne.n	8005988 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800597a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	019b      	lsls	r3, r3, #6
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	4313      	orrs	r3, r2
 8005986:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	697a      	ldr	r2, [r7, #20]
 800598c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	621a      	str	r2, [r3, #32]
}
 80059a2:	bf00      	nop
 80059a4:	371c      	adds	r7, #28
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40010000 	.word	0x40010000
 80059b4:	40010400 	.word	0x40010400

080059b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	f023 0201 	bic.w	r2, r3, #1
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	693a      	ldr	r2, [r7, #16]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	f023 030a 	bic.w	r3, r3, #10
 80059f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	697a      	ldr	r2, [r7, #20]
 8005a08:	621a      	str	r2, [r3, #32]
}
 8005a0a:	bf00      	nop
 8005a0c:	371c      	adds	r7, #28
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr

08005a16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b087      	sub	sp, #28
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	60f8      	str	r0, [r7, #12]
 8005a1e:	60b9      	str	r1, [r7, #8]
 8005a20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	f023 0210 	bic.w	r2, r3, #16
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	031b      	lsls	r3, r3, #12
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	011b      	lsls	r3, r3, #4
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	621a      	str	r2, [r3, #32]
}
 8005a6a:	bf00      	nop
 8005a6c:	371c      	adds	r7, #28
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b085      	sub	sp, #20
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
 8005a7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a8e:	683a      	ldr	r2, [r7, #0]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	f043 0307 	orr.w	r3, r3, #7
 8005a98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	609a      	str	r2, [r3, #8]
}
 8005aa0:	bf00      	nop
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
 8005ab8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ac6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	021a      	lsls	r2, r3, #8
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	609a      	str	r2, [r3, #8]
}
 8005ae0:	bf00      	nop
 8005ae2:	371c      	adds	r7, #28
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f003 031f 	and.w	r3, r3, #31
 8005afe:	2201      	movs	r2, #1
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6a1a      	ldr	r2, [r3, #32]
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	43db      	mvns	r3, r3
 8005b0e:	401a      	ands	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6a1a      	ldr	r2, [r3, #32]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f003 031f 	and.w	r3, r3, #31
 8005b1e:	6879      	ldr	r1, [r7, #4]
 8005b20:	fa01 f303 	lsl.w	r3, r1, r3
 8005b24:	431a      	orrs	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	621a      	str	r2, [r3, #32]
}
 8005b2a:	bf00      	nop
 8005b2c:	371c      	adds	r7, #28
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
	...

08005b38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d101      	bne.n	8005b50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	e05a      	b.n	8005c06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a21      	ldr	r2, [pc, #132]	; (8005c14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d022      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b9c:	d01d      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a1d      	ldr	r2, [pc, #116]	; (8005c18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d018      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a1b      	ldr	r2, [pc, #108]	; (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d013      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a1a      	ldr	r2, [pc, #104]	; (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d00e      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a18      	ldr	r2, [pc, #96]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d009      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a17      	ldr	r2, [pc, #92]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d004      	beq.n	8005bda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a15      	ldr	r2, [pc, #84]	; (8005c2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d10c      	bne.n	8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005be0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3714      	adds	r7, #20
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40010000 	.word	0x40010000
 8005c18:	40000400 	.word	0x40000400
 8005c1c:	40000800 	.word	0x40000800
 8005c20:	40000c00 	.word	0x40000c00
 8005c24:	40010400 	.word	0x40010400
 8005c28:	40014000 	.word	0x40014000
 8005c2c:	40001800 	.word	0x40001800

08005c30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <__errno>:
 8005c58:	4b01      	ldr	r3, [pc, #4]	; (8005c60 <__errno+0x8>)
 8005c5a:	6818      	ldr	r0, [r3, #0]
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	200001b8 	.word	0x200001b8

08005c64 <__libc_init_array>:
 8005c64:	b570      	push	{r4, r5, r6, lr}
 8005c66:	4e0d      	ldr	r6, [pc, #52]	; (8005c9c <__libc_init_array+0x38>)
 8005c68:	4c0d      	ldr	r4, [pc, #52]	; (8005ca0 <__libc_init_array+0x3c>)
 8005c6a:	1ba4      	subs	r4, r4, r6
 8005c6c:	10a4      	asrs	r4, r4, #2
 8005c6e:	2500      	movs	r5, #0
 8005c70:	42a5      	cmp	r5, r4
 8005c72:	d109      	bne.n	8005c88 <__libc_init_array+0x24>
 8005c74:	4e0b      	ldr	r6, [pc, #44]	; (8005ca4 <__libc_init_array+0x40>)
 8005c76:	4c0c      	ldr	r4, [pc, #48]	; (8005ca8 <__libc_init_array+0x44>)
 8005c78:	f002 f85e 	bl	8007d38 <_init>
 8005c7c:	1ba4      	subs	r4, r4, r6
 8005c7e:	10a4      	asrs	r4, r4, #2
 8005c80:	2500      	movs	r5, #0
 8005c82:	42a5      	cmp	r5, r4
 8005c84:	d105      	bne.n	8005c92 <__libc_init_array+0x2e>
 8005c86:	bd70      	pop	{r4, r5, r6, pc}
 8005c88:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c8c:	4798      	blx	r3
 8005c8e:	3501      	adds	r5, #1
 8005c90:	e7ee      	b.n	8005c70 <__libc_init_array+0xc>
 8005c92:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c96:	4798      	blx	r3
 8005c98:	3501      	adds	r5, #1
 8005c9a:	e7f2      	b.n	8005c82 <__libc_init_array+0x1e>
 8005c9c:	080083d8 	.word	0x080083d8
 8005ca0:	080083d8 	.word	0x080083d8
 8005ca4:	080083d8 	.word	0x080083d8
 8005ca8:	080083dc 	.word	0x080083dc

08005cac <memset>:
 8005cac:	4402      	add	r2, r0
 8005cae:	4603      	mov	r3, r0
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d100      	bne.n	8005cb6 <memset+0xa>
 8005cb4:	4770      	bx	lr
 8005cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8005cba:	e7f9      	b.n	8005cb0 <memset+0x4>

08005cbc <__cvt>:
 8005cbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc0:	ec55 4b10 	vmov	r4, r5, d0
 8005cc4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005cc6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005cca:	2d00      	cmp	r5, #0
 8005ccc:	460e      	mov	r6, r1
 8005cce:	4691      	mov	r9, r2
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	bfb8      	it	lt
 8005cd4:	4622      	movlt	r2, r4
 8005cd6:	462b      	mov	r3, r5
 8005cd8:	f027 0720 	bic.w	r7, r7, #32
 8005cdc:	bfbb      	ittet	lt
 8005cde:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005ce2:	461d      	movlt	r5, r3
 8005ce4:	2300      	movge	r3, #0
 8005ce6:	232d      	movlt	r3, #45	; 0x2d
 8005ce8:	bfb8      	it	lt
 8005cea:	4614      	movlt	r4, r2
 8005cec:	2f46      	cmp	r7, #70	; 0x46
 8005cee:	700b      	strb	r3, [r1, #0]
 8005cf0:	d004      	beq.n	8005cfc <__cvt+0x40>
 8005cf2:	2f45      	cmp	r7, #69	; 0x45
 8005cf4:	d100      	bne.n	8005cf8 <__cvt+0x3c>
 8005cf6:	3601      	adds	r6, #1
 8005cf8:	2102      	movs	r1, #2
 8005cfa:	e000      	b.n	8005cfe <__cvt+0x42>
 8005cfc:	2103      	movs	r1, #3
 8005cfe:	ab03      	add	r3, sp, #12
 8005d00:	9301      	str	r3, [sp, #4]
 8005d02:	ab02      	add	r3, sp, #8
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	4632      	mov	r2, r6
 8005d08:	4653      	mov	r3, sl
 8005d0a:	ec45 4b10 	vmov	d0, r4, r5
 8005d0e:	f000 fcdf 	bl	80066d0 <_dtoa_r>
 8005d12:	2f47      	cmp	r7, #71	; 0x47
 8005d14:	4680      	mov	r8, r0
 8005d16:	d102      	bne.n	8005d1e <__cvt+0x62>
 8005d18:	f019 0f01 	tst.w	r9, #1
 8005d1c:	d026      	beq.n	8005d6c <__cvt+0xb0>
 8005d1e:	2f46      	cmp	r7, #70	; 0x46
 8005d20:	eb08 0906 	add.w	r9, r8, r6
 8005d24:	d111      	bne.n	8005d4a <__cvt+0x8e>
 8005d26:	f898 3000 	ldrb.w	r3, [r8]
 8005d2a:	2b30      	cmp	r3, #48	; 0x30
 8005d2c:	d10a      	bne.n	8005d44 <__cvt+0x88>
 8005d2e:	2200      	movs	r2, #0
 8005d30:	2300      	movs	r3, #0
 8005d32:	4620      	mov	r0, r4
 8005d34:	4629      	mov	r1, r5
 8005d36:	f7fa fec7 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d3a:	b918      	cbnz	r0, 8005d44 <__cvt+0x88>
 8005d3c:	f1c6 0601 	rsb	r6, r6, #1
 8005d40:	f8ca 6000 	str.w	r6, [sl]
 8005d44:	f8da 3000 	ldr.w	r3, [sl]
 8005d48:	4499      	add	r9, r3
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	4620      	mov	r0, r4
 8005d50:	4629      	mov	r1, r5
 8005d52:	f7fa feb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d56:	b938      	cbnz	r0, 8005d68 <__cvt+0xac>
 8005d58:	2230      	movs	r2, #48	; 0x30
 8005d5a:	9b03      	ldr	r3, [sp, #12]
 8005d5c:	454b      	cmp	r3, r9
 8005d5e:	d205      	bcs.n	8005d6c <__cvt+0xb0>
 8005d60:	1c59      	adds	r1, r3, #1
 8005d62:	9103      	str	r1, [sp, #12]
 8005d64:	701a      	strb	r2, [r3, #0]
 8005d66:	e7f8      	b.n	8005d5a <__cvt+0x9e>
 8005d68:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d6c:	9b03      	ldr	r3, [sp, #12]
 8005d6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d70:	eba3 0308 	sub.w	r3, r3, r8
 8005d74:	4640      	mov	r0, r8
 8005d76:	6013      	str	r3, [r2, #0]
 8005d78:	b004      	add	sp, #16
 8005d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005d7e <__exponent>:
 8005d7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d80:	2900      	cmp	r1, #0
 8005d82:	4604      	mov	r4, r0
 8005d84:	bfba      	itte	lt
 8005d86:	4249      	neglt	r1, r1
 8005d88:	232d      	movlt	r3, #45	; 0x2d
 8005d8a:	232b      	movge	r3, #43	; 0x2b
 8005d8c:	2909      	cmp	r1, #9
 8005d8e:	f804 2b02 	strb.w	r2, [r4], #2
 8005d92:	7043      	strb	r3, [r0, #1]
 8005d94:	dd20      	ble.n	8005dd8 <__exponent+0x5a>
 8005d96:	f10d 0307 	add.w	r3, sp, #7
 8005d9a:	461f      	mov	r7, r3
 8005d9c:	260a      	movs	r6, #10
 8005d9e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005da2:	fb06 1115 	mls	r1, r6, r5, r1
 8005da6:	3130      	adds	r1, #48	; 0x30
 8005da8:	2d09      	cmp	r5, #9
 8005daa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005dae:	f103 32ff 	add.w	r2, r3, #4294967295
 8005db2:	4629      	mov	r1, r5
 8005db4:	dc09      	bgt.n	8005dca <__exponent+0x4c>
 8005db6:	3130      	adds	r1, #48	; 0x30
 8005db8:	3b02      	subs	r3, #2
 8005dba:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005dbe:	42bb      	cmp	r3, r7
 8005dc0:	4622      	mov	r2, r4
 8005dc2:	d304      	bcc.n	8005dce <__exponent+0x50>
 8005dc4:	1a10      	subs	r0, r2, r0
 8005dc6:	b003      	add	sp, #12
 8005dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dca:	4613      	mov	r3, r2
 8005dcc:	e7e7      	b.n	8005d9e <__exponent+0x20>
 8005dce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dd2:	f804 2b01 	strb.w	r2, [r4], #1
 8005dd6:	e7f2      	b.n	8005dbe <__exponent+0x40>
 8005dd8:	2330      	movs	r3, #48	; 0x30
 8005dda:	4419      	add	r1, r3
 8005ddc:	7083      	strb	r3, [r0, #2]
 8005dde:	1d02      	adds	r2, r0, #4
 8005de0:	70c1      	strb	r1, [r0, #3]
 8005de2:	e7ef      	b.n	8005dc4 <__exponent+0x46>

08005de4 <_printf_float>:
 8005de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de8:	b08d      	sub	sp, #52	; 0x34
 8005dea:	460c      	mov	r4, r1
 8005dec:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005df0:	4616      	mov	r6, r2
 8005df2:	461f      	mov	r7, r3
 8005df4:	4605      	mov	r5, r0
 8005df6:	f001 fa23 	bl	8007240 <_localeconv_r>
 8005dfa:	6803      	ldr	r3, [r0, #0]
 8005dfc:	9304      	str	r3, [sp, #16]
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7fa f9e6 	bl	80001d0 <strlen>
 8005e04:	2300      	movs	r3, #0
 8005e06:	930a      	str	r3, [sp, #40]	; 0x28
 8005e08:	f8d8 3000 	ldr.w	r3, [r8]
 8005e0c:	9005      	str	r0, [sp, #20]
 8005e0e:	3307      	adds	r3, #7
 8005e10:	f023 0307 	bic.w	r3, r3, #7
 8005e14:	f103 0208 	add.w	r2, r3, #8
 8005e18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e1c:	f8d4 b000 	ldr.w	fp, [r4]
 8005e20:	f8c8 2000 	str.w	r2, [r8]
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e2c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005e30:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e34:	9307      	str	r3, [sp, #28]
 8005e36:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e3e:	4ba7      	ldr	r3, [pc, #668]	; (80060dc <_printf_float+0x2f8>)
 8005e40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e44:	f7fa fe72 	bl	8000b2c <__aeabi_dcmpun>
 8005e48:	bb70      	cbnz	r0, 8005ea8 <_printf_float+0xc4>
 8005e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e4e:	4ba3      	ldr	r3, [pc, #652]	; (80060dc <_printf_float+0x2f8>)
 8005e50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e54:	f7fa fe4c 	bl	8000af0 <__aeabi_dcmple>
 8005e58:	bb30      	cbnz	r0, 8005ea8 <_printf_float+0xc4>
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	4640      	mov	r0, r8
 8005e60:	4649      	mov	r1, r9
 8005e62:	f7fa fe3b 	bl	8000adc <__aeabi_dcmplt>
 8005e66:	b110      	cbz	r0, 8005e6e <_printf_float+0x8a>
 8005e68:	232d      	movs	r3, #45	; 0x2d
 8005e6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e6e:	4a9c      	ldr	r2, [pc, #624]	; (80060e0 <_printf_float+0x2fc>)
 8005e70:	4b9c      	ldr	r3, [pc, #624]	; (80060e4 <_printf_float+0x300>)
 8005e72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005e76:	bf8c      	ite	hi
 8005e78:	4690      	movhi	r8, r2
 8005e7a:	4698      	movls	r8, r3
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	f02b 0204 	bic.w	r2, fp, #4
 8005e82:	6123      	str	r3, [r4, #16]
 8005e84:	6022      	str	r2, [r4, #0]
 8005e86:	f04f 0900 	mov.w	r9, #0
 8005e8a:	9700      	str	r7, [sp, #0]
 8005e8c:	4633      	mov	r3, r6
 8005e8e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e90:	4621      	mov	r1, r4
 8005e92:	4628      	mov	r0, r5
 8005e94:	f000 f9e6 	bl	8006264 <_printf_common>
 8005e98:	3001      	adds	r0, #1
 8005e9a:	f040 808d 	bne.w	8005fb8 <_printf_float+0x1d4>
 8005e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea2:	b00d      	add	sp, #52	; 0x34
 8005ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea8:	4642      	mov	r2, r8
 8005eaa:	464b      	mov	r3, r9
 8005eac:	4640      	mov	r0, r8
 8005eae:	4649      	mov	r1, r9
 8005eb0:	f7fa fe3c 	bl	8000b2c <__aeabi_dcmpun>
 8005eb4:	b110      	cbz	r0, 8005ebc <_printf_float+0xd8>
 8005eb6:	4a8c      	ldr	r2, [pc, #560]	; (80060e8 <_printf_float+0x304>)
 8005eb8:	4b8c      	ldr	r3, [pc, #560]	; (80060ec <_printf_float+0x308>)
 8005eba:	e7da      	b.n	8005e72 <_printf_float+0x8e>
 8005ebc:	6861      	ldr	r1, [r4, #4]
 8005ebe:	1c4b      	adds	r3, r1, #1
 8005ec0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005ec4:	a80a      	add	r0, sp, #40	; 0x28
 8005ec6:	d13e      	bne.n	8005f46 <_printf_float+0x162>
 8005ec8:	2306      	movs	r3, #6
 8005eca:	6063      	str	r3, [r4, #4]
 8005ecc:	2300      	movs	r3, #0
 8005ece:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005ed2:	ab09      	add	r3, sp, #36	; 0x24
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	ec49 8b10 	vmov	d0, r8, r9
 8005eda:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005ede:	6022      	str	r2, [r4, #0]
 8005ee0:	f8cd a004 	str.w	sl, [sp, #4]
 8005ee4:	6861      	ldr	r1, [r4, #4]
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	f7ff fee8 	bl	8005cbc <__cvt>
 8005eec:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005ef0:	2b47      	cmp	r3, #71	; 0x47
 8005ef2:	4680      	mov	r8, r0
 8005ef4:	d109      	bne.n	8005f0a <_printf_float+0x126>
 8005ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ef8:	1cd8      	adds	r0, r3, #3
 8005efa:	db02      	blt.n	8005f02 <_printf_float+0x11e>
 8005efc:	6862      	ldr	r2, [r4, #4]
 8005efe:	4293      	cmp	r3, r2
 8005f00:	dd47      	ble.n	8005f92 <_printf_float+0x1ae>
 8005f02:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f06:	fa5f fa8a 	uxtb.w	sl, sl
 8005f0a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005f0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f10:	d824      	bhi.n	8005f5c <_printf_float+0x178>
 8005f12:	3901      	subs	r1, #1
 8005f14:	4652      	mov	r2, sl
 8005f16:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f1a:	9109      	str	r1, [sp, #36]	; 0x24
 8005f1c:	f7ff ff2f 	bl	8005d7e <__exponent>
 8005f20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f22:	1813      	adds	r3, r2, r0
 8005f24:	2a01      	cmp	r2, #1
 8005f26:	4681      	mov	r9, r0
 8005f28:	6123      	str	r3, [r4, #16]
 8005f2a:	dc02      	bgt.n	8005f32 <_printf_float+0x14e>
 8005f2c:	6822      	ldr	r2, [r4, #0]
 8005f2e:	07d1      	lsls	r1, r2, #31
 8005f30:	d501      	bpl.n	8005f36 <_printf_float+0x152>
 8005f32:	3301      	adds	r3, #1
 8005f34:	6123      	str	r3, [r4, #16]
 8005f36:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d0a5      	beq.n	8005e8a <_printf_float+0xa6>
 8005f3e:	232d      	movs	r3, #45	; 0x2d
 8005f40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f44:	e7a1      	b.n	8005e8a <_printf_float+0xa6>
 8005f46:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005f4a:	f000 8177 	beq.w	800623c <_printf_float+0x458>
 8005f4e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005f52:	d1bb      	bne.n	8005ecc <_printf_float+0xe8>
 8005f54:	2900      	cmp	r1, #0
 8005f56:	d1b9      	bne.n	8005ecc <_printf_float+0xe8>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e7b6      	b.n	8005eca <_printf_float+0xe6>
 8005f5c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005f60:	d119      	bne.n	8005f96 <_printf_float+0x1b2>
 8005f62:	2900      	cmp	r1, #0
 8005f64:	6863      	ldr	r3, [r4, #4]
 8005f66:	dd0c      	ble.n	8005f82 <_printf_float+0x19e>
 8005f68:	6121      	str	r1, [r4, #16]
 8005f6a:	b913      	cbnz	r3, 8005f72 <_printf_float+0x18e>
 8005f6c:	6822      	ldr	r2, [r4, #0]
 8005f6e:	07d2      	lsls	r2, r2, #31
 8005f70:	d502      	bpl.n	8005f78 <_printf_float+0x194>
 8005f72:	3301      	adds	r3, #1
 8005f74:	440b      	add	r3, r1
 8005f76:	6123      	str	r3, [r4, #16]
 8005f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f7a:	65a3      	str	r3, [r4, #88]	; 0x58
 8005f7c:	f04f 0900 	mov.w	r9, #0
 8005f80:	e7d9      	b.n	8005f36 <_printf_float+0x152>
 8005f82:	b913      	cbnz	r3, 8005f8a <_printf_float+0x1a6>
 8005f84:	6822      	ldr	r2, [r4, #0]
 8005f86:	07d0      	lsls	r0, r2, #31
 8005f88:	d501      	bpl.n	8005f8e <_printf_float+0x1aa>
 8005f8a:	3302      	adds	r3, #2
 8005f8c:	e7f3      	b.n	8005f76 <_printf_float+0x192>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e7f1      	b.n	8005f76 <_printf_float+0x192>
 8005f92:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005f96:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	db05      	blt.n	8005faa <_printf_float+0x1c6>
 8005f9e:	6822      	ldr	r2, [r4, #0]
 8005fa0:	6123      	str	r3, [r4, #16]
 8005fa2:	07d1      	lsls	r1, r2, #31
 8005fa4:	d5e8      	bpl.n	8005f78 <_printf_float+0x194>
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	e7e5      	b.n	8005f76 <_printf_float+0x192>
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	bfd4      	ite	le
 8005fae:	f1c3 0302 	rsble	r3, r3, #2
 8005fb2:	2301      	movgt	r3, #1
 8005fb4:	4413      	add	r3, r2
 8005fb6:	e7de      	b.n	8005f76 <_printf_float+0x192>
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	055a      	lsls	r2, r3, #21
 8005fbc:	d407      	bmi.n	8005fce <_printf_float+0x1ea>
 8005fbe:	6923      	ldr	r3, [r4, #16]
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	d12b      	bne.n	8006024 <_printf_float+0x240>
 8005fcc:	e767      	b.n	8005e9e <_printf_float+0xba>
 8005fce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005fd2:	f240 80dc 	bls.w	800618e <_printf_float+0x3aa>
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fde:	f7fa fd73 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fe2:	2800      	cmp	r0, #0
 8005fe4:	d033      	beq.n	800604e <_printf_float+0x26a>
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	4a41      	ldr	r2, [pc, #260]	; (80060f0 <_printf_float+0x30c>)
 8005fea:	4631      	mov	r1, r6
 8005fec:	4628      	mov	r0, r5
 8005fee:	47b8      	blx	r7
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	f43f af54 	beq.w	8005e9e <_printf_float+0xba>
 8005ff6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	db02      	blt.n	8006004 <_printf_float+0x220>
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	07d8      	lsls	r0, r3, #31
 8006002:	d50f      	bpl.n	8006024 <_printf_float+0x240>
 8006004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006008:	4631      	mov	r1, r6
 800600a:	4628      	mov	r0, r5
 800600c:	47b8      	blx	r7
 800600e:	3001      	adds	r0, #1
 8006010:	f43f af45 	beq.w	8005e9e <_printf_float+0xba>
 8006014:	f04f 0800 	mov.w	r8, #0
 8006018:	f104 091a 	add.w	r9, r4, #26
 800601c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800601e:	3b01      	subs	r3, #1
 8006020:	4543      	cmp	r3, r8
 8006022:	dc09      	bgt.n	8006038 <_printf_float+0x254>
 8006024:	6823      	ldr	r3, [r4, #0]
 8006026:	079b      	lsls	r3, r3, #30
 8006028:	f100 8103 	bmi.w	8006232 <_printf_float+0x44e>
 800602c:	68e0      	ldr	r0, [r4, #12]
 800602e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006030:	4298      	cmp	r0, r3
 8006032:	bfb8      	it	lt
 8006034:	4618      	movlt	r0, r3
 8006036:	e734      	b.n	8005ea2 <_printf_float+0xbe>
 8006038:	2301      	movs	r3, #1
 800603a:	464a      	mov	r2, r9
 800603c:	4631      	mov	r1, r6
 800603e:	4628      	mov	r0, r5
 8006040:	47b8      	blx	r7
 8006042:	3001      	adds	r0, #1
 8006044:	f43f af2b 	beq.w	8005e9e <_printf_float+0xba>
 8006048:	f108 0801 	add.w	r8, r8, #1
 800604c:	e7e6      	b.n	800601c <_printf_float+0x238>
 800604e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006050:	2b00      	cmp	r3, #0
 8006052:	dc2b      	bgt.n	80060ac <_printf_float+0x2c8>
 8006054:	2301      	movs	r3, #1
 8006056:	4a26      	ldr	r2, [pc, #152]	; (80060f0 <_printf_float+0x30c>)
 8006058:	4631      	mov	r1, r6
 800605a:	4628      	mov	r0, r5
 800605c:	47b8      	blx	r7
 800605e:	3001      	adds	r0, #1
 8006060:	f43f af1d 	beq.w	8005e9e <_printf_float+0xba>
 8006064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006066:	b923      	cbnz	r3, 8006072 <_printf_float+0x28e>
 8006068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800606a:	b913      	cbnz	r3, 8006072 <_printf_float+0x28e>
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	07d9      	lsls	r1, r3, #31
 8006070:	d5d8      	bpl.n	8006024 <_printf_float+0x240>
 8006072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006076:	4631      	mov	r1, r6
 8006078:	4628      	mov	r0, r5
 800607a:	47b8      	blx	r7
 800607c:	3001      	adds	r0, #1
 800607e:	f43f af0e 	beq.w	8005e9e <_printf_float+0xba>
 8006082:	f04f 0900 	mov.w	r9, #0
 8006086:	f104 0a1a 	add.w	sl, r4, #26
 800608a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800608c:	425b      	negs	r3, r3
 800608e:	454b      	cmp	r3, r9
 8006090:	dc01      	bgt.n	8006096 <_printf_float+0x2b2>
 8006092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006094:	e794      	b.n	8005fc0 <_printf_float+0x1dc>
 8006096:	2301      	movs	r3, #1
 8006098:	4652      	mov	r2, sl
 800609a:	4631      	mov	r1, r6
 800609c:	4628      	mov	r0, r5
 800609e:	47b8      	blx	r7
 80060a0:	3001      	adds	r0, #1
 80060a2:	f43f aefc 	beq.w	8005e9e <_printf_float+0xba>
 80060a6:	f109 0901 	add.w	r9, r9, #1
 80060aa:	e7ee      	b.n	800608a <_printf_float+0x2a6>
 80060ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060b0:	429a      	cmp	r2, r3
 80060b2:	bfa8      	it	ge
 80060b4:	461a      	movge	r2, r3
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	4691      	mov	r9, r2
 80060ba:	dd07      	ble.n	80060cc <_printf_float+0x2e8>
 80060bc:	4613      	mov	r3, r2
 80060be:	4631      	mov	r1, r6
 80060c0:	4642      	mov	r2, r8
 80060c2:	4628      	mov	r0, r5
 80060c4:	47b8      	blx	r7
 80060c6:	3001      	adds	r0, #1
 80060c8:	f43f aee9 	beq.w	8005e9e <_printf_float+0xba>
 80060cc:	f104 031a 	add.w	r3, r4, #26
 80060d0:	f04f 0b00 	mov.w	fp, #0
 80060d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060d8:	9306      	str	r3, [sp, #24]
 80060da:	e015      	b.n	8006108 <_printf_float+0x324>
 80060dc:	7fefffff 	.word	0x7fefffff
 80060e0:	08008174 	.word	0x08008174
 80060e4:	08008170 	.word	0x08008170
 80060e8:	0800817c 	.word	0x0800817c
 80060ec:	08008178 	.word	0x08008178
 80060f0:	08008180 	.word	0x08008180
 80060f4:	2301      	movs	r3, #1
 80060f6:	9a06      	ldr	r2, [sp, #24]
 80060f8:	4631      	mov	r1, r6
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	f43f aecd 	beq.w	8005e9e <_printf_float+0xba>
 8006104:	f10b 0b01 	add.w	fp, fp, #1
 8006108:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800610c:	ebaa 0309 	sub.w	r3, sl, r9
 8006110:	455b      	cmp	r3, fp
 8006112:	dcef      	bgt.n	80060f4 <_printf_float+0x310>
 8006114:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006118:	429a      	cmp	r2, r3
 800611a:	44d0      	add	r8, sl
 800611c:	db15      	blt.n	800614a <_printf_float+0x366>
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	07da      	lsls	r2, r3, #31
 8006122:	d412      	bmi.n	800614a <_printf_float+0x366>
 8006124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006126:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006128:	eba3 020a 	sub.w	r2, r3, sl
 800612c:	eba3 0a01 	sub.w	sl, r3, r1
 8006130:	4592      	cmp	sl, r2
 8006132:	bfa8      	it	ge
 8006134:	4692      	movge	sl, r2
 8006136:	f1ba 0f00 	cmp.w	sl, #0
 800613a:	dc0e      	bgt.n	800615a <_printf_float+0x376>
 800613c:	f04f 0800 	mov.w	r8, #0
 8006140:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006144:	f104 091a 	add.w	r9, r4, #26
 8006148:	e019      	b.n	800617e <_printf_float+0x39a>
 800614a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800614e:	4631      	mov	r1, r6
 8006150:	4628      	mov	r0, r5
 8006152:	47b8      	blx	r7
 8006154:	3001      	adds	r0, #1
 8006156:	d1e5      	bne.n	8006124 <_printf_float+0x340>
 8006158:	e6a1      	b.n	8005e9e <_printf_float+0xba>
 800615a:	4653      	mov	r3, sl
 800615c:	4642      	mov	r2, r8
 800615e:	4631      	mov	r1, r6
 8006160:	4628      	mov	r0, r5
 8006162:	47b8      	blx	r7
 8006164:	3001      	adds	r0, #1
 8006166:	d1e9      	bne.n	800613c <_printf_float+0x358>
 8006168:	e699      	b.n	8005e9e <_printf_float+0xba>
 800616a:	2301      	movs	r3, #1
 800616c:	464a      	mov	r2, r9
 800616e:	4631      	mov	r1, r6
 8006170:	4628      	mov	r0, r5
 8006172:	47b8      	blx	r7
 8006174:	3001      	adds	r0, #1
 8006176:	f43f ae92 	beq.w	8005e9e <_printf_float+0xba>
 800617a:	f108 0801 	add.w	r8, r8, #1
 800617e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006182:	1a9b      	subs	r3, r3, r2
 8006184:	eba3 030a 	sub.w	r3, r3, sl
 8006188:	4543      	cmp	r3, r8
 800618a:	dcee      	bgt.n	800616a <_printf_float+0x386>
 800618c:	e74a      	b.n	8006024 <_printf_float+0x240>
 800618e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006190:	2a01      	cmp	r2, #1
 8006192:	dc01      	bgt.n	8006198 <_printf_float+0x3b4>
 8006194:	07db      	lsls	r3, r3, #31
 8006196:	d53a      	bpl.n	800620e <_printf_float+0x42a>
 8006198:	2301      	movs	r3, #1
 800619a:	4642      	mov	r2, r8
 800619c:	4631      	mov	r1, r6
 800619e:	4628      	mov	r0, r5
 80061a0:	47b8      	blx	r7
 80061a2:	3001      	adds	r0, #1
 80061a4:	f43f ae7b 	beq.w	8005e9e <_printf_float+0xba>
 80061a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f108 0801 	add.w	r8, r8, #1
 80061b8:	f43f ae71 	beq.w	8005e9e <_printf_float+0xba>
 80061bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061be:	2200      	movs	r2, #0
 80061c0:	f103 3aff 	add.w	sl, r3, #4294967295
 80061c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061c8:	2300      	movs	r3, #0
 80061ca:	f7fa fc7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ce:	b9c8      	cbnz	r0, 8006204 <_printf_float+0x420>
 80061d0:	4653      	mov	r3, sl
 80061d2:	4642      	mov	r2, r8
 80061d4:	4631      	mov	r1, r6
 80061d6:	4628      	mov	r0, r5
 80061d8:	47b8      	blx	r7
 80061da:	3001      	adds	r0, #1
 80061dc:	d10e      	bne.n	80061fc <_printf_float+0x418>
 80061de:	e65e      	b.n	8005e9e <_printf_float+0xba>
 80061e0:	2301      	movs	r3, #1
 80061e2:	4652      	mov	r2, sl
 80061e4:	4631      	mov	r1, r6
 80061e6:	4628      	mov	r0, r5
 80061e8:	47b8      	blx	r7
 80061ea:	3001      	adds	r0, #1
 80061ec:	f43f ae57 	beq.w	8005e9e <_printf_float+0xba>
 80061f0:	f108 0801 	add.w	r8, r8, #1
 80061f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f6:	3b01      	subs	r3, #1
 80061f8:	4543      	cmp	r3, r8
 80061fa:	dcf1      	bgt.n	80061e0 <_printf_float+0x3fc>
 80061fc:	464b      	mov	r3, r9
 80061fe:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006202:	e6de      	b.n	8005fc2 <_printf_float+0x1de>
 8006204:	f04f 0800 	mov.w	r8, #0
 8006208:	f104 0a1a 	add.w	sl, r4, #26
 800620c:	e7f2      	b.n	80061f4 <_printf_float+0x410>
 800620e:	2301      	movs	r3, #1
 8006210:	e7df      	b.n	80061d2 <_printf_float+0x3ee>
 8006212:	2301      	movs	r3, #1
 8006214:	464a      	mov	r2, r9
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	47b8      	blx	r7
 800621c:	3001      	adds	r0, #1
 800621e:	f43f ae3e 	beq.w	8005e9e <_printf_float+0xba>
 8006222:	f108 0801 	add.w	r8, r8, #1
 8006226:	68e3      	ldr	r3, [r4, #12]
 8006228:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800622a:	1a9b      	subs	r3, r3, r2
 800622c:	4543      	cmp	r3, r8
 800622e:	dcf0      	bgt.n	8006212 <_printf_float+0x42e>
 8006230:	e6fc      	b.n	800602c <_printf_float+0x248>
 8006232:	f04f 0800 	mov.w	r8, #0
 8006236:	f104 0919 	add.w	r9, r4, #25
 800623a:	e7f4      	b.n	8006226 <_printf_float+0x442>
 800623c:	2900      	cmp	r1, #0
 800623e:	f43f ae8b 	beq.w	8005f58 <_printf_float+0x174>
 8006242:	2300      	movs	r3, #0
 8006244:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006248:	ab09      	add	r3, sp, #36	; 0x24
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	ec49 8b10 	vmov	d0, r8, r9
 8006250:	6022      	str	r2, [r4, #0]
 8006252:	f8cd a004 	str.w	sl, [sp, #4]
 8006256:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800625a:	4628      	mov	r0, r5
 800625c:	f7ff fd2e 	bl	8005cbc <__cvt>
 8006260:	4680      	mov	r8, r0
 8006262:	e648      	b.n	8005ef6 <_printf_float+0x112>

08006264 <_printf_common>:
 8006264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006268:	4691      	mov	r9, r2
 800626a:	461f      	mov	r7, r3
 800626c:	688a      	ldr	r2, [r1, #8]
 800626e:	690b      	ldr	r3, [r1, #16]
 8006270:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006274:	4293      	cmp	r3, r2
 8006276:	bfb8      	it	lt
 8006278:	4613      	movlt	r3, r2
 800627a:	f8c9 3000 	str.w	r3, [r9]
 800627e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006282:	4606      	mov	r6, r0
 8006284:	460c      	mov	r4, r1
 8006286:	b112      	cbz	r2, 800628e <_printf_common+0x2a>
 8006288:	3301      	adds	r3, #1
 800628a:	f8c9 3000 	str.w	r3, [r9]
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	0699      	lsls	r1, r3, #26
 8006292:	bf42      	ittt	mi
 8006294:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006298:	3302      	addmi	r3, #2
 800629a:	f8c9 3000 	strmi.w	r3, [r9]
 800629e:	6825      	ldr	r5, [r4, #0]
 80062a0:	f015 0506 	ands.w	r5, r5, #6
 80062a4:	d107      	bne.n	80062b6 <_printf_common+0x52>
 80062a6:	f104 0a19 	add.w	sl, r4, #25
 80062aa:	68e3      	ldr	r3, [r4, #12]
 80062ac:	f8d9 2000 	ldr.w	r2, [r9]
 80062b0:	1a9b      	subs	r3, r3, r2
 80062b2:	42ab      	cmp	r3, r5
 80062b4:	dc28      	bgt.n	8006308 <_printf_common+0xa4>
 80062b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	3300      	adds	r3, #0
 80062be:	bf18      	it	ne
 80062c0:	2301      	movne	r3, #1
 80062c2:	0692      	lsls	r2, r2, #26
 80062c4:	d42d      	bmi.n	8006322 <_printf_common+0xbe>
 80062c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062ca:	4639      	mov	r1, r7
 80062cc:	4630      	mov	r0, r6
 80062ce:	47c0      	blx	r8
 80062d0:	3001      	adds	r0, #1
 80062d2:	d020      	beq.n	8006316 <_printf_common+0xb2>
 80062d4:	6823      	ldr	r3, [r4, #0]
 80062d6:	68e5      	ldr	r5, [r4, #12]
 80062d8:	f8d9 2000 	ldr.w	r2, [r9]
 80062dc:	f003 0306 	and.w	r3, r3, #6
 80062e0:	2b04      	cmp	r3, #4
 80062e2:	bf08      	it	eq
 80062e4:	1aad      	subeq	r5, r5, r2
 80062e6:	68a3      	ldr	r3, [r4, #8]
 80062e8:	6922      	ldr	r2, [r4, #16]
 80062ea:	bf0c      	ite	eq
 80062ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062f0:	2500      	movne	r5, #0
 80062f2:	4293      	cmp	r3, r2
 80062f4:	bfc4      	itt	gt
 80062f6:	1a9b      	subgt	r3, r3, r2
 80062f8:	18ed      	addgt	r5, r5, r3
 80062fa:	f04f 0900 	mov.w	r9, #0
 80062fe:	341a      	adds	r4, #26
 8006300:	454d      	cmp	r5, r9
 8006302:	d11a      	bne.n	800633a <_printf_common+0xd6>
 8006304:	2000      	movs	r0, #0
 8006306:	e008      	b.n	800631a <_printf_common+0xb6>
 8006308:	2301      	movs	r3, #1
 800630a:	4652      	mov	r2, sl
 800630c:	4639      	mov	r1, r7
 800630e:	4630      	mov	r0, r6
 8006310:	47c0      	blx	r8
 8006312:	3001      	adds	r0, #1
 8006314:	d103      	bne.n	800631e <_printf_common+0xba>
 8006316:	f04f 30ff 	mov.w	r0, #4294967295
 800631a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800631e:	3501      	adds	r5, #1
 8006320:	e7c3      	b.n	80062aa <_printf_common+0x46>
 8006322:	18e1      	adds	r1, r4, r3
 8006324:	1c5a      	adds	r2, r3, #1
 8006326:	2030      	movs	r0, #48	; 0x30
 8006328:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800632c:	4422      	add	r2, r4
 800632e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006332:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006336:	3302      	adds	r3, #2
 8006338:	e7c5      	b.n	80062c6 <_printf_common+0x62>
 800633a:	2301      	movs	r3, #1
 800633c:	4622      	mov	r2, r4
 800633e:	4639      	mov	r1, r7
 8006340:	4630      	mov	r0, r6
 8006342:	47c0      	blx	r8
 8006344:	3001      	adds	r0, #1
 8006346:	d0e6      	beq.n	8006316 <_printf_common+0xb2>
 8006348:	f109 0901 	add.w	r9, r9, #1
 800634c:	e7d8      	b.n	8006300 <_printf_common+0x9c>
	...

08006350 <_printf_i>:
 8006350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006354:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006358:	460c      	mov	r4, r1
 800635a:	7e09      	ldrb	r1, [r1, #24]
 800635c:	b085      	sub	sp, #20
 800635e:	296e      	cmp	r1, #110	; 0x6e
 8006360:	4617      	mov	r7, r2
 8006362:	4606      	mov	r6, r0
 8006364:	4698      	mov	r8, r3
 8006366:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006368:	f000 80b3 	beq.w	80064d2 <_printf_i+0x182>
 800636c:	d822      	bhi.n	80063b4 <_printf_i+0x64>
 800636e:	2963      	cmp	r1, #99	; 0x63
 8006370:	d036      	beq.n	80063e0 <_printf_i+0x90>
 8006372:	d80a      	bhi.n	800638a <_printf_i+0x3a>
 8006374:	2900      	cmp	r1, #0
 8006376:	f000 80b9 	beq.w	80064ec <_printf_i+0x19c>
 800637a:	2958      	cmp	r1, #88	; 0x58
 800637c:	f000 8083 	beq.w	8006486 <_printf_i+0x136>
 8006380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006384:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006388:	e032      	b.n	80063f0 <_printf_i+0xa0>
 800638a:	2964      	cmp	r1, #100	; 0x64
 800638c:	d001      	beq.n	8006392 <_printf_i+0x42>
 800638e:	2969      	cmp	r1, #105	; 0x69
 8006390:	d1f6      	bne.n	8006380 <_printf_i+0x30>
 8006392:	6820      	ldr	r0, [r4, #0]
 8006394:	6813      	ldr	r3, [r2, #0]
 8006396:	0605      	lsls	r5, r0, #24
 8006398:	f103 0104 	add.w	r1, r3, #4
 800639c:	d52a      	bpl.n	80063f4 <_printf_i+0xa4>
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6011      	str	r1, [r2, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	da03      	bge.n	80063ae <_printf_i+0x5e>
 80063a6:	222d      	movs	r2, #45	; 0x2d
 80063a8:	425b      	negs	r3, r3
 80063aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80063ae:	486f      	ldr	r0, [pc, #444]	; (800656c <_printf_i+0x21c>)
 80063b0:	220a      	movs	r2, #10
 80063b2:	e039      	b.n	8006428 <_printf_i+0xd8>
 80063b4:	2973      	cmp	r1, #115	; 0x73
 80063b6:	f000 809d 	beq.w	80064f4 <_printf_i+0x1a4>
 80063ba:	d808      	bhi.n	80063ce <_printf_i+0x7e>
 80063bc:	296f      	cmp	r1, #111	; 0x6f
 80063be:	d020      	beq.n	8006402 <_printf_i+0xb2>
 80063c0:	2970      	cmp	r1, #112	; 0x70
 80063c2:	d1dd      	bne.n	8006380 <_printf_i+0x30>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	f043 0320 	orr.w	r3, r3, #32
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	e003      	b.n	80063d6 <_printf_i+0x86>
 80063ce:	2975      	cmp	r1, #117	; 0x75
 80063d0:	d017      	beq.n	8006402 <_printf_i+0xb2>
 80063d2:	2978      	cmp	r1, #120	; 0x78
 80063d4:	d1d4      	bne.n	8006380 <_printf_i+0x30>
 80063d6:	2378      	movs	r3, #120	; 0x78
 80063d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063dc:	4864      	ldr	r0, [pc, #400]	; (8006570 <_printf_i+0x220>)
 80063de:	e055      	b.n	800648c <_printf_i+0x13c>
 80063e0:	6813      	ldr	r3, [r2, #0]
 80063e2:	1d19      	adds	r1, r3, #4
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6011      	str	r1, [r2, #0]
 80063e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063f0:	2301      	movs	r3, #1
 80063f2:	e08c      	b.n	800650e <_printf_i+0x1be>
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6011      	str	r1, [r2, #0]
 80063f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063fc:	bf18      	it	ne
 80063fe:	b21b      	sxthne	r3, r3
 8006400:	e7cf      	b.n	80063a2 <_printf_i+0x52>
 8006402:	6813      	ldr	r3, [r2, #0]
 8006404:	6825      	ldr	r5, [r4, #0]
 8006406:	1d18      	adds	r0, r3, #4
 8006408:	6010      	str	r0, [r2, #0]
 800640a:	0628      	lsls	r0, r5, #24
 800640c:	d501      	bpl.n	8006412 <_printf_i+0xc2>
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	e002      	b.n	8006418 <_printf_i+0xc8>
 8006412:	0668      	lsls	r0, r5, #25
 8006414:	d5fb      	bpl.n	800640e <_printf_i+0xbe>
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	4854      	ldr	r0, [pc, #336]	; (800656c <_printf_i+0x21c>)
 800641a:	296f      	cmp	r1, #111	; 0x6f
 800641c:	bf14      	ite	ne
 800641e:	220a      	movne	r2, #10
 8006420:	2208      	moveq	r2, #8
 8006422:	2100      	movs	r1, #0
 8006424:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006428:	6865      	ldr	r5, [r4, #4]
 800642a:	60a5      	str	r5, [r4, #8]
 800642c:	2d00      	cmp	r5, #0
 800642e:	f2c0 8095 	blt.w	800655c <_printf_i+0x20c>
 8006432:	6821      	ldr	r1, [r4, #0]
 8006434:	f021 0104 	bic.w	r1, r1, #4
 8006438:	6021      	str	r1, [r4, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d13d      	bne.n	80064ba <_printf_i+0x16a>
 800643e:	2d00      	cmp	r5, #0
 8006440:	f040 808e 	bne.w	8006560 <_printf_i+0x210>
 8006444:	4665      	mov	r5, ip
 8006446:	2a08      	cmp	r2, #8
 8006448:	d10b      	bne.n	8006462 <_printf_i+0x112>
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	07db      	lsls	r3, r3, #31
 800644e:	d508      	bpl.n	8006462 <_printf_i+0x112>
 8006450:	6923      	ldr	r3, [r4, #16]
 8006452:	6862      	ldr	r2, [r4, #4]
 8006454:	429a      	cmp	r2, r3
 8006456:	bfde      	ittt	le
 8006458:	2330      	movle	r3, #48	; 0x30
 800645a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800645e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006462:	ebac 0305 	sub.w	r3, ip, r5
 8006466:	6123      	str	r3, [r4, #16]
 8006468:	f8cd 8000 	str.w	r8, [sp]
 800646c:	463b      	mov	r3, r7
 800646e:	aa03      	add	r2, sp, #12
 8006470:	4621      	mov	r1, r4
 8006472:	4630      	mov	r0, r6
 8006474:	f7ff fef6 	bl	8006264 <_printf_common>
 8006478:	3001      	adds	r0, #1
 800647a:	d14d      	bne.n	8006518 <_printf_i+0x1c8>
 800647c:	f04f 30ff 	mov.w	r0, #4294967295
 8006480:	b005      	add	sp, #20
 8006482:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006486:	4839      	ldr	r0, [pc, #228]	; (800656c <_printf_i+0x21c>)
 8006488:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800648c:	6813      	ldr	r3, [r2, #0]
 800648e:	6821      	ldr	r1, [r4, #0]
 8006490:	1d1d      	adds	r5, r3, #4
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6015      	str	r5, [r2, #0]
 8006496:	060a      	lsls	r2, r1, #24
 8006498:	d50b      	bpl.n	80064b2 <_printf_i+0x162>
 800649a:	07ca      	lsls	r2, r1, #31
 800649c:	bf44      	itt	mi
 800649e:	f041 0120 	orrmi.w	r1, r1, #32
 80064a2:	6021      	strmi	r1, [r4, #0]
 80064a4:	b91b      	cbnz	r3, 80064ae <_printf_i+0x15e>
 80064a6:	6822      	ldr	r2, [r4, #0]
 80064a8:	f022 0220 	bic.w	r2, r2, #32
 80064ac:	6022      	str	r2, [r4, #0]
 80064ae:	2210      	movs	r2, #16
 80064b0:	e7b7      	b.n	8006422 <_printf_i+0xd2>
 80064b2:	064d      	lsls	r5, r1, #25
 80064b4:	bf48      	it	mi
 80064b6:	b29b      	uxthmi	r3, r3
 80064b8:	e7ef      	b.n	800649a <_printf_i+0x14a>
 80064ba:	4665      	mov	r5, ip
 80064bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80064c0:	fb02 3311 	mls	r3, r2, r1, r3
 80064c4:	5cc3      	ldrb	r3, [r0, r3]
 80064c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80064ca:	460b      	mov	r3, r1
 80064cc:	2900      	cmp	r1, #0
 80064ce:	d1f5      	bne.n	80064bc <_printf_i+0x16c>
 80064d0:	e7b9      	b.n	8006446 <_printf_i+0xf6>
 80064d2:	6813      	ldr	r3, [r2, #0]
 80064d4:	6825      	ldr	r5, [r4, #0]
 80064d6:	6961      	ldr	r1, [r4, #20]
 80064d8:	1d18      	adds	r0, r3, #4
 80064da:	6010      	str	r0, [r2, #0]
 80064dc:	0628      	lsls	r0, r5, #24
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	d501      	bpl.n	80064e6 <_printf_i+0x196>
 80064e2:	6019      	str	r1, [r3, #0]
 80064e4:	e002      	b.n	80064ec <_printf_i+0x19c>
 80064e6:	066a      	lsls	r2, r5, #25
 80064e8:	d5fb      	bpl.n	80064e2 <_printf_i+0x192>
 80064ea:	8019      	strh	r1, [r3, #0]
 80064ec:	2300      	movs	r3, #0
 80064ee:	6123      	str	r3, [r4, #16]
 80064f0:	4665      	mov	r5, ip
 80064f2:	e7b9      	b.n	8006468 <_printf_i+0x118>
 80064f4:	6813      	ldr	r3, [r2, #0]
 80064f6:	1d19      	adds	r1, r3, #4
 80064f8:	6011      	str	r1, [r2, #0]
 80064fa:	681d      	ldr	r5, [r3, #0]
 80064fc:	6862      	ldr	r2, [r4, #4]
 80064fe:	2100      	movs	r1, #0
 8006500:	4628      	mov	r0, r5
 8006502:	f7f9 fe6d 	bl	80001e0 <memchr>
 8006506:	b108      	cbz	r0, 800650c <_printf_i+0x1bc>
 8006508:	1b40      	subs	r0, r0, r5
 800650a:	6060      	str	r0, [r4, #4]
 800650c:	6863      	ldr	r3, [r4, #4]
 800650e:	6123      	str	r3, [r4, #16]
 8006510:	2300      	movs	r3, #0
 8006512:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006516:	e7a7      	b.n	8006468 <_printf_i+0x118>
 8006518:	6923      	ldr	r3, [r4, #16]
 800651a:	462a      	mov	r2, r5
 800651c:	4639      	mov	r1, r7
 800651e:	4630      	mov	r0, r6
 8006520:	47c0      	blx	r8
 8006522:	3001      	adds	r0, #1
 8006524:	d0aa      	beq.n	800647c <_printf_i+0x12c>
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	079b      	lsls	r3, r3, #30
 800652a:	d413      	bmi.n	8006554 <_printf_i+0x204>
 800652c:	68e0      	ldr	r0, [r4, #12]
 800652e:	9b03      	ldr	r3, [sp, #12]
 8006530:	4298      	cmp	r0, r3
 8006532:	bfb8      	it	lt
 8006534:	4618      	movlt	r0, r3
 8006536:	e7a3      	b.n	8006480 <_printf_i+0x130>
 8006538:	2301      	movs	r3, #1
 800653a:	464a      	mov	r2, r9
 800653c:	4639      	mov	r1, r7
 800653e:	4630      	mov	r0, r6
 8006540:	47c0      	blx	r8
 8006542:	3001      	adds	r0, #1
 8006544:	d09a      	beq.n	800647c <_printf_i+0x12c>
 8006546:	3501      	adds	r5, #1
 8006548:	68e3      	ldr	r3, [r4, #12]
 800654a:	9a03      	ldr	r2, [sp, #12]
 800654c:	1a9b      	subs	r3, r3, r2
 800654e:	42ab      	cmp	r3, r5
 8006550:	dcf2      	bgt.n	8006538 <_printf_i+0x1e8>
 8006552:	e7eb      	b.n	800652c <_printf_i+0x1dc>
 8006554:	2500      	movs	r5, #0
 8006556:	f104 0919 	add.w	r9, r4, #25
 800655a:	e7f5      	b.n	8006548 <_printf_i+0x1f8>
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1ac      	bne.n	80064ba <_printf_i+0x16a>
 8006560:	7803      	ldrb	r3, [r0, #0]
 8006562:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006566:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800656a:	e76c      	b.n	8006446 <_printf_i+0xf6>
 800656c:	08008182 	.word	0x08008182
 8006570:	08008193 	.word	0x08008193

08006574 <siprintf>:
 8006574:	b40e      	push	{r1, r2, r3}
 8006576:	b500      	push	{lr}
 8006578:	b09c      	sub	sp, #112	; 0x70
 800657a:	ab1d      	add	r3, sp, #116	; 0x74
 800657c:	9002      	str	r0, [sp, #8]
 800657e:	9006      	str	r0, [sp, #24]
 8006580:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006584:	4809      	ldr	r0, [pc, #36]	; (80065ac <siprintf+0x38>)
 8006586:	9107      	str	r1, [sp, #28]
 8006588:	9104      	str	r1, [sp, #16]
 800658a:	4909      	ldr	r1, [pc, #36]	; (80065b0 <siprintf+0x3c>)
 800658c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006590:	9105      	str	r1, [sp, #20]
 8006592:	6800      	ldr	r0, [r0, #0]
 8006594:	9301      	str	r3, [sp, #4]
 8006596:	a902      	add	r1, sp, #8
 8006598:	f001 fa5e 	bl	8007a58 <_svfiprintf_r>
 800659c:	9b02      	ldr	r3, [sp, #8]
 800659e:	2200      	movs	r2, #0
 80065a0:	701a      	strb	r2, [r3, #0]
 80065a2:	b01c      	add	sp, #112	; 0x70
 80065a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80065a8:	b003      	add	sp, #12
 80065aa:	4770      	bx	lr
 80065ac:	200001b8 	.word	0x200001b8
 80065b0:	ffff0208 	.word	0xffff0208

080065b4 <quorem>:
 80065b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b8:	6903      	ldr	r3, [r0, #16]
 80065ba:	690c      	ldr	r4, [r1, #16]
 80065bc:	42a3      	cmp	r3, r4
 80065be:	4680      	mov	r8, r0
 80065c0:	f2c0 8082 	blt.w	80066c8 <quorem+0x114>
 80065c4:	3c01      	subs	r4, #1
 80065c6:	f101 0714 	add.w	r7, r1, #20
 80065ca:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80065ce:	f100 0614 	add.w	r6, r0, #20
 80065d2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80065d6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80065da:	eb06 030c 	add.w	r3, r6, ip
 80065de:	3501      	adds	r5, #1
 80065e0:	eb07 090c 	add.w	r9, r7, ip
 80065e4:	9301      	str	r3, [sp, #4]
 80065e6:	fbb0 f5f5 	udiv	r5, r0, r5
 80065ea:	b395      	cbz	r5, 8006652 <quorem+0x9e>
 80065ec:	f04f 0a00 	mov.w	sl, #0
 80065f0:	4638      	mov	r0, r7
 80065f2:	46b6      	mov	lr, r6
 80065f4:	46d3      	mov	fp, sl
 80065f6:	f850 2b04 	ldr.w	r2, [r0], #4
 80065fa:	b293      	uxth	r3, r2
 80065fc:	fb05 a303 	mla	r3, r5, r3, sl
 8006600:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006604:	b29b      	uxth	r3, r3
 8006606:	ebab 0303 	sub.w	r3, fp, r3
 800660a:	0c12      	lsrs	r2, r2, #16
 800660c:	f8de b000 	ldr.w	fp, [lr]
 8006610:	fb05 a202 	mla	r2, r5, r2, sl
 8006614:	fa13 f38b 	uxtah	r3, r3, fp
 8006618:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800661c:	fa1f fb82 	uxth.w	fp, r2
 8006620:	f8de 2000 	ldr.w	r2, [lr]
 8006624:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006628:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800662c:	b29b      	uxth	r3, r3
 800662e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006632:	4581      	cmp	r9, r0
 8006634:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006638:	f84e 3b04 	str.w	r3, [lr], #4
 800663c:	d2db      	bcs.n	80065f6 <quorem+0x42>
 800663e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006642:	b933      	cbnz	r3, 8006652 <quorem+0x9e>
 8006644:	9b01      	ldr	r3, [sp, #4]
 8006646:	3b04      	subs	r3, #4
 8006648:	429e      	cmp	r6, r3
 800664a:	461a      	mov	r2, r3
 800664c:	d330      	bcc.n	80066b0 <quorem+0xfc>
 800664e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006652:	4640      	mov	r0, r8
 8006654:	f001 f82a 	bl	80076ac <__mcmp>
 8006658:	2800      	cmp	r0, #0
 800665a:	db25      	blt.n	80066a8 <quorem+0xf4>
 800665c:	3501      	adds	r5, #1
 800665e:	4630      	mov	r0, r6
 8006660:	f04f 0c00 	mov.w	ip, #0
 8006664:	f857 2b04 	ldr.w	r2, [r7], #4
 8006668:	f8d0 e000 	ldr.w	lr, [r0]
 800666c:	b293      	uxth	r3, r2
 800666e:	ebac 0303 	sub.w	r3, ip, r3
 8006672:	0c12      	lsrs	r2, r2, #16
 8006674:	fa13 f38e 	uxtah	r3, r3, lr
 8006678:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800667c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006680:	b29b      	uxth	r3, r3
 8006682:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006686:	45b9      	cmp	r9, r7
 8006688:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800668c:	f840 3b04 	str.w	r3, [r0], #4
 8006690:	d2e8      	bcs.n	8006664 <quorem+0xb0>
 8006692:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006696:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800669a:	b92a      	cbnz	r2, 80066a8 <quorem+0xf4>
 800669c:	3b04      	subs	r3, #4
 800669e:	429e      	cmp	r6, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	d30b      	bcc.n	80066bc <quorem+0x108>
 80066a4:	f8c8 4010 	str.w	r4, [r8, #16]
 80066a8:	4628      	mov	r0, r5
 80066aa:	b003      	add	sp, #12
 80066ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b0:	6812      	ldr	r2, [r2, #0]
 80066b2:	3b04      	subs	r3, #4
 80066b4:	2a00      	cmp	r2, #0
 80066b6:	d1ca      	bne.n	800664e <quorem+0x9a>
 80066b8:	3c01      	subs	r4, #1
 80066ba:	e7c5      	b.n	8006648 <quorem+0x94>
 80066bc:	6812      	ldr	r2, [r2, #0]
 80066be:	3b04      	subs	r3, #4
 80066c0:	2a00      	cmp	r2, #0
 80066c2:	d1ef      	bne.n	80066a4 <quorem+0xf0>
 80066c4:	3c01      	subs	r4, #1
 80066c6:	e7ea      	b.n	800669e <quorem+0xea>
 80066c8:	2000      	movs	r0, #0
 80066ca:	e7ee      	b.n	80066aa <quorem+0xf6>
 80066cc:	0000      	movs	r0, r0
	...

080066d0 <_dtoa_r>:
 80066d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d4:	ec57 6b10 	vmov	r6, r7, d0
 80066d8:	b097      	sub	sp, #92	; 0x5c
 80066da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80066dc:	9106      	str	r1, [sp, #24]
 80066de:	4604      	mov	r4, r0
 80066e0:	920b      	str	r2, [sp, #44]	; 0x2c
 80066e2:	9312      	str	r3, [sp, #72]	; 0x48
 80066e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80066e8:	e9cd 6700 	strd	r6, r7, [sp]
 80066ec:	b93d      	cbnz	r5, 80066fe <_dtoa_r+0x2e>
 80066ee:	2010      	movs	r0, #16
 80066f0:	f000 fdb4 	bl	800725c <malloc>
 80066f4:	6260      	str	r0, [r4, #36]	; 0x24
 80066f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80066fa:	6005      	str	r5, [r0, #0]
 80066fc:	60c5      	str	r5, [r0, #12]
 80066fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006700:	6819      	ldr	r1, [r3, #0]
 8006702:	b151      	cbz	r1, 800671a <_dtoa_r+0x4a>
 8006704:	685a      	ldr	r2, [r3, #4]
 8006706:	604a      	str	r2, [r1, #4]
 8006708:	2301      	movs	r3, #1
 800670a:	4093      	lsls	r3, r2
 800670c:	608b      	str	r3, [r1, #8]
 800670e:	4620      	mov	r0, r4
 8006710:	f000 fdeb 	bl	80072ea <_Bfree>
 8006714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006716:	2200      	movs	r2, #0
 8006718:	601a      	str	r2, [r3, #0]
 800671a:	1e3b      	subs	r3, r7, #0
 800671c:	bfbb      	ittet	lt
 800671e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006722:	9301      	strlt	r3, [sp, #4]
 8006724:	2300      	movge	r3, #0
 8006726:	2201      	movlt	r2, #1
 8006728:	bfac      	ite	ge
 800672a:	f8c8 3000 	strge.w	r3, [r8]
 800672e:	f8c8 2000 	strlt.w	r2, [r8]
 8006732:	4baf      	ldr	r3, [pc, #700]	; (80069f0 <_dtoa_r+0x320>)
 8006734:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006738:	ea33 0308 	bics.w	r3, r3, r8
 800673c:	d114      	bne.n	8006768 <_dtoa_r+0x98>
 800673e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006740:	f242 730f 	movw	r3, #9999	; 0x270f
 8006744:	6013      	str	r3, [r2, #0]
 8006746:	9b00      	ldr	r3, [sp, #0]
 8006748:	b923      	cbnz	r3, 8006754 <_dtoa_r+0x84>
 800674a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800674e:	2800      	cmp	r0, #0
 8006750:	f000 8542 	beq.w	80071d8 <_dtoa_r+0xb08>
 8006754:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006756:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006a04 <_dtoa_r+0x334>
 800675a:	2b00      	cmp	r3, #0
 800675c:	f000 8544 	beq.w	80071e8 <_dtoa_r+0xb18>
 8006760:	f10b 0303 	add.w	r3, fp, #3
 8006764:	f000 bd3e 	b.w	80071e4 <_dtoa_r+0xb14>
 8006768:	e9dd 6700 	ldrd	r6, r7, [sp]
 800676c:	2200      	movs	r2, #0
 800676e:	2300      	movs	r3, #0
 8006770:	4630      	mov	r0, r6
 8006772:	4639      	mov	r1, r7
 8006774:	f7fa f9a8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006778:	4681      	mov	r9, r0
 800677a:	b168      	cbz	r0, 8006798 <_dtoa_r+0xc8>
 800677c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800677e:	2301      	movs	r3, #1
 8006780:	6013      	str	r3, [r2, #0]
 8006782:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 8524 	beq.w	80071d2 <_dtoa_r+0xb02>
 800678a:	4b9a      	ldr	r3, [pc, #616]	; (80069f4 <_dtoa_r+0x324>)
 800678c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800678e:	f103 3bff 	add.w	fp, r3, #4294967295
 8006792:	6013      	str	r3, [r2, #0]
 8006794:	f000 bd28 	b.w	80071e8 <_dtoa_r+0xb18>
 8006798:	aa14      	add	r2, sp, #80	; 0x50
 800679a:	a915      	add	r1, sp, #84	; 0x54
 800679c:	ec47 6b10 	vmov	d0, r6, r7
 80067a0:	4620      	mov	r0, r4
 80067a2:	f000 fffa 	bl	800779a <__d2b>
 80067a6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80067aa:	9004      	str	r0, [sp, #16]
 80067ac:	2d00      	cmp	r5, #0
 80067ae:	d07c      	beq.n	80068aa <_dtoa_r+0x1da>
 80067b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067b4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80067b8:	46b2      	mov	sl, r6
 80067ba:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80067be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80067c2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80067c6:	2200      	movs	r2, #0
 80067c8:	4b8b      	ldr	r3, [pc, #556]	; (80069f8 <_dtoa_r+0x328>)
 80067ca:	4650      	mov	r0, sl
 80067cc:	4659      	mov	r1, fp
 80067ce:	f7f9 fd5b 	bl	8000288 <__aeabi_dsub>
 80067d2:	a381      	add	r3, pc, #516	; (adr r3, 80069d8 <_dtoa_r+0x308>)
 80067d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d8:	f7f9 ff0e 	bl	80005f8 <__aeabi_dmul>
 80067dc:	a380      	add	r3, pc, #512	; (adr r3, 80069e0 <_dtoa_r+0x310>)
 80067de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e2:	f7f9 fd53 	bl	800028c <__adddf3>
 80067e6:	4606      	mov	r6, r0
 80067e8:	4628      	mov	r0, r5
 80067ea:	460f      	mov	r7, r1
 80067ec:	f7f9 fe9a 	bl	8000524 <__aeabi_i2d>
 80067f0:	a37d      	add	r3, pc, #500	; (adr r3, 80069e8 <_dtoa_r+0x318>)
 80067f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f6:	f7f9 feff 	bl	80005f8 <__aeabi_dmul>
 80067fa:	4602      	mov	r2, r0
 80067fc:	460b      	mov	r3, r1
 80067fe:	4630      	mov	r0, r6
 8006800:	4639      	mov	r1, r7
 8006802:	f7f9 fd43 	bl	800028c <__adddf3>
 8006806:	4606      	mov	r6, r0
 8006808:	460f      	mov	r7, r1
 800680a:	f7fa f9a5 	bl	8000b58 <__aeabi_d2iz>
 800680e:	2200      	movs	r2, #0
 8006810:	4682      	mov	sl, r0
 8006812:	2300      	movs	r3, #0
 8006814:	4630      	mov	r0, r6
 8006816:	4639      	mov	r1, r7
 8006818:	f7fa f960 	bl	8000adc <__aeabi_dcmplt>
 800681c:	b148      	cbz	r0, 8006832 <_dtoa_r+0x162>
 800681e:	4650      	mov	r0, sl
 8006820:	f7f9 fe80 	bl	8000524 <__aeabi_i2d>
 8006824:	4632      	mov	r2, r6
 8006826:	463b      	mov	r3, r7
 8006828:	f7fa f94e 	bl	8000ac8 <__aeabi_dcmpeq>
 800682c:	b908      	cbnz	r0, 8006832 <_dtoa_r+0x162>
 800682e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006832:	f1ba 0f16 	cmp.w	sl, #22
 8006836:	d859      	bhi.n	80068ec <_dtoa_r+0x21c>
 8006838:	4970      	ldr	r1, [pc, #448]	; (80069fc <_dtoa_r+0x32c>)
 800683a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800683e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006842:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006846:	f7fa f967 	bl	8000b18 <__aeabi_dcmpgt>
 800684a:	2800      	cmp	r0, #0
 800684c:	d050      	beq.n	80068f0 <_dtoa_r+0x220>
 800684e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006852:	2300      	movs	r3, #0
 8006854:	930f      	str	r3, [sp, #60]	; 0x3c
 8006856:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006858:	1b5d      	subs	r5, r3, r5
 800685a:	f1b5 0801 	subs.w	r8, r5, #1
 800685e:	bf49      	itett	mi
 8006860:	f1c5 0301 	rsbmi	r3, r5, #1
 8006864:	2300      	movpl	r3, #0
 8006866:	9305      	strmi	r3, [sp, #20]
 8006868:	f04f 0800 	movmi.w	r8, #0
 800686c:	bf58      	it	pl
 800686e:	9305      	strpl	r3, [sp, #20]
 8006870:	f1ba 0f00 	cmp.w	sl, #0
 8006874:	db3e      	blt.n	80068f4 <_dtoa_r+0x224>
 8006876:	2300      	movs	r3, #0
 8006878:	44d0      	add	r8, sl
 800687a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800687e:	9307      	str	r3, [sp, #28]
 8006880:	9b06      	ldr	r3, [sp, #24]
 8006882:	2b09      	cmp	r3, #9
 8006884:	f200 8090 	bhi.w	80069a8 <_dtoa_r+0x2d8>
 8006888:	2b05      	cmp	r3, #5
 800688a:	bfc4      	itt	gt
 800688c:	3b04      	subgt	r3, #4
 800688e:	9306      	strgt	r3, [sp, #24]
 8006890:	9b06      	ldr	r3, [sp, #24]
 8006892:	f1a3 0302 	sub.w	r3, r3, #2
 8006896:	bfcc      	ite	gt
 8006898:	2500      	movgt	r5, #0
 800689a:	2501      	movle	r5, #1
 800689c:	2b03      	cmp	r3, #3
 800689e:	f200 808f 	bhi.w	80069c0 <_dtoa_r+0x2f0>
 80068a2:	e8df f003 	tbb	[pc, r3]
 80068a6:	7f7d      	.short	0x7f7d
 80068a8:	7131      	.short	0x7131
 80068aa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80068ae:	441d      	add	r5, r3
 80068b0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80068b4:	2820      	cmp	r0, #32
 80068b6:	dd13      	ble.n	80068e0 <_dtoa_r+0x210>
 80068b8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80068bc:	9b00      	ldr	r3, [sp, #0]
 80068be:	fa08 f800 	lsl.w	r8, r8, r0
 80068c2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80068c6:	fa23 f000 	lsr.w	r0, r3, r0
 80068ca:	ea48 0000 	orr.w	r0, r8, r0
 80068ce:	f7f9 fe19 	bl	8000504 <__aeabi_ui2d>
 80068d2:	2301      	movs	r3, #1
 80068d4:	4682      	mov	sl, r0
 80068d6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80068da:	3d01      	subs	r5, #1
 80068dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80068de:	e772      	b.n	80067c6 <_dtoa_r+0xf6>
 80068e0:	9b00      	ldr	r3, [sp, #0]
 80068e2:	f1c0 0020 	rsb	r0, r0, #32
 80068e6:	fa03 f000 	lsl.w	r0, r3, r0
 80068ea:	e7f0      	b.n	80068ce <_dtoa_r+0x1fe>
 80068ec:	2301      	movs	r3, #1
 80068ee:	e7b1      	b.n	8006854 <_dtoa_r+0x184>
 80068f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80068f2:	e7b0      	b.n	8006856 <_dtoa_r+0x186>
 80068f4:	9b05      	ldr	r3, [sp, #20]
 80068f6:	eba3 030a 	sub.w	r3, r3, sl
 80068fa:	9305      	str	r3, [sp, #20]
 80068fc:	f1ca 0300 	rsb	r3, sl, #0
 8006900:	9307      	str	r3, [sp, #28]
 8006902:	2300      	movs	r3, #0
 8006904:	930e      	str	r3, [sp, #56]	; 0x38
 8006906:	e7bb      	b.n	8006880 <_dtoa_r+0x1b0>
 8006908:	2301      	movs	r3, #1
 800690a:	930a      	str	r3, [sp, #40]	; 0x28
 800690c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800690e:	2b00      	cmp	r3, #0
 8006910:	dd59      	ble.n	80069c6 <_dtoa_r+0x2f6>
 8006912:	9302      	str	r3, [sp, #8]
 8006914:	4699      	mov	r9, r3
 8006916:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006918:	2200      	movs	r2, #0
 800691a:	6072      	str	r2, [r6, #4]
 800691c:	2204      	movs	r2, #4
 800691e:	f102 0014 	add.w	r0, r2, #20
 8006922:	4298      	cmp	r0, r3
 8006924:	6871      	ldr	r1, [r6, #4]
 8006926:	d953      	bls.n	80069d0 <_dtoa_r+0x300>
 8006928:	4620      	mov	r0, r4
 800692a:	f000 fcaa 	bl	8007282 <_Balloc>
 800692e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006930:	6030      	str	r0, [r6, #0]
 8006932:	f1b9 0f0e 	cmp.w	r9, #14
 8006936:	f8d3 b000 	ldr.w	fp, [r3]
 800693a:	f200 80e6 	bhi.w	8006b0a <_dtoa_r+0x43a>
 800693e:	2d00      	cmp	r5, #0
 8006940:	f000 80e3 	beq.w	8006b0a <_dtoa_r+0x43a>
 8006944:	ed9d 7b00 	vldr	d7, [sp]
 8006948:	f1ba 0f00 	cmp.w	sl, #0
 800694c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006950:	dd74      	ble.n	8006a3c <_dtoa_r+0x36c>
 8006952:	4a2a      	ldr	r2, [pc, #168]	; (80069fc <_dtoa_r+0x32c>)
 8006954:	f00a 030f 	and.w	r3, sl, #15
 8006958:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800695c:	ed93 7b00 	vldr	d7, [r3]
 8006960:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006964:	06f0      	lsls	r0, r6, #27
 8006966:	ed8d 7b08 	vstr	d7, [sp, #32]
 800696a:	d565      	bpl.n	8006a38 <_dtoa_r+0x368>
 800696c:	4b24      	ldr	r3, [pc, #144]	; (8006a00 <_dtoa_r+0x330>)
 800696e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006972:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006976:	f7f9 ff69 	bl	800084c <__aeabi_ddiv>
 800697a:	e9cd 0100 	strd	r0, r1, [sp]
 800697e:	f006 060f 	and.w	r6, r6, #15
 8006982:	2503      	movs	r5, #3
 8006984:	4f1e      	ldr	r7, [pc, #120]	; (8006a00 <_dtoa_r+0x330>)
 8006986:	e04c      	b.n	8006a22 <_dtoa_r+0x352>
 8006988:	2301      	movs	r3, #1
 800698a:	930a      	str	r3, [sp, #40]	; 0x28
 800698c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800698e:	4453      	add	r3, sl
 8006990:	f103 0901 	add.w	r9, r3, #1
 8006994:	9302      	str	r3, [sp, #8]
 8006996:	464b      	mov	r3, r9
 8006998:	2b01      	cmp	r3, #1
 800699a:	bfb8      	it	lt
 800699c:	2301      	movlt	r3, #1
 800699e:	e7ba      	b.n	8006916 <_dtoa_r+0x246>
 80069a0:	2300      	movs	r3, #0
 80069a2:	e7b2      	b.n	800690a <_dtoa_r+0x23a>
 80069a4:	2300      	movs	r3, #0
 80069a6:	e7f0      	b.n	800698a <_dtoa_r+0x2ba>
 80069a8:	2501      	movs	r5, #1
 80069aa:	2300      	movs	r3, #0
 80069ac:	9306      	str	r3, [sp, #24]
 80069ae:	950a      	str	r5, [sp, #40]	; 0x28
 80069b0:	f04f 33ff 	mov.w	r3, #4294967295
 80069b4:	9302      	str	r3, [sp, #8]
 80069b6:	4699      	mov	r9, r3
 80069b8:	2200      	movs	r2, #0
 80069ba:	2312      	movs	r3, #18
 80069bc:	920b      	str	r2, [sp, #44]	; 0x2c
 80069be:	e7aa      	b.n	8006916 <_dtoa_r+0x246>
 80069c0:	2301      	movs	r3, #1
 80069c2:	930a      	str	r3, [sp, #40]	; 0x28
 80069c4:	e7f4      	b.n	80069b0 <_dtoa_r+0x2e0>
 80069c6:	2301      	movs	r3, #1
 80069c8:	9302      	str	r3, [sp, #8]
 80069ca:	4699      	mov	r9, r3
 80069cc:	461a      	mov	r2, r3
 80069ce:	e7f5      	b.n	80069bc <_dtoa_r+0x2ec>
 80069d0:	3101      	adds	r1, #1
 80069d2:	6071      	str	r1, [r6, #4]
 80069d4:	0052      	lsls	r2, r2, #1
 80069d6:	e7a2      	b.n	800691e <_dtoa_r+0x24e>
 80069d8:	636f4361 	.word	0x636f4361
 80069dc:	3fd287a7 	.word	0x3fd287a7
 80069e0:	8b60c8b3 	.word	0x8b60c8b3
 80069e4:	3fc68a28 	.word	0x3fc68a28
 80069e8:	509f79fb 	.word	0x509f79fb
 80069ec:	3fd34413 	.word	0x3fd34413
 80069f0:	7ff00000 	.word	0x7ff00000
 80069f4:	08008181 	.word	0x08008181
 80069f8:	3ff80000 	.word	0x3ff80000
 80069fc:	080081e0 	.word	0x080081e0
 8006a00:	080081b8 	.word	0x080081b8
 8006a04:	080081ad 	.word	0x080081ad
 8006a08:	07f1      	lsls	r1, r6, #31
 8006a0a:	d508      	bpl.n	8006a1e <_dtoa_r+0x34e>
 8006a0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a14:	f7f9 fdf0 	bl	80005f8 <__aeabi_dmul>
 8006a18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006a1c:	3501      	adds	r5, #1
 8006a1e:	1076      	asrs	r6, r6, #1
 8006a20:	3708      	adds	r7, #8
 8006a22:	2e00      	cmp	r6, #0
 8006a24:	d1f0      	bne.n	8006a08 <_dtoa_r+0x338>
 8006a26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a2e:	f7f9 ff0d 	bl	800084c <__aeabi_ddiv>
 8006a32:	e9cd 0100 	strd	r0, r1, [sp]
 8006a36:	e01a      	b.n	8006a6e <_dtoa_r+0x39e>
 8006a38:	2502      	movs	r5, #2
 8006a3a:	e7a3      	b.n	8006984 <_dtoa_r+0x2b4>
 8006a3c:	f000 80a0 	beq.w	8006b80 <_dtoa_r+0x4b0>
 8006a40:	f1ca 0600 	rsb	r6, sl, #0
 8006a44:	4b9f      	ldr	r3, [pc, #636]	; (8006cc4 <_dtoa_r+0x5f4>)
 8006a46:	4fa0      	ldr	r7, [pc, #640]	; (8006cc8 <_dtoa_r+0x5f8>)
 8006a48:	f006 020f 	and.w	r2, r6, #15
 8006a4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a58:	f7f9 fdce 	bl	80005f8 <__aeabi_dmul>
 8006a5c:	e9cd 0100 	strd	r0, r1, [sp]
 8006a60:	1136      	asrs	r6, r6, #4
 8006a62:	2300      	movs	r3, #0
 8006a64:	2502      	movs	r5, #2
 8006a66:	2e00      	cmp	r6, #0
 8006a68:	d17f      	bne.n	8006b6a <_dtoa_r+0x49a>
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e1      	bne.n	8006a32 <_dtoa_r+0x362>
 8006a6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 8087 	beq.w	8006b84 <_dtoa_r+0x4b4>
 8006a76:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	4b93      	ldr	r3, [pc, #588]	; (8006ccc <_dtoa_r+0x5fc>)
 8006a7e:	4630      	mov	r0, r6
 8006a80:	4639      	mov	r1, r7
 8006a82:	f7fa f82b 	bl	8000adc <__aeabi_dcmplt>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d07c      	beq.n	8006b84 <_dtoa_r+0x4b4>
 8006a8a:	f1b9 0f00 	cmp.w	r9, #0
 8006a8e:	d079      	beq.n	8006b84 <_dtoa_r+0x4b4>
 8006a90:	9b02      	ldr	r3, [sp, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	dd35      	ble.n	8006b02 <_dtoa_r+0x432>
 8006a96:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006a9a:	9308      	str	r3, [sp, #32]
 8006a9c:	4639      	mov	r1, r7
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	4b8b      	ldr	r3, [pc, #556]	; (8006cd0 <_dtoa_r+0x600>)
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f7f9 fda8 	bl	80005f8 <__aeabi_dmul>
 8006aa8:	e9cd 0100 	strd	r0, r1, [sp]
 8006aac:	9f02      	ldr	r7, [sp, #8]
 8006aae:	3501      	adds	r5, #1
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f7f9 fd37 	bl	8000524 <__aeabi_i2d>
 8006ab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aba:	f7f9 fd9d 	bl	80005f8 <__aeabi_dmul>
 8006abe:	2200      	movs	r2, #0
 8006ac0:	4b84      	ldr	r3, [pc, #528]	; (8006cd4 <_dtoa_r+0x604>)
 8006ac2:	f7f9 fbe3 	bl	800028c <__adddf3>
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006acc:	2f00      	cmp	r7, #0
 8006ace:	d15d      	bne.n	8006b8c <_dtoa_r+0x4bc>
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	4b81      	ldr	r3, [pc, #516]	; (8006cd8 <_dtoa_r+0x608>)
 8006ad4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ad8:	f7f9 fbd6 	bl	8000288 <__aeabi_dsub>
 8006adc:	462a      	mov	r2, r5
 8006ade:	4633      	mov	r3, r6
 8006ae0:	e9cd 0100 	strd	r0, r1, [sp]
 8006ae4:	f7fa f818 	bl	8000b18 <__aeabi_dcmpgt>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	f040 8288 	bne.w	8006ffe <_dtoa_r+0x92e>
 8006aee:	462a      	mov	r2, r5
 8006af0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006af4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006af8:	f7f9 fff0 	bl	8000adc <__aeabi_dcmplt>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	f040 827c 	bne.w	8006ffa <_dtoa_r+0x92a>
 8006b02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b06:	e9cd 2300 	strd	r2, r3, [sp]
 8006b0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f2c0 8150 	blt.w	8006db2 <_dtoa_r+0x6e2>
 8006b12:	f1ba 0f0e 	cmp.w	sl, #14
 8006b16:	f300 814c 	bgt.w	8006db2 <_dtoa_r+0x6e2>
 8006b1a:	4b6a      	ldr	r3, [pc, #424]	; (8006cc4 <_dtoa_r+0x5f4>)
 8006b1c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006b20:	ed93 7b00 	vldr	d7, [r3]
 8006b24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b2c:	f280 80d8 	bge.w	8006ce0 <_dtoa_r+0x610>
 8006b30:	f1b9 0f00 	cmp.w	r9, #0
 8006b34:	f300 80d4 	bgt.w	8006ce0 <_dtoa_r+0x610>
 8006b38:	f040 825e 	bne.w	8006ff8 <_dtoa_r+0x928>
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	4b66      	ldr	r3, [pc, #408]	; (8006cd8 <_dtoa_r+0x608>)
 8006b40:	ec51 0b17 	vmov	r0, r1, d7
 8006b44:	f7f9 fd58 	bl	80005f8 <__aeabi_dmul>
 8006b48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b4c:	f7f9 ffda 	bl	8000b04 <__aeabi_dcmpge>
 8006b50:	464f      	mov	r7, r9
 8006b52:	464e      	mov	r6, r9
 8006b54:	2800      	cmp	r0, #0
 8006b56:	f040 8234 	bne.w	8006fc2 <_dtoa_r+0x8f2>
 8006b5a:	2331      	movs	r3, #49	; 0x31
 8006b5c:	f10b 0501 	add.w	r5, fp, #1
 8006b60:	f88b 3000 	strb.w	r3, [fp]
 8006b64:	f10a 0a01 	add.w	sl, sl, #1
 8006b68:	e22f      	b.n	8006fca <_dtoa_r+0x8fa>
 8006b6a:	07f2      	lsls	r2, r6, #31
 8006b6c:	d505      	bpl.n	8006b7a <_dtoa_r+0x4aa>
 8006b6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b72:	f7f9 fd41 	bl	80005f8 <__aeabi_dmul>
 8006b76:	3501      	adds	r5, #1
 8006b78:	2301      	movs	r3, #1
 8006b7a:	1076      	asrs	r6, r6, #1
 8006b7c:	3708      	adds	r7, #8
 8006b7e:	e772      	b.n	8006a66 <_dtoa_r+0x396>
 8006b80:	2502      	movs	r5, #2
 8006b82:	e774      	b.n	8006a6e <_dtoa_r+0x39e>
 8006b84:	f8cd a020 	str.w	sl, [sp, #32]
 8006b88:	464f      	mov	r7, r9
 8006b8a:	e791      	b.n	8006ab0 <_dtoa_r+0x3e0>
 8006b8c:	4b4d      	ldr	r3, [pc, #308]	; (8006cc4 <_dtoa_r+0x5f4>)
 8006b8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b92:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d047      	beq.n	8006c2c <_dtoa_r+0x55c>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	494e      	ldr	r1, [pc, #312]	; (8006cdc <_dtoa_r+0x60c>)
 8006ba4:	f7f9 fe52 	bl	800084c <__aeabi_ddiv>
 8006ba8:	462a      	mov	r2, r5
 8006baa:	4633      	mov	r3, r6
 8006bac:	f7f9 fb6c 	bl	8000288 <__aeabi_dsub>
 8006bb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006bb4:	465d      	mov	r5, fp
 8006bb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bba:	f7f9 ffcd 	bl	8000b58 <__aeabi_d2iz>
 8006bbe:	4606      	mov	r6, r0
 8006bc0:	f7f9 fcb0 	bl	8000524 <__aeabi_i2d>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bcc:	f7f9 fb5c 	bl	8000288 <__aeabi_dsub>
 8006bd0:	3630      	adds	r6, #48	; 0x30
 8006bd2:	f805 6b01 	strb.w	r6, [r5], #1
 8006bd6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006bda:	e9cd 0100 	strd	r0, r1, [sp]
 8006bde:	f7f9 ff7d 	bl	8000adc <__aeabi_dcmplt>
 8006be2:	2800      	cmp	r0, #0
 8006be4:	d163      	bne.n	8006cae <_dtoa_r+0x5de>
 8006be6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bea:	2000      	movs	r0, #0
 8006bec:	4937      	ldr	r1, [pc, #220]	; (8006ccc <_dtoa_r+0x5fc>)
 8006bee:	f7f9 fb4b 	bl	8000288 <__aeabi_dsub>
 8006bf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006bf6:	f7f9 ff71 	bl	8000adc <__aeabi_dcmplt>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	f040 80b7 	bne.w	8006d6e <_dtoa_r+0x69e>
 8006c00:	eba5 030b 	sub.w	r3, r5, fp
 8006c04:	429f      	cmp	r7, r3
 8006c06:	f77f af7c 	ble.w	8006b02 <_dtoa_r+0x432>
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	4b30      	ldr	r3, [pc, #192]	; (8006cd0 <_dtoa_r+0x600>)
 8006c0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c12:	f7f9 fcf1 	bl	80005f8 <__aeabi_dmul>
 8006c16:	2200      	movs	r2, #0
 8006c18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006c1c:	4b2c      	ldr	r3, [pc, #176]	; (8006cd0 <_dtoa_r+0x600>)
 8006c1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c22:	f7f9 fce9 	bl	80005f8 <__aeabi_dmul>
 8006c26:	e9cd 0100 	strd	r0, r1, [sp]
 8006c2a:	e7c4      	b.n	8006bb6 <_dtoa_r+0x4e6>
 8006c2c:	462a      	mov	r2, r5
 8006c2e:	4633      	mov	r3, r6
 8006c30:	f7f9 fce2 	bl	80005f8 <__aeabi_dmul>
 8006c34:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006c38:	eb0b 0507 	add.w	r5, fp, r7
 8006c3c:	465e      	mov	r6, fp
 8006c3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c42:	f7f9 ff89 	bl	8000b58 <__aeabi_d2iz>
 8006c46:	4607      	mov	r7, r0
 8006c48:	f7f9 fc6c 	bl	8000524 <__aeabi_i2d>
 8006c4c:	3730      	adds	r7, #48	; 0x30
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c56:	f7f9 fb17 	bl	8000288 <__aeabi_dsub>
 8006c5a:	f806 7b01 	strb.w	r7, [r6], #1
 8006c5e:	42ae      	cmp	r6, r5
 8006c60:	e9cd 0100 	strd	r0, r1, [sp]
 8006c64:	f04f 0200 	mov.w	r2, #0
 8006c68:	d126      	bne.n	8006cb8 <_dtoa_r+0x5e8>
 8006c6a:	4b1c      	ldr	r3, [pc, #112]	; (8006cdc <_dtoa_r+0x60c>)
 8006c6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c70:	f7f9 fb0c 	bl	800028c <__adddf3>
 8006c74:	4602      	mov	r2, r0
 8006c76:	460b      	mov	r3, r1
 8006c78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c7c:	f7f9 ff4c 	bl	8000b18 <__aeabi_dcmpgt>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	d174      	bne.n	8006d6e <_dtoa_r+0x69e>
 8006c84:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c88:	2000      	movs	r0, #0
 8006c8a:	4914      	ldr	r1, [pc, #80]	; (8006cdc <_dtoa_r+0x60c>)
 8006c8c:	f7f9 fafc 	bl	8000288 <__aeabi_dsub>
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c98:	f7f9 ff20 	bl	8000adc <__aeabi_dcmplt>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	f43f af30 	beq.w	8006b02 <_dtoa_r+0x432>
 8006ca2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ca6:	2b30      	cmp	r3, #48	; 0x30
 8006ca8:	f105 32ff 	add.w	r2, r5, #4294967295
 8006cac:	d002      	beq.n	8006cb4 <_dtoa_r+0x5e4>
 8006cae:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006cb2:	e04a      	b.n	8006d4a <_dtoa_r+0x67a>
 8006cb4:	4615      	mov	r5, r2
 8006cb6:	e7f4      	b.n	8006ca2 <_dtoa_r+0x5d2>
 8006cb8:	4b05      	ldr	r3, [pc, #20]	; (8006cd0 <_dtoa_r+0x600>)
 8006cba:	f7f9 fc9d 	bl	80005f8 <__aeabi_dmul>
 8006cbe:	e9cd 0100 	strd	r0, r1, [sp]
 8006cc2:	e7bc      	b.n	8006c3e <_dtoa_r+0x56e>
 8006cc4:	080081e0 	.word	0x080081e0
 8006cc8:	080081b8 	.word	0x080081b8
 8006ccc:	3ff00000 	.word	0x3ff00000
 8006cd0:	40240000 	.word	0x40240000
 8006cd4:	401c0000 	.word	0x401c0000
 8006cd8:	40140000 	.word	0x40140000
 8006cdc:	3fe00000 	.word	0x3fe00000
 8006ce0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006ce4:	465d      	mov	r5, fp
 8006ce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cea:	4630      	mov	r0, r6
 8006cec:	4639      	mov	r1, r7
 8006cee:	f7f9 fdad 	bl	800084c <__aeabi_ddiv>
 8006cf2:	f7f9 ff31 	bl	8000b58 <__aeabi_d2iz>
 8006cf6:	4680      	mov	r8, r0
 8006cf8:	f7f9 fc14 	bl	8000524 <__aeabi_i2d>
 8006cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d00:	f7f9 fc7a 	bl	80005f8 <__aeabi_dmul>
 8006d04:	4602      	mov	r2, r0
 8006d06:	460b      	mov	r3, r1
 8006d08:	4630      	mov	r0, r6
 8006d0a:	4639      	mov	r1, r7
 8006d0c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006d10:	f7f9 faba 	bl	8000288 <__aeabi_dsub>
 8006d14:	f805 6b01 	strb.w	r6, [r5], #1
 8006d18:	eba5 060b 	sub.w	r6, r5, fp
 8006d1c:	45b1      	cmp	r9, r6
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	d139      	bne.n	8006d98 <_dtoa_r+0x6c8>
 8006d24:	f7f9 fab2 	bl	800028c <__adddf3>
 8006d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	460f      	mov	r7, r1
 8006d30:	f7f9 fef2 	bl	8000b18 <__aeabi_dcmpgt>
 8006d34:	b9c8      	cbnz	r0, 8006d6a <_dtoa_r+0x69a>
 8006d36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	4639      	mov	r1, r7
 8006d3e:	f7f9 fec3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d42:	b110      	cbz	r0, 8006d4a <_dtoa_r+0x67a>
 8006d44:	f018 0f01 	tst.w	r8, #1
 8006d48:	d10f      	bne.n	8006d6a <_dtoa_r+0x69a>
 8006d4a:	9904      	ldr	r1, [sp, #16]
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	f000 facc 	bl	80072ea <_Bfree>
 8006d52:	2300      	movs	r3, #0
 8006d54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d56:	702b      	strb	r3, [r5, #0]
 8006d58:	f10a 0301 	add.w	r3, sl, #1
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f000 8241 	beq.w	80071e8 <_dtoa_r+0xb18>
 8006d66:	601d      	str	r5, [r3, #0]
 8006d68:	e23e      	b.n	80071e8 <_dtoa_r+0xb18>
 8006d6a:	f8cd a020 	str.w	sl, [sp, #32]
 8006d6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d72:	2a39      	cmp	r2, #57	; 0x39
 8006d74:	f105 33ff 	add.w	r3, r5, #4294967295
 8006d78:	d108      	bne.n	8006d8c <_dtoa_r+0x6bc>
 8006d7a:	459b      	cmp	fp, r3
 8006d7c:	d10a      	bne.n	8006d94 <_dtoa_r+0x6c4>
 8006d7e:	9b08      	ldr	r3, [sp, #32]
 8006d80:	3301      	adds	r3, #1
 8006d82:	9308      	str	r3, [sp, #32]
 8006d84:	2330      	movs	r3, #48	; 0x30
 8006d86:	f88b 3000 	strb.w	r3, [fp]
 8006d8a:	465b      	mov	r3, fp
 8006d8c:	781a      	ldrb	r2, [r3, #0]
 8006d8e:	3201      	adds	r2, #1
 8006d90:	701a      	strb	r2, [r3, #0]
 8006d92:	e78c      	b.n	8006cae <_dtoa_r+0x5de>
 8006d94:	461d      	mov	r5, r3
 8006d96:	e7ea      	b.n	8006d6e <_dtoa_r+0x69e>
 8006d98:	2200      	movs	r2, #0
 8006d9a:	4b9b      	ldr	r3, [pc, #620]	; (8007008 <_dtoa_r+0x938>)
 8006d9c:	f7f9 fc2c 	bl	80005f8 <__aeabi_dmul>
 8006da0:	2200      	movs	r2, #0
 8006da2:	2300      	movs	r3, #0
 8006da4:	4606      	mov	r6, r0
 8006da6:	460f      	mov	r7, r1
 8006da8:	f7f9 fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d09a      	beq.n	8006ce6 <_dtoa_r+0x616>
 8006db0:	e7cb      	b.n	8006d4a <_dtoa_r+0x67a>
 8006db2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006db4:	2a00      	cmp	r2, #0
 8006db6:	f000 808b 	beq.w	8006ed0 <_dtoa_r+0x800>
 8006dba:	9a06      	ldr	r2, [sp, #24]
 8006dbc:	2a01      	cmp	r2, #1
 8006dbe:	dc6e      	bgt.n	8006e9e <_dtoa_r+0x7ce>
 8006dc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006dc2:	2a00      	cmp	r2, #0
 8006dc4:	d067      	beq.n	8006e96 <_dtoa_r+0x7c6>
 8006dc6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006dca:	9f07      	ldr	r7, [sp, #28]
 8006dcc:	9d05      	ldr	r5, [sp, #20]
 8006dce:	9a05      	ldr	r2, [sp, #20]
 8006dd0:	2101      	movs	r1, #1
 8006dd2:	441a      	add	r2, r3
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	9205      	str	r2, [sp, #20]
 8006dd8:	4498      	add	r8, r3
 8006dda:	f000 fb26 	bl	800742a <__i2b>
 8006dde:	4606      	mov	r6, r0
 8006de0:	2d00      	cmp	r5, #0
 8006de2:	dd0c      	ble.n	8006dfe <_dtoa_r+0x72e>
 8006de4:	f1b8 0f00 	cmp.w	r8, #0
 8006de8:	dd09      	ble.n	8006dfe <_dtoa_r+0x72e>
 8006dea:	4545      	cmp	r5, r8
 8006dec:	9a05      	ldr	r2, [sp, #20]
 8006dee:	462b      	mov	r3, r5
 8006df0:	bfa8      	it	ge
 8006df2:	4643      	movge	r3, r8
 8006df4:	1ad2      	subs	r2, r2, r3
 8006df6:	9205      	str	r2, [sp, #20]
 8006df8:	1aed      	subs	r5, r5, r3
 8006dfa:	eba8 0803 	sub.w	r8, r8, r3
 8006dfe:	9b07      	ldr	r3, [sp, #28]
 8006e00:	b1eb      	cbz	r3, 8006e3e <_dtoa_r+0x76e>
 8006e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d067      	beq.n	8006ed8 <_dtoa_r+0x808>
 8006e08:	b18f      	cbz	r7, 8006e2e <_dtoa_r+0x75e>
 8006e0a:	4631      	mov	r1, r6
 8006e0c:	463a      	mov	r2, r7
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f000 fbaa 	bl	8007568 <__pow5mult>
 8006e14:	9a04      	ldr	r2, [sp, #16]
 8006e16:	4601      	mov	r1, r0
 8006e18:	4606      	mov	r6, r0
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f000 fb0e 	bl	800743c <__multiply>
 8006e20:	9904      	ldr	r1, [sp, #16]
 8006e22:	9008      	str	r0, [sp, #32]
 8006e24:	4620      	mov	r0, r4
 8006e26:	f000 fa60 	bl	80072ea <_Bfree>
 8006e2a:	9b08      	ldr	r3, [sp, #32]
 8006e2c:	9304      	str	r3, [sp, #16]
 8006e2e:	9b07      	ldr	r3, [sp, #28]
 8006e30:	1bda      	subs	r2, r3, r7
 8006e32:	d004      	beq.n	8006e3e <_dtoa_r+0x76e>
 8006e34:	9904      	ldr	r1, [sp, #16]
 8006e36:	4620      	mov	r0, r4
 8006e38:	f000 fb96 	bl	8007568 <__pow5mult>
 8006e3c:	9004      	str	r0, [sp, #16]
 8006e3e:	2101      	movs	r1, #1
 8006e40:	4620      	mov	r0, r4
 8006e42:	f000 faf2 	bl	800742a <__i2b>
 8006e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e48:	4607      	mov	r7, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f000 81d0 	beq.w	80071f0 <_dtoa_r+0xb20>
 8006e50:	461a      	mov	r2, r3
 8006e52:	4601      	mov	r1, r0
 8006e54:	4620      	mov	r0, r4
 8006e56:	f000 fb87 	bl	8007568 <__pow5mult>
 8006e5a:	9b06      	ldr	r3, [sp, #24]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	4607      	mov	r7, r0
 8006e60:	dc40      	bgt.n	8006ee4 <_dtoa_r+0x814>
 8006e62:	9b00      	ldr	r3, [sp, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d139      	bne.n	8006edc <_dtoa_r+0x80c>
 8006e68:	9b01      	ldr	r3, [sp, #4]
 8006e6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d136      	bne.n	8006ee0 <_dtoa_r+0x810>
 8006e72:	9b01      	ldr	r3, [sp, #4]
 8006e74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e78:	0d1b      	lsrs	r3, r3, #20
 8006e7a:	051b      	lsls	r3, r3, #20
 8006e7c:	b12b      	cbz	r3, 8006e8a <_dtoa_r+0x7ba>
 8006e7e:	9b05      	ldr	r3, [sp, #20]
 8006e80:	3301      	adds	r3, #1
 8006e82:	9305      	str	r3, [sp, #20]
 8006e84:	f108 0801 	add.w	r8, r8, #1
 8006e88:	2301      	movs	r3, #1
 8006e8a:	9307      	str	r3, [sp, #28]
 8006e8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d12a      	bne.n	8006ee8 <_dtoa_r+0x818>
 8006e92:	2001      	movs	r0, #1
 8006e94:	e030      	b.n	8006ef8 <_dtoa_r+0x828>
 8006e96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e98:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e9c:	e795      	b.n	8006dca <_dtoa_r+0x6fa>
 8006e9e:	9b07      	ldr	r3, [sp, #28]
 8006ea0:	f109 37ff 	add.w	r7, r9, #4294967295
 8006ea4:	42bb      	cmp	r3, r7
 8006ea6:	bfbf      	itttt	lt
 8006ea8:	9b07      	ldrlt	r3, [sp, #28]
 8006eaa:	9707      	strlt	r7, [sp, #28]
 8006eac:	1afa      	sublt	r2, r7, r3
 8006eae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006eb0:	bfbb      	ittet	lt
 8006eb2:	189b      	addlt	r3, r3, r2
 8006eb4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006eb6:	1bdf      	subge	r7, r3, r7
 8006eb8:	2700      	movlt	r7, #0
 8006eba:	f1b9 0f00 	cmp.w	r9, #0
 8006ebe:	bfb5      	itete	lt
 8006ec0:	9b05      	ldrlt	r3, [sp, #20]
 8006ec2:	9d05      	ldrge	r5, [sp, #20]
 8006ec4:	eba3 0509 	sublt.w	r5, r3, r9
 8006ec8:	464b      	movge	r3, r9
 8006eca:	bfb8      	it	lt
 8006ecc:	2300      	movlt	r3, #0
 8006ece:	e77e      	b.n	8006dce <_dtoa_r+0x6fe>
 8006ed0:	9f07      	ldr	r7, [sp, #28]
 8006ed2:	9d05      	ldr	r5, [sp, #20]
 8006ed4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006ed6:	e783      	b.n	8006de0 <_dtoa_r+0x710>
 8006ed8:	9a07      	ldr	r2, [sp, #28]
 8006eda:	e7ab      	b.n	8006e34 <_dtoa_r+0x764>
 8006edc:	2300      	movs	r3, #0
 8006ede:	e7d4      	b.n	8006e8a <_dtoa_r+0x7ba>
 8006ee0:	9b00      	ldr	r3, [sp, #0]
 8006ee2:	e7d2      	b.n	8006e8a <_dtoa_r+0x7ba>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	9307      	str	r3, [sp, #28]
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8006eee:	6918      	ldr	r0, [r3, #16]
 8006ef0:	f000 fa4d 	bl	800738e <__hi0bits>
 8006ef4:	f1c0 0020 	rsb	r0, r0, #32
 8006ef8:	4440      	add	r0, r8
 8006efa:	f010 001f 	ands.w	r0, r0, #31
 8006efe:	d047      	beq.n	8006f90 <_dtoa_r+0x8c0>
 8006f00:	f1c0 0320 	rsb	r3, r0, #32
 8006f04:	2b04      	cmp	r3, #4
 8006f06:	dd3b      	ble.n	8006f80 <_dtoa_r+0x8b0>
 8006f08:	9b05      	ldr	r3, [sp, #20]
 8006f0a:	f1c0 001c 	rsb	r0, r0, #28
 8006f0e:	4403      	add	r3, r0
 8006f10:	9305      	str	r3, [sp, #20]
 8006f12:	4405      	add	r5, r0
 8006f14:	4480      	add	r8, r0
 8006f16:	9b05      	ldr	r3, [sp, #20]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	dd05      	ble.n	8006f28 <_dtoa_r+0x858>
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	9904      	ldr	r1, [sp, #16]
 8006f20:	4620      	mov	r0, r4
 8006f22:	f000 fb6f 	bl	8007604 <__lshift>
 8006f26:	9004      	str	r0, [sp, #16]
 8006f28:	f1b8 0f00 	cmp.w	r8, #0
 8006f2c:	dd05      	ble.n	8006f3a <_dtoa_r+0x86a>
 8006f2e:	4639      	mov	r1, r7
 8006f30:	4642      	mov	r2, r8
 8006f32:	4620      	mov	r0, r4
 8006f34:	f000 fb66 	bl	8007604 <__lshift>
 8006f38:	4607      	mov	r7, r0
 8006f3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f3c:	b353      	cbz	r3, 8006f94 <_dtoa_r+0x8c4>
 8006f3e:	4639      	mov	r1, r7
 8006f40:	9804      	ldr	r0, [sp, #16]
 8006f42:	f000 fbb3 	bl	80076ac <__mcmp>
 8006f46:	2800      	cmp	r0, #0
 8006f48:	da24      	bge.n	8006f94 <_dtoa_r+0x8c4>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	220a      	movs	r2, #10
 8006f4e:	9904      	ldr	r1, [sp, #16]
 8006f50:	4620      	mov	r0, r4
 8006f52:	f000 f9e1 	bl	8007318 <__multadd>
 8006f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f58:	9004      	str	r0, [sp, #16]
 8006f5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	f000 814d 	beq.w	80071fe <_dtoa_r+0xb2e>
 8006f64:	2300      	movs	r3, #0
 8006f66:	4631      	mov	r1, r6
 8006f68:	220a      	movs	r2, #10
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	f000 f9d4 	bl	8007318 <__multadd>
 8006f70:	9b02      	ldr	r3, [sp, #8]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	4606      	mov	r6, r0
 8006f76:	dc4f      	bgt.n	8007018 <_dtoa_r+0x948>
 8006f78:	9b06      	ldr	r3, [sp, #24]
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	dd4c      	ble.n	8007018 <_dtoa_r+0x948>
 8006f7e:	e011      	b.n	8006fa4 <_dtoa_r+0x8d4>
 8006f80:	d0c9      	beq.n	8006f16 <_dtoa_r+0x846>
 8006f82:	9a05      	ldr	r2, [sp, #20]
 8006f84:	331c      	adds	r3, #28
 8006f86:	441a      	add	r2, r3
 8006f88:	9205      	str	r2, [sp, #20]
 8006f8a:	441d      	add	r5, r3
 8006f8c:	4498      	add	r8, r3
 8006f8e:	e7c2      	b.n	8006f16 <_dtoa_r+0x846>
 8006f90:	4603      	mov	r3, r0
 8006f92:	e7f6      	b.n	8006f82 <_dtoa_r+0x8b2>
 8006f94:	f1b9 0f00 	cmp.w	r9, #0
 8006f98:	dc38      	bgt.n	800700c <_dtoa_r+0x93c>
 8006f9a:	9b06      	ldr	r3, [sp, #24]
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	dd35      	ble.n	800700c <_dtoa_r+0x93c>
 8006fa0:	f8cd 9008 	str.w	r9, [sp, #8]
 8006fa4:	9b02      	ldr	r3, [sp, #8]
 8006fa6:	b963      	cbnz	r3, 8006fc2 <_dtoa_r+0x8f2>
 8006fa8:	4639      	mov	r1, r7
 8006faa:	2205      	movs	r2, #5
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 f9b3 	bl	8007318 <__multadd>
 8006fb2:	4601      	mov	r1, r0
 8006fb4:	4607      	mov	r7, r0
 8006fb6:	9804      	ldr	r0, [sp, #16]
 8006fb8:	f000 fb78 	bl	80076ac <__mcmp>
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	f73f adcc 	bgt.w	8006b5a <_dtoa_r+0x48a>
 8006fc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fc4:	465d      	mov	r5, fp
 8006fc6:	ea6f 0a03 	mvn.w	sl, r3
 8006fca:	f04f 0900 	mov.w	r9, #0
 8006fce:	4639      	mov	r1, r7
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	f000 f98a 	bl	80072ea <_Bfree>
 8006fd6:	2e00      	cmp	r6, #0
 8006fd8:	f43f aeb7 	beq.w	8006d4a <_dtoa_r+0x67a>
 8006fdc:	f1b9 0f00 	cmp.w	r9, #0
 8006fe0:	d005      	beq.n	8006fee <_dtoa_r+0x91e>
 8006fe2:	45b1      	cmp	r9, r6
 8006fe4:	d003      	beq.n	8006fee <_dtoa_r+0x91e>
 8006fe6:	4649      	mov	r1, r9
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f000 f97e 	bl	80072ea <_Bfree>
 8006fee:	4631      	mov	r1, r6
 8006ff0:	4620      	mov	r0, r4
 8006ff2:	f000 f97a 	bl	80072ea <_Bfree>
 8006ff6:	e6a8      	b.n	8006d4a <_dtoa_r+0x67a>
 8006ff8:	2700      	movs	r7, #0
 8006ffa:	463e      	mov	r6, r7
 8006ffc:	e7e1      	b.n	8006fc2 <_dtoa_r+0x8f2>
 8006ffe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007002:	463e      	mov	r6, r7
 8007004:	e5a9      	b.n	8006b5a <_dtoa_r+0x48a>
 8007006:	bf00      	nop
 8007008:	40240000 	.word	0x40240000
 800700c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800700e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007012:	2b00      	cmp	r3, #0
 8007014:	f000 80fa 	beq.w	800720c <_dtoa_r+0xb3c>
 8007018:	2d00      	cmp	r5, #0
 800701a:	dd05      	ble.n	8007028 <_dtoa_r+0x958>
 800701c:	4631      	mov	r1, r6
 800701e:	462a      	mov	r2, r5
 8007020:	4620      	mov	r0, r4
 8007022:	f000 faef 	bl	8007604 <__lshift>
 8007026:	4606      	mov	r6, r0
 8007028:	9b07      	ldr	r3, [sp, #28]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d04c      	beq.n	80070c8 <_dtoa_r+0x9f8>
 800702e:	6871      	ldr	r1, [r6, #4]
 8007030:	4620      	mov	r0, r4
 8007032:	f000 f926 	bl	8007282 <_Balloc>
 8007036:	6932      	ldr	r2, [r6, #16]
 8007038:	3202      	adds	r2, #2
 800703a:	4605      	mov	r5, r0
 800703c:	0092      	lsls	r2, r2, #2
 800703e:	f106 010c 	add.w	r1, r6, #12
 8007042:	300c      	adds	r0, #12
 8007044:	f000 f912 	bl	800726c <memcpy>
 8007048:	2201      	movs	r2, #1
 800704a:	4629      	mov	r1, r5
 800704c:	4620      	mov	r0, r4
 800704e:	f000 fad9 	bl	8007604 <__lshift>
 8007052:	9b00      	ldr	r3, [sp, #0]
 8007054:	f8cd b014 	str.w	fp, [sp, #20]
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	46b1      	mov	r9, r6
 800705e:	9307      	str	r3, [sp, #28]
 8007060:	4606      	mov	r6, r0
 8007062:	4639      	mov	r1, r7
 8007064:	9804      	ldr	r0, [sp, #16]
 8007066:	f7ff faa5 	bl	80065b4 <quorem>
 800706a:	4649      	mov	r1, r9
 800706c:	4605      	mov	r5, r0
 800706e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007072:	9804      	ldr	r0, [sp, #16]
 8007074:	f000 fb1a 	bl	80076ac <__mcmp>
 8007078:	4632      	mov	r2, r6
 800707a:	9000      	str	r0, [sp, #0]
 800707c:	4639      	mov	r1, r7
 800707e:	4620      	mov	r0, r4
 8007080:	f000 fb2e 	bl	80076e0 <__mdiff>
 8007084:	68c3      	ldr	r3, [r0, #12]
 8007086:	4602      	mov	r2, r0
 8007088:	bb03      	cbnz	r3, 80070cc <_dtoa_r+0x9fc>
 800708a:	4601      	mov	r1, r0
 800708c:	9008      	str	r0, [sp, #32]
 800708e:	9804      	ldr	r0, [sp, #16]
 8007090:	f000 fb0c 	bl	80076ac <__mcmp>
 8007094:	9a08      	ldr	r2, [sp, #32]
 8007096:	4603      	mov	r3, r0
 8007098:	4611      	mov	r1, r2
 800709a:	4620      	mov	r0, r4
 800709c:	9308      	str	r3, [sp, #32]
 800709e:	f000 f924 	bl	80072ea <_Bfree>
 80070a2:	9b08      	ldr	r3, [sp, #32]
 80070a4:	b9a3      	cbnz	r3, 80070d0 <_dtoa_r+0xa00>
 80070a6:	9a06      	ldr	r2, [sp, #24]
 80070a8:	b992      	cbnz	r2, 80070d0 <_dtoa_r+0xa00>
 80070aa:	9a07      	ldr	r2, [sp, #28]
 80070ac:	b982      	cbnz	r2, 80070d0 <_dtoa_r+0xa00>
 80070ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80070b2:	d029      	beq.n	8007108 <_dtoa_r+0xa38>
 80070b4:	9b00      	ldr	r3, [sp, #0]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	dd01      	ble.n	80070be <_dtoa_r+0x9ee>
 80070ba:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80070be:	9b05      	ldr	r3, [sp, #20]
 80070c0:	1c5d      	adds	r5, r3, #1
 80070c2:	f883 8000 	strb.w	r8, [r3]
 80070c6:	e782      	b.n	8006fce <_dtoa_r+0x8fe>
 80070c8:	4630      	mov	r0, r6
 80070ca:	e7c2      	b.n	8007052 <_dtoa_r+0x982>
 80070cc:	2301      	movs	r3, #1
 80070ce:	e7e3      	b.n	8007098 <_dtoa_r+0x9c8>
 80070d0:	9a00      	ldr	r2, [sp, #0]
 80070d2:	2a00      	cmp	r2, #0
 80070d4:	db04      	blt.n	80070e0 <_dtoa_r+0xa10>
 80070d6:	d125      	bne.n	8007124 <_dtoa_r+0xa54>
 80070d8:	9a06      	ldr	r2, [sp, #24]
 80070da:	bb1a      	cbnz	r2, 8007124 <_dtoa_r+0xa54>
 80070dc:	9a07      	ldr	r2, [sp, #28]
 80070de:	bb0a      	cbnz	r2, 8007124 <_dtoa_r+0xa54>
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	ddec      	ble.n	80070be <_dtoa_r+0x9ee>
 80070e4:	2201      	movs	r2, #1
 80070e6:	9904      	ldr	r1, [sp, #16]
 80070e8:	4620      	mov	r0, r4
 80070ea:	f000 fa8b 	bl	8007604 <__lshift>
 80070ee:	4639      	mov	r1, r7
 80070f0:	9004      	str	r0, [sp, #16]
 80070f2:	f000 fadb 	bl	80076ac <__mcmp>
 80070f6:	2800      	cmp	r0, #0
 80070f8:	dc03      	bgt.n	8007102 <_dtoa_r+0xa32>
 80070fa:	d1e0      	bne.n	80070be <_dtoa_r+0x9ee>
 80070fc:	f018 0f01 	tst.w	r8, #1
 8007100:	d0dd      	beq.n	80070be <_dtoa_r+0x9ee>
 8007102:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007106:	d1d8      	bne.n	80070ba <_dtoa_r+0x9ea>
 8007108:	9b05      	ldr	r3, [sp, #20]
 800710a:	9a05      	ldr	r2, [sp, #20]
 800710c:	1c5d      	adds	r5, r3, #1
 800710e:	2339      	movs	r3, #57	; 0x39
 8007110:	7013      	strb	r3, [r2, #0]
 8007112:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007116:	2b39      	cmp	r3, #57	; 0x39
 8007118:	f105 32ff 	add.w	r2, r5, #4294967295
 800711c:	d04f      	beq.n	80071be <_dtoa_r+0xaee>
 800711e:	3301      	adds	r3, #1
 8007120:	7013      	strb	r3, [r2, #0]
 8007122:	e754      	b.n	8006fce <_dtoa_r+0x8fe>
 8007124:	9a05      	ldr	r2, [sp, #20]
 8007126:	2b00      	cmp	r3, #0
 8007128:	f102 0501 	add.w	r5, r2, #1
 800712c:	dd06      	ble.n	800713c <_dtoa_r+0xa6c>
 800712e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007132:	d0e9      	beq.n	8007108 <_dtoa_r+0xa38>
 8007134:	f108 0801 	add.w	r8, r8, #1
 8007138:	9b05      	ldr	r3, [sp, #20]
 800713a:	e7c2      	b.n	80070c2 <_dtoa_r+0x9f2>
 800713c:	9a02      	ldr	r2, [sp, #8]
 800713e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007142:	eba5 030b 	sub.w	r3, r5, fp
 8007146:	4293      	cmp	r3, r2
 8007148:	d021      	beq.n	800718e <_dtoa_r+0xabe>
 800714a:	2300      	movs	r3, #0
 800714c:	220a      	movs	r2, #10
 800714e:	9904      	ldr	r1, [sp, #16]
 8007150:	4620      	mov	r0, r4
 8007152:	f000 f8e1 	bl	8007318 <__multadd>
 8007156:	45b1      	cmp	r9, r6
 8007158:	9004      	str	r0, [sp, #16]
 800715a:	f04f 0300 	mov.w	r3, #0
 800715e:	f04f 020a 	mov.w	r2, #10
 8007162:	4649      	mov	r1, r9
 8007164:	4620      	mov	r0, r4
 8007166:	d105      	bne.n	8007174 <_dtoa_r+0xaa4>
 8007168:	f000 f8d6 	bl	8007318 <__multadd>
 800716c:	4681      	mov	r9, r0
 800716e:	4606      	mov	r6, r0
 8007170:	9505      	str	r5, [sp, #20]
 8007172:	e776      	b.n	8007062 <_dtoa_r+0x992>
 8007174:	f000 f8d0 	bl	8007318 <__multadd>
 8007178:	4631      	mov	r1, r6
 800717a:	4681      	mov	r9, r0
 800717c:	2300      	movs	r3, #0
 800717e:	220a      	movs	r2, #10
 8007180:	4620      	mov	r0, r4
 8007182:	f000 f8c9 	bl	8007318 <__multadd>
 8007186:	4606      	mov	r6, r0
 8007188:	e7f2      	b.n	8007170 <_dtoa_r+0xaa0>
 800718a:	f04f 0900 	mov.w	r9, #0
 800718e:	2201      	movs	r2, #1
 8007190:	9904      	ldr	r1, [sp, #16]
 8007192:	4620      	mov	r0, r4
 8007194:	f000 fa36 	bl	8007604 <__lshift>
 8007198:	4639      	mov	r1, r7
 800719a:	9004      	str	r0, [sp, #16]
 800719c:	f000 fa86 	bl	80076ac <__mcmp>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	dcb6      	bgt.n	8007112 <_dtoa_r+0xa42>
 80071a4:	d102      	bne.n	80071ac <_dtoa_r+0xadc>
 80071a6:	f018 0f01 	tst.w	r8, #1
 80071aa:	d1b2      	bne.n	8007112 <_dtoa_r+0xa42>
 80071ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80071b0:	2b30      	cmp	r3, #48	; 0x30
 80071b2:	f105 32ff 	add.w	r2, r5, #4294967295
 80071b6:	f47f af0a 	bne.w	8006fce <_dtoa_r+0x8fe>
 80071ba:	4615      	mov	r5, r2
 80071bc:	e7f6      	b.n	80071ac <_dtoa_r+0xadc>
 80071be:	4593      	cmp	fp, r2
 80071c0:	d105      	bne.n	80071ce <_dtoa_r+0xafe>
 80071c2:	2331      	movs	r3, #49	; 0x31
 80071c4:	f10a 0a01 	add.w	sl, sl, #1
 80071c8:	f88b 3000 	strb.w	r3, [fp]
 80071cc:	e6ff      	b.n	8006fce <_dtoa_r+0x8fe>
 80071ce:	4615      	mov	r5, r2
 80071d0:	e79f      	b.n	8007112 <_dtoa_r+0xa42>
 80071d2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007238 <_dtoa_r+0xb68>
 80071d6:	e007      	b.n	80071e8 <_dtoa_r+0xb18>
 80071d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071da:	f8df b060 	ldr.w	fp, [pc, #96]	; 800723c <_dtoa_r+0xb6c>
 80071de:	b11b      	cbz	r3, 80071e8 <_dtoa_r+0xb18>
 80071e0:	f10b 0308 	add.w	r3, fp, #8
 80071e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	4658      	mov	r0, fp
 80071ea:	b017      	add	sp, #92	; 0x5c
 80071ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071f0:	9b06      	ldr	r3, [sp, #24]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	f77f ae35 	ble.w	8006e62 <_dtoa_r+0x792>
 80071f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071fa:	9307      	str	r3, [sp, #28]
 80071fc:	e649      	b.n	8006e92 <_dtoa_r+0x7c2>
 80071fe:	9b02      	ldr	r3, [sp, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	dc03      	bgt.n	800720c <_dtoa_r+0xb3c>
 8007204:	9b06      	ldr	r3, [sp, #24]
 8007206:	2b02      	cmp	r3, #2
 8007208:	f73f aecc 	bgt.w	8006fa4 <_dtoa_r+0x8d4>
 800720c:	465d      	mov	r5, fp
 800720e:	4639      	mov	r1, r7
 8007210:	9804      	ldr	r0, [sp, #16]
 8007212:	f7ff f9cf 	bl	80065b4 <quorem>
 8007216:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800721a:	f805 8b01 	strb.w	r8, [r5], #1
 800721e:	9a02      	ldr	r2, [sp, #8]
 8007220:	eba5 030b 	sub.w	r3, r5, fp
 8007224:	429a      	cmp	r2, r3
 8007226:	ddb0      	ble.n	800718a <_dtoa_r+0xaba>
 8007228:	2300      	movs	r3, #0
 800722a:	220a      	movs	r2, #10
 800722c:	9904      	ldr	r1, [sp, #16]
 800722e:	4620      	mov	r0, r4
 8007230:	f000 f872 	bl	8007318 <__multadd>
 8007234:	9004      	str	r0, [sp, #16]
 8007236:	e7ea      	b.n	800720e <_dtoa_r+0xb3e>
 8007238:	08008180 	.word	0x08008180
 800723c:	080081a4 	.word	0x080081a4

08007240 <_localeconv_r>:
 8007240:	4b04      	ldr	r3, [pc, #16]	; (8007254 <_localeconv_r+0x14>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	6a18      	ldr	r0, [r3, #32]
 8007246:	4b04      	ldr	r3, [pc, #16]	; (8007258 <_localeconv_r+0x18>)
 8007248:	2800      	cmp	r0, #0
 800724a:	bf08      	it	eq
 800724c:	4618      	moveq	r0, r3
 800724e:	30f0      	adds	r0, #240	; 0xf0
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	200001b8 	.word	0x200001b8
 8007258:	2000021c 	.word	0x2000021c

0800725c <malloc>:
 800725c:	4b02      	ldr	r3, [pc, #8]	; (8007268 <malloc+0xc>)
 800725e:	4601      	mov	r1, r0
 8007260:	6818      	ldr	r0, [r3, #0]
 8007262:	f000 bb45 	b.w	80078f0 <_malloc_r>
 8007266:	bf00      	nop
 8007268:	200001b8 	.word	0x200001b8

0800726c <memcpy>:
 800726c:	b510      	push	{r4, lr}
 800726e:	1e43      	subs	r3, r0, #1
 8007270:	440a      	add	r2, r1
 8007272:	4291      	cmp	r1, r2
 8007274:	d100      	bne.n	8007278 <memcpy+0xc>
 8007276:	bd10      	pop	{r4, pc}
 8007278:	f811 4b01 	ldrb.w	r4, [r1], #1
 800727c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007280:	e7f7      	b.n	8007272 <memcpy+0x6>

08007282 <_Balloc>:
 8007282:	b570      	push	{r4, r5, r6, lr}
 8007284:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007286:	4604      	mov	r4, r0
 8007288:	460e      	mov	r6, r1
 800728a:	b93d      	cbnz	r5, 800729c <_Balloc+0x1a>
 800728c:	2010      	movs	r0, #16
 800728e:	f7ff ffe5 	bl	800725c <malloc>
 8007292:	6260      	str	r0, [r4, #36]	; 0x24
 8007294:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007298:	6005      	str	r5, [r0, #0]
 800729a:	60c5      	str	r5, [r0, #12]
 800729c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800729e:	68eb      	ldr	r3, [r5, #12]
 80072a0:	b183      	cbz	r3, 80072c4 <_Balloc+0x42>
 80072a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80072aa:	b9b8      	cbnz	r0, 80072dc <_Balloc+0x5a>
 80072ac:	2101      	movs	r1, #1
 80072ae:	fa01 f506 	lsl.w	r5, r1, r6
 80072b2:	1d6a      	adds	r2, r5, #5
 80072b4:	0092      	lsls	r2, r2, #2
 80072b6:	4620      	mov	r0, r4
 80072b8:	f000 fabe 	bl	8007838 <_calloc_r>
 80072bc:	b160      	cbz	r0, 80072d8 <_Balloc+0x56>
 80072be:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80072c2:	e00e      	b.n	80072e2 <_Balloc+0x60>
 80072c4:	2221      	movs	r2, #33	; 0x21
 80072c6:	2104      	movs	r1, #4
 80072c8:	4620      	mov	r0, r4
 80072ca:	f000 fab5 	bl	8007838 <_calloc_r>
 80072ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072d0:	60e8      	str	r0, [r5, #12]
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1e4      	bne.n	80072a2 <_Balloc+0x20>
 80072d8:	2000      	movs	r0, #0
 80072da:	bd70      	pop	{r4, r5, r6, pc}
 80072dc:	6802      	ldr	r2, [r0, #0]
 80072de:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80072e2:	2300      	movs	r3, #0
 80072e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072e8:	e7f7      	b.n	80072da <_Balloc+0x58>

080072ea <_Bfree>:
 80072ea:	b570      	push	{r4, r5, r6, lr}
 80072ec:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80072ee:	4606      	mov	r6, r0
 80072f0:	460d      	mov	r5, r1
 80072f2:	b93c      	cbnz	r4, 8007304 <_Bfree+0x1a>
 80072f4:	2010      	movs	r0, #16
 80072f6:	f7ff ffb1 	bl	800725c <malloc>
 80072fa:	6270      	str	r0, [r6, #36]	; 0x24
 80072fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007300:	6004      	str	r4, [r0, #0]
 8007302:	60c4      	str	r4, [r0, #12]
 8007304:	b13d      	cbz	r5, 8007316 <_Bfree+0x2c>
 8007306:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007308:	686a      	ldr	r2, [r5, #4]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007310:	6029      	str	r1, [r5, #0]
 8007312:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007316:	bd70      	pop	{r4, r5, r6, pc}

08007318 <__multadd>:
 8007318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800731c:	690d      	ldr	r5, [r1, #16]
 800731e:	461f      	mov	r7, r3
 8007320:	4606      	mov	r6, r0
 8007322:	460c      	mov	r4, r1
 8007324:	f101 0c14 	add.w	ip, r1, #20
 8007328:	2300      	movs	r3, #0
 800732a:	f8dc 0000 	ldr.w	r0, [ip]
 800732e:	b281      	uxth	r1, r0
 8007330:	fb02 7101 	mla	r1, r2, r1, r7
 8007334:	0c0f      	lsrs	r7, r1, #16
 8007336:	0c00      	lsrs	r0, r0, #16
 8007338:	fb02 7000 	mla	r0, r2, r0, r7
 800733c:	b289      	uxth	r1, r1
 800733e:	3301      	adds	r3, #1
 8007340:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007344:	429d      	cmp	r5, r3
 8007346:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800734a:	f84c 1b04 	str.w	r1, [ip], #4
 800734e:	dcec      	bgt.n	800732a <__multadd+0x12>
 8007350:	b1d7      	cbz	r7, 8007388 <__multadd+0x70>
 8007352:	68a3      	ldr	r3, [r4, #8]
 8007354:	42ab      	cmp	r3, r5
 8007356:	dc12      	bgt.n	800737e <__multadd+0x66>
 8007358:	6861      	ldr	r1, [r4, #4]
 800735a:	4630      	mov	r0, r6
 800735c:	3101      	adds	r1, #1
 800735e:	f7ff ff90 	bl	8007282 <_Balloc>
 8007362:	6922      	ldr	r2, [r4, #16]
 8007364:	3202      	adds	r2, #2
 8007366:	f104 010c 	add.w	r1, r4, #12
 800736a:	4680      	mov	r8, r0
 800736c:	0092      	lsls	r2, r2, #2
 800736e:	300c      	adds	r0, #12
 8007370:	f7ff ff7c 	bl	800726c <memcpy>
 8007374:	4621      	mov	r1, r4
 8007376:	4630      	mov	r0, r6
 8007378:	f7ff ffb7 	bl	80072ea <_Bfree>
 800737c:	4644      	mov	r4, r8
 800737e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007382:	3501      	adds	r5, #1
 8007384:	615f      	str	r7, [r3, #20]
 8007386:	6125      	str	r5, [r4, #16]
 8007388:	4620      	mov	r0, r4
 800738a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800738e <__hi0bits>:
 800738e:	0c02      	lsrs	r2, r0, #16
 8007390:	0412      	lsls	r2, r2, #16
 8007392:	4603      	mov	r3, r0
 8007394:	b9b2      	cbnz	r2, 80073c4 <__hi0bits+0x36>
 8007396:	0403      	lsls	r3, r0, #16
 8007398:	2010      	movs	r0, #16
 800739a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800739e:	bf04      	itt	eq
 80073a0:	021b      	lsleq	r3, r3, #8
 80073a2:	3008      	addeq	r0, #8
 80073a4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80073a8:	bf04      	itt	eq
 80073aa:	011b      	lsleq	r3, r3, #4
 80073ac:	3004      	addeq	r0, #4
 80073ae:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80073b2:	bf04      	itt	eq
 80073b4:	009b      	lsleq	r3, r3, #2
 80073b6:	3002      	addeq	r0, #2
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	db06      	blt.n	80073ca <__hi0bits+0x3c>
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	d503      	bpl.n	80073c8 <__hi0bits+0x3a>
 80073c0:	3001      	adds	r0, #1
 80073c2:	4770      	bx	lr
 80073c4:	2000      	movs	r0, #0
 80073c6:	e7e8      	b.n	800739a <__hi0bits+0xc>
 80073c8:	2020      	movs	r0, #32
 80073ca:	4770      	bx	lr

080073cc <__lo0bits>:
 80073cc:	6803      	ldr	r3, [r0, #0]
 80073ce:	f013 0207 	ands.w	r2, r3, #7
 80073d2:	4601      	mov	r1, r0
 80073d4:	d00b      	beq.n	80073ee <__lo0bits+0x22>
 80073d6:	07da      	lsls	r2, r3, #31
 80073d8:	d423      	bmi.n	8007422 <__lo0bits+0x56>
 80073da:	0798      	lsls	r0, r3, #30
 80073dc:	bf49      	itett	mi
 80073de:	085b      	lsrmi	r3, r3, #1
 80073e0:	089b      	lsrpl	r3, r3, #2
 80073e2:	2001      	movmi	r0, #1
 80073e4:	600b      	strmi	r3, [r1, #0]
 80073e6:	bf5c      	itt	pl
 80073e8:	600b      	strpl	r3, [r1, #0]
 80073ea:	2002      	movpl	r0, #2
 80073ec:	4770      	bx	lr
 80073ee:	b298      	uxth	r0, r3
 80073f0:	b9a8      	cbnz	r0, 800741e <__lo0bits+0x52>
 80073f2:	0c1b      	lsrs	r3, r3, #16
 80073f4:	2010      	movs	r0, #16
 80073f6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80073fa:	bf04      	itt	eq
 80073fc:	0a1b      	lsreq	r3, r3, #8
 80073fe:	3008      	addeq	r0, #8
 8007400:	071a      	lsls	r2, r3, #28
 8007402:	bf04      	itt	eq
 8007404:	091b      	lsreq	r3, r3, #4
 8007406:	3004      	addeq	r0, #4
 8007408:	079a      	lsls	r2, r3, #30
 800740a:	bf04      	itt	eq
 800740c:	089b      	lsreq	r3, r3, #2
 800740e:	3002      	addeq	r0, #2
 8007410:	07da      	lsls	r2, r3, #31
 8007412:	d402      	bmi.n	800741a <__lo0bits+0x4e>
 8007414:	085b      	lsrs	r3, r3, #1
 8007416:	d006      	beq.n	8007426 <__lo0bits+0x5a>
 8007418:	3001      	adds	r0, #1
 800741a:	600b      	str	r3, [r1, #0]
 800741c:	4770      	bx	lr
 800741e:	4610      	mov	r0, r2
 8007420:	e7e9      	b.n	80073f6 <__lo0bits+0x2a>
 8007422:	2000      	movs	r0, #0
 8007424:	4770      	bx	lr
 8007426:	2020      	movs	r0, #32
 8007428:	4770      	bx	lr

0800742a <__i2b>:
 800742a:	b510      	push	{r4, lr}
 800742c:	460c      	mov	r4, r1
 800742e:	2101      	movs	r1, #1
 8007430:	f7ff ff27 	bl	8007282 <_Balloc>
 8007434:	2201      	movs	r2, #1
 8007436:	6144      	str	r4, [r0, #20]
 8007438:	6102      	str	r2, [r0, #16]
 800743a:	bd10      	pop	{r4, pc}

0800743c <__multiply>:
 800743c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007440:	4614      	mov	r4, r2
 8007442:	690a      	ldr	r2, [r1, #16]
 8007444:	6923      	ldr	r3, [r4, #16]
 8007446:	429a      	cmp	r2, r3
 8007448:	bfb8      	it	lt
 800744a:	460b      	movlt	r3, r1
 800744c:	4688      	mov	r8, r1
 800744e:	bfbc      	itt	lt
 8007450:	46a0      	movlt	r8, r4
 8007452:	461c      	movlt	r4, r3
 8007454:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007458:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800745c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007460:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007464:	eb07 0609 	add.w	r6, r7, r9
 8007468:	42b3      	cmp	r3, r6
 800746a:	bfb8      	it	lt
 800746c:	3101      	addlt	r1, #1
 800746e:	f7ff ff08 	bl	8007282 <_Balloc>
 8007472:	f100 0514 	add.w	r5, r0, #20
 8007476:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800747a:	462b      	mov	r3, r5
 800747c:	2200      	movs	r2, #0
 800747e:	4573      	cmp	r3, lr
 8007480:	d316      	bcc.n	80074b0 <__multiply+0x74>
 8007482:	f104 0214 	add.w	r2, r4, #20
 8007486:	f108 0114 	add.w	r1, r8, #20
 800748a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800748e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	9b00      	ldr	r3, [sp, #0]
 8007496:	9201      	str	r2, [sp, #4]
 8007498:	4293      	cmp	r3, r2
 800749a:	d80c      	bhi.n	80074b6 <__multiply+0x7a>
 800749c:	2e00      	cmp	r6, #0
 800749e:	dd03      	ble.n	80074a8 <__multiply+0x6c>
 80074a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d05d      	beq.n	8007564 <__multiply+0x128>
 80074a8:	6106      	str	r6, [r0, #16]
 80074aa:	b003      	add	sp, #12
 80074ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b0:	f843 2b04 	str.w	r2, [r3], #4
 80074b4:	e7e3      	b.n	800747e <__multiply+0x42>
 80074b6:	f8b2 b000 	ldrh.w	fp, [r2]
 80074ba:	f1bb 0f00 	cmp.w	fp, #0
 80074be:	d023      	beq.n	8007508 <__multiply+0xcc>
 80074c0:	4689      	mov	r9, r1
 80074c2:	46ac      	mov	ip, r5
 80074c4:	f04f 0800 	mov.w	r8, #0
 80074c8:	f859 4b04 	ldr.w	r4, [r9], #4
 80074cc:	f8dc a000 	ldr.w	sl, [ip]
 80074d0:	b2a3      	uxth	r3, r4
 80074d2:	fa1f fa8a 	uxth.w	sl, sl
 80074d6:	fb0b a303 	mla	r3, fp, r3, sl
 80074da:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80074de:	f8dc 4000 	ldr.w	r4, [ip]
 80074e2:	4443      	add	r3, r8
 80074e4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80074e8:	fb0b 840a 	mla	r4, fp, sl, r8
 80074ec:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80074f0:	46e2      	mov	sl, ip
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80074f8:	454f      	cmp	r7, r9
 80074fa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80074fe:	f84a 3b04 	str.w	r3, [sl], #4
 8007502:	d82b      	bhi.n	800755c <__multiply+0x120>
 8007504:	f8cc 8004 	str.w	r8, [ip, #4]
 8007508:	9b01      	ldr	r3, [sp, #4]
 800750a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800750e:	3204      	adds	r2, #4
 8007510:	f1ba 0f00 	cmp.w	sl, #0
 8007514:	d020      	beq.n	8007558 <__multiply+0x11c>
 8007516:	682b      	ldr	r3, [r5, #0]
 8007518:	4689      	mov	r9, r1
 800751a:	46a8      	mov	r8, r5
 800751c:	f04f 0b00 	mov.w	fp, #0
 8007520:	f8b9 c000 	ldrh.w	ip, [r9]
 8007524:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007528:	fb0a 440c 	mla	r4, sl, ip, r4
 800752c:	445c      	add	r4, fp
 800752e:	46c4      	mov	ip, r8
 8007530:	b29b      	uxth	r3, r3
 8007532:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007536:	f84c 3b04 	str.w	r3, [ip], #4
 800753a:	f859 3b04 	ldr.w	r3, [r9], #4
 800753e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007542:	0c1b      	lsrs	r3, r3, #16
 8007544:	fb0a b303 	mla	r3, sl, r3, fp
 8007548:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800754c:	454f      	cmp	r7, r9
 800754e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007552:	d805      	bhi.n	8007560 <__multiply+0x124>
 8007554:	f8c8 3004 	str.w	r3, [r8, #4]
 8007558:	3504      	adds	r5, #4
 800755a:	e79b      	b.n	8007494 <__multiply+0x58>
 800755c:	46d4      	mov	ip, sl
 800755e:	e7b3      	b.n	80074c8 <__multiply+0x8c>
 8007560:	46e0      	mov	r8, ip
 8007562:	e7dd      	b.n	8007520 <__multiply+0xe4>
 8007564:	3e01      	subs	r6, #1
 8007566:	e799      	b.n	800749c <__multiply+0x60>

08007568 <__pow5mult>:
 8007568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800756c:	4615      	mov	r5, r2
 800756e:	f012 0203 	ands.w	r2, r2, #3
 8007572:	4606      	mov	r6, r0
 8007574:	460f      	mov	r7, r1
 8007576:	d007      	beq.n	8007588 <__pow5mult+0x20>
 8007578:	3a01      	subs	r2, #1
 800757a:	4c21      	ldr	r4, [pc, #132]	; (8007600 <__pow5mult+0x98>)
 800757c:	2300      	movs	r3, #0
 800757e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007582:	f7ff fec9 	bl	8007318 <__multadd>
 8007586:	4607      	mov	r7, r0
 8007588:	10ad      	asrs	r5, r5, #2
 800758a:	d035      	beq.n	80075f8 <__pow5mult+0x90>
 800758c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800758e:	b93c      	cbnz	r4, 80075a0 <__pow5mult+0x38>
 8007590:	2010      	movs	r0, #16
 8007592:	f7ff fe63 	bl	800725c <malloc>
 8007596:	6270      	str	r0, [r6, #36]	; 0x24
 8007598:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800759c:	6004      	str	r4, [r0, #0]
 800759e:	60c4      	str	r4, [r0, #12]
 80075a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80075a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075a8:	b94c      	cbnz	r4, 80075be <__pow5mult+0x56>
 80075aa:	f240 2171 	movw	r1, #625	; 0x271
 80075ae:	4630      	mov	r0, r6
 80075b0:	f7ff ff3b 	bl	800742a <__i2b>
 80075b4:	2300      	movs	r3, #0
 80075b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80075ba:	4604      	mov	r4, r0
 80075bc:	6003      	str	r3, [r0, #0]
 80075be:	f04f 0800 	mov.w	r8, #0
 80075c2:	07eb      	lsls	r3, r5, #31
 80075c4:	d50a      	bpl.n	80075dc <__pow5mult+0x74>
 80075c6:	4639      	mov	r1, r7
 80075c8:	4622      	mov	r2, r4
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7ff ff36 	bl	800743c <__multiply>
 80075d0:	4639      	mov	r1, r7
 80075d2:	4681      	mov	r9, r0
 80075d4:	4630      	mov	r0, r6
 80075d6:	f7ff fe88 	bl	80072ea <_Bfree>
 80075da:	464f      	mov	r7, r9
 80075dc:	106d      	asrs	r5, r5, #1
 80075de:	d00b      	beq.n	80075f8 <__pow5mult+0x90>
 80075e0:	6820      	ldr	r0, [r4, #0]
 80075e2:	b938      	cbnz	r0, 80075f4 <__pow5mult+0x8c>
 80075e4:	4622      	mov	r2, r4
 80075e6:	4621      	mov	r1, r4
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7ff ff27 	bl	800743c <__multiply>
 80075ee:	6020      	str	r0, [r4, #0]
 80075f0:	f8c0 8000 	str.w	r8, [r0]
 80075f4:	4604      	mov	r4, r0
 80075f6:	e7e4      	b.n	80075c2 <__pow5mult+0x5a>
 80075f8:	4638      	mov	r0, r7
 80075fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075fe:	bf00      	nop
 8007600:	080082a8 	.word	0x080082a8

08007604 <__lshift>:
 8007604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007608:	460c      	mov	r4, r1
 800760a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800760e:	6923      	ldr	r3, [r4, #16]
 8007610:	6849      	ldr	r1, [r1, #4]
 8007612:	eb0a 0903 	add.w	r9, sl, r3
 8007616:	68a3      	ldr	r3, [r4, #8]
 8007618:	4607      	mov	r7, r0
 800761a:	4616      	mov	r6, r2
 800761c:	f109 0501 	add.w	r5, r9, #1
 8007620:	42ab      	cmp	r3, r5
 8007622:	db32      	blt.n	800768a <__lshift+0x86>
 8007624:	4638      	mov	r0, r7
 8007626:	f7ff fe2c 	bl	8007282 <_Balloc>
 800762a:	2300      	movs	r3, #0
 800762c:	4680      	mov	r8, r0
 800762e:	f100 0114 	add.w	r1, r0, #20
 8007632:	461a      	mov	r2, r3
 8007634:	4553      	cmp	r3, sl
 8007636:	db2b      	blt.n	8007690 <__lshift+0x8c>
 8007638:	6920      	ldr	r0, [r4, #16]
 800763a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800763e:	f104 0314 	add.w	r3, r4, #20
 8007642:	f016 021f 	ands.w	r2, r6, #31
 8007646:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800764a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800764e:	d025      	beq.n	800769c <__lshift+0x98>
 8007650:	f1c2 0e20 	rsb	lr, r2, #32
 8007654:	2000      	movs	r0, #0
 8007656:	681e      	ldr	r6, [r3, #0]
 8007658:	468a      	mov	sl, r1
 800765a:	4096      	lsls	r6, r2
 800765c:	4330      	orrs	r0, r6
 800765e:	f84a 0b04 	str.w	r0, [sl], #4
 8007662:	f853 0b04 	ldr.w	r0, [r3], #4
 8007666:	459c      	cmp	ip, r3
 8007668:	fa20 f00e 	lsr.w	r0, r0, lr
 800766c:	d814      	bhi.n	8007698 <__lshift+0x94>
 800766e:	6048      	str	r0, [r1, #4]
 8007670:	b108      	cbz	r0, 8007676 <__lshift+0x72>
 8007672:	f109 0502 	add.w	r5, r9, #2
 8007676:	3d01      	subs	r5, #1
 8007678:	4638      	mov	r0, r7
 800767a:	f8c8 5010 	str.w	r5, [r8, #16]
 800767e:	4621      	mov	r1, r4
 8007680:	f7ff fe33 	bl	80072ea <_Bfree>
 8007684:	4640      	mov	r0, r8
 8007686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800768a:	3101      	adds	r1, #1
 800768c:	005b      	lsls	r3, r3, #1
 800768e:	e7c7      	b.n	8007620 <__lshift+0x1c>
 8007690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007694:	3301      	adds	r3, #1
 8007696:	e7cd      	b.n	8007634 <__lshift+0x30>
 8007698:	4651      	mov	r1, sl
 800769a:	e7dc      	b.n	8007656 <__lshift+0x52>
 800769c:	3904      	subs	r1, #4
 800769e:	f853 2b04 	ldr.w	r2, [r3], #4
 80076a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80076a6:	459c      	cmp	ip, r3
 80076a8:	d8f9      	bhi.n	800769e <__lshift+0x9a>
 80076aa:	e7e4      	b.n	8007676 <__lshift+0x72>

080076ac <__mcmp>:
 80076ac:	6903      	ldr	r3, [r0, #16]
 80076ae:	690a      	ldr	r2, [r1, #16]
 80076b0:	1a9b      	subs	r3, r3, r2
 80076b2:	b530      	push	{r4, r5, lr}
 80076b4:	d10c      	bne.n	80076d0 <__mcmp+0x24>
 80076b6:	0092      	lsls	r2, r2, #2
 80076b8:	3014      	adds	r0, #20
 80076ba:	3114      	adds	r1, #20
 80076bc:	1884      	adds	r4, r0, r2
 80076be:	4411      	add	r1, r2
 80076c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80076c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80076c8:	4295      	cmp	r5, r2
 80076ca:	d003      	beq.n	80076d4 <__mcmp+0x28>
 80076cc:	d305      	bcc.n	80076da <__mcmp+0x2e>
 80076ce:	2301      	movs	r3, #1
 80076d0:	4618      	mov	r0, r3
 80076d2:	bd30      	pop	{r4, r5, pc}
 80076d4:	42a0      	cmp	r0, r4
 80076d6:	d3f3      	bcc.n	80076c0 <__mcmp+0x14>
 80076d8:	e7fa      	b.n	80076d0 <__mcmp+0x24>
 80076da:	f04f 33ff 	mov.w	r3, #4294967295
 80076de:	e7f7      	b.n	80076d0 <__mcmp+0x24>

080076e0 <__mdiff>:
 80076e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076e4:	460d      	mov	r5, r1
 80076e6:	4607      	mov	r7, r0
 80076e8:	4611      	mov	r1, r2
 80076ea:	4628      	mov	r0, r5
 80076ec:	4614      	mov	r4, r2
 80076ee:	f7ff ffdd 	bl	80076ac <__mcmp>
 80076f2:	1e06      	subs	r6, r0, #0
 80076f4:	d108      	bne.n	8007708 <__mdiff+0x28>
 80076f6:	4631      	mov	r1, r6
 80076f8:	4638      	mov	r0, r7
 80076fa:	f7ff fdc2 	bl	8007282 <_Balloc>
 80076fe:	2301      	movs	r3, #1
 8007700:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007708:	bfa4      	itt	ge
 800770a:	4623      	movge	r3, r4
 800770c:	462c      	movge	r4, r5
 800770e:	4638      	mov	r0, r7
 8007710:	6861      	ldr	r1, [r4, #4]
 8007712:	bfa6      	itte	ge
 8007714:	461d      	movge	r5, r3
 8007716:	2600      	movge	r6, #0
 8007718:	2601      	movlt	r6, #1
 800771a:	f7ff fdb2 	bl	8007282 <_Balloc>
 800771e:	692b      	ldr	r3, [r5, #16]
 8007720:	60c6      	str	r6, [r0, #12]
 8007722:	6926      	ldr	r6, [r4, #16]
 8007724:	f105 0914 	add.w	r9, r5, #20
 8007728:	f104 0214 	add.w	r2, r4, #20
 800772c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007730:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007734:	f100 0514 	add.w	r5, r0, #20
 8007738:	f04f 0e00 	mov.w	lr, #0
 800773c:	f852 ab04 	ldr.w	sl, [r2], #4
 8007740:	f859 4b04 	ldr.w	r4, [r9], #4
 8007744:	fa1e f18a 	uxtah	r1, lr, sl
 8007748:	b2a3      	uxth	r3, r4
 800774a:	1ac9      	subs	r1, r1, r3
 800774c:	0c23      	lsrs	r3, r4, #16
 800774e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007752:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007756:	b289      	uxth	r1, r1
 8007758:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800775c:	45c8      	cmp	r8, r9
 800775e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007762:	4694      	mov	ip, r2
 8007764:	f845 3b04 	str.w	r3, [r5], #4
 8007768:	d8e8      	bhi.n	800773c <__mdiff+0x5c>
 800776a:	45bc      	cmp	ip, r7
 800776c:	d304      	bcc.n	8007778 <__mdiff+0x98>
 800776e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007772:	b183      	cbz	r3, 8007796 <__mdiff+0xb6>
 8007774:	6106      	str	r6, [r0, #16]
 8007776:	e7c5      	b.n	8007704 <__mdiff+0x24>
 8007778:	f85c 1b04 	ldr.w	r1, [ip], #4
 800777c:	fa1e f381 	uxtah	r3, lr, r1
 8007780:	141a      	asrs	r2, r3, #16
 8007782:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007786:	b29b      	uxth	r3, r3
 8007788:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800778c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007790:	f845 3b04 	str.w	r3, [r5], #4
 8007794:	e7e9      	b.n	800776a <__mdiff+0x8a>
 8007796:	3e01      	subs	r6, #1
 8007798:	e7e9      	b.n	800776e <__mdiff+0x8e>

0800779a <__d2b>:
 800779a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800779e:	460e      	mov	r6, r1
 80077a0:	2101      	movs	r1, #1
 80077a2:	ec59 8b10 	vmov	r8, r9, d0
 80077a6:	4615      	mov	r5, r2
 80077a8:	f7ff fd6b 	bl	8007282 <_Balloc>
 80077ac:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80077b0:	4607      	mov	r7, r0
 80077b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077b6:	bb34      	cbnz	r4, 8007806 <__d2b+0x6c>
 80077b8:	9301      	str	r3, [sp, #4]
 80077ba:	f1b8 0300 	subs.w	r3, r8, #0
 80077be:	d027      	beq.n	8007810 <__d2b+0x76>
 80077c0:	a802      	add	r0, sp, #8
 80077c2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80077c6:	f7ff fe01 	bl	80073cc <__lo0bits>
 80077ca:	9900      	ldr	r1, [sp, #0]
 80077cc:	b1f0      	cbz	r0, 800780c <__d2b+0x72>
 80077ce:	9a01      	ldr	r2, [sp, #4]
 80077d0:	f1c0 0320 	rsb	r3, r0, #32
 80077d4:	fa02 f303 	lsl.w	r3, r2, r3
 80077d8:	430b      	orrs	r3, r1
 80077da:	40c2      	lsrs	r2, r0
 80077dc:	617b      	str	r3, [r7, #20]
 80077de:	9201      	str	r2, [sp, #4]
 80077e0:	9b01      	ldr	r3, [sp, #4]
 80077e2:	61bb      	str	r3, [r7, #24]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	bf14      	ite	ne
 80077e8:	2102      	movne	r1, #2
 80077ea:	2101      	moveq	r1, #1
 80077ec:	6139      	str	r1, [r7, #16]
 80077ee:	b1c4      	cbz	r4, 8007822 <__d2b+0x88>
 80077f0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80077f4:	4404      	add	r4, r0
 80077f6:	6034      	str	r4, [r6, #0]
 80077f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80077fc:	6028      	str	r0, [r5, #0]
 80077fe:	4638      	mov	r0, r7
 8007800:	b003      	add	sp, #12
 8007802:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007806:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800780a:	e7d5      	b.n	80077b8 <__d2b+0x1e>
 800780c:	6179      	str	r1, [r7, #20]
 800780e:	e7e7      	b.n	80077e0 <__d2b+0x46>
 8007810:	a801      	add	r0, sp, #4
 8007812:	f7ff fddb 	bl	80073cc <__lo0bits>
 8007816:	9b01      	ldr	r3, [sp, #4]
 8007818:	617b      	str	r3, [r7, #20]
 800781a:	2101      	movs	r1, #1
 800781c:	6139      	str	r1, [r7, #16]
 800781e:	3020      	adds	r0, #32
 8007820:	e7e5      	b.n	80077ee <__d2b+0x54>
 8007822:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007826:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800782a:	6030      	str	r0, [r6, #0]
 800782c:	6918      	ldr	r0, [r3, #16]
 800782e:	f7ff fdae 	bl	800738e <__hi0bits>
 8007832:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007836:	e7e1      	b.n	80077fc <__d2b+0x62>

08007838 <_calloc_r>:
 8007838:	b538      	push	{r3, r4, r5, lr}
 800783a:	fb02 f401 	mul.w	r4, r2, r1
 800783e:	4621      	mov	r1, r4
 8007840:	f000 f856 	bl	80078f0 <_malloc_r>
 8007844:	4605      	mov	r5, r0
 8007846:	b118      	cbz	r0, 8007850 <_calloc_r+0x18>
 8007848:	4622      	mov	r2, r4
 800784a:	2100      	movs	r1, #0
 800784c:	f7fe fa2e 	bl	8005cac <memset>
 8007850:	4628      	mov	r0, r5
 8007852:	bd38      	pop	{r3, r4, r5, pc}

08007854 <_free_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4605      	mov	r5, r0
 8007858:	2900      	cmp	r1, #0
 800785a:	d045      	beq.n	80078e8 <_free_r+0x94>
 800785c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007860:	1f0c      	subs	r4, r1, #4
 8007862:	2b00      	cmp	r3, #0
 8007864:	bfb8      	it	lt
 8007866:	18e4      	addlt	r4, r4, r3
 8007868:	f000 fa29 	bl	8007cbe <__malloc_lock>
 800786c:	4a1f      	ldr	r2, [pc, #124]	; (80078ec <_free_r+0x98>)
 800786e:	6813      	ldr	r3, [r2, #0]
 8007870:	4610      	mov	r0, r2
 8007872:	b933      	cbnz	r3, 8007882 <_free_r+0x2e>
 8007874:	6063      	str	r3, [r4, #4]
 8007876:	6014      	str	r4, [r2, #0]
 8007878:	4628      	mov	r0, r5
 800787a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800787e:	f000 ba1f 	b.w	8007cc0 <__malloc_unlock>
 8007882:	42a3      	cmp	r3, r4
 8007884:	d90c      	bls.n	80078a0 <_free_r+0x4c>
 8007886:	6821      	ldr	r1, [r4, #0]
 8007888:	1862      	adds	r2, r4, r1
 800788a:	4293      	cmp	r3, r2
 800788c:	bf04      	itt	eq
 800788e:	681a      	ldreq	r2, [r3, #0]
 8007890:	685b      	ldreq	r3, [r3, #4]
 8007892:	6063      	str	r3, [r4, #4]
 8007894:	bf04      	itt	eq
 8007896:	1852      	addeq	r2, r2, r1
 8007898:	6022      	streq	r2, [r4, #0]
 800789a:	6004      	str	r4, [r0, #0]
 800789c:	e7ec      	b.n	8007878 <_free_r+0x24>
 800789e:	4613      	mov	r3, r2
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	b10a      	cbz	r2, 80078a8 <_free_r+0x54>
 80078a4:	42a2      	cmp	r2, r4
 80078a6:	d9fa      	bls.n	800789e <_free_r+0x4a>
 80078a8:	6819      	ldr	r1, [r3, #0]
 80078aa:	1858      	adds	r0, r3, r1
 80078ac:	42a0      	cmp	r0, r4
 80078ae:	d10b      	bne.n	80078c8 <_free_r+0x74>
 80078b0:	6820      	ldr	r0, [r4, #0]
 80078b2:	4401      	add	r1, r0
 80078b4:	1858      	adds	r0, r3, r1
 80078b6:	4282      	cmp	r2, r0
 80078b8:	6019      	str	r1, [r3, #0]
 80078ba:	d1dd      	bne.n	8007878 <_free_r+0x24>
 80078bc:	6810      	ldr	r0, [r2, #0]
 80078be:	6852      	ldr	r2, [r2, #4]
 80078c0:	605a      	str	r2, [r3, #4]
 80078c2:	4401      	add	r1, r0
 80078c4:	6019      	str	r1, [r3, #0]
 80078c6:	e7d7      	b.n	8007878 <_free_r+0x24>
 80078c8:	d902      	bls.n	80078d0 <_free_r+0x7c>
 80078ca:	230c      	movs	r3, #12
 80078cc:	602b      	str	r3, [r5, #0]
 80078ce:	e7d3      	b.n	8007878 <_free_r+0x24>
 80078d0:	6820      	ldr	r0, [r4, #0]
 80078d2:	1821      	adds	r1, r4, r0
 80078d4:	428a      	cmp	r2, r1
 80078d6:	bf04      	itt	eq
 80078d8:	6811      	ldreq	r1, [r2, #0]
 80078da:	6852      	ldreq	r2, [r2, #4]
 80078dc:	6062      	str	r2, [r4, #4]
 80078de:	bf04      	itt	eq
 80078e0:	1809      	addeq	r1, r1, r0
 80078e2:	6021      	streq	r1, [r4, #0]
 80078e4:	605c      	str	r4, [r3, #4]
 80078e6:	e7c7      	b.n	8007878 <_free_r+0x24>
 80078e8:	bd38      	pop	{r3, r4, r5, pc}
 80078ea:	bf00      	nop
 80078ec:	20000830 	.word	0x20000830

080078f0 <_malloc_r>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	1ccd      	adds	r5, r1, #3
 80078f4:	f025 0503 	bic.w	r5, r5, #3
 80078f8:	3508      	adds	r5, #8
 80078fa:	2d0c      	cmp	r5, #12
 80078fc:	bf38      	it	cc
 80078fe:	250c      	movcc	r5, #12
 8007900:	2d00      	cmp	r5, #0
 8007902:	4606      	mov	r6, r0
 8007904:	db01      	blt.n	800790a <_malloc_r+0x1a>
 8007906:	42a9      	cmp	r1, r5
 8007908:	d903      	bls.n	8007912 <_malloc_r+0x22>
 800790a:	230c      	movs	r3, #12
 800790c:	6033      	str	r3, [r6, #0]
 800790e:	2000      	movs	r0, #0
 8007910:	bd70      	pop	{r4, r5, r6, pc}
 8007912:	f000 f9d4 	bl	8007cbe <__malloc_lock>
 8007916:	4a21      	ldr	r2, [pc, #132]	; (800799c <_malloc_r+0xac>)
 8007918:	6814      	ldr	r4, [r2, #0]
 800791a:	4621      	mov	r1, r4
 800791c:	b991      	cbnz	r1, 8007944 <_malloc_r+0x54>
 800791e:	4c20      	ldr	r4, [pc, #128]	; (80079a0 <_malloc_r+0xb0>)
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	b91b      	cbnz	r3, 800792c <_malloc_r+0x3c>
 8007924:	4630      	mov	r0, r6
 8007926:	f000 f98f 	bl	8007c48 <_sbrk_r>
 800792a:	6020      	str	r0, [r4, #0]
 800792c:	4629      	mov	r1, r5
 800792e:	4630      	mov	r0, r6
 8007930:	f000 f98a 	bl	8007c48 <_sbrk_r>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d124      	bne.n	8007982 <_malloc_r+0x92>
 8007938:	230c      	movs	r3, #12
 800793a:	6033      	str	r3, [r6, #0]
 800793c:	4630      	mov	r0, r6
 800793e:	f000 f9bf 	bl	8007cc0 <__malloc_unlock>
 8007942:	e7e4      	b.n	800790e <_malloc_r+0x1e>
 8007944:	680b      	ldr	r3, [r1, #0]
 8007946:	1b5b      	subs	r3, r3, r5
 8007948:	d418      	bmi.n	800797c <_malloc_r+0x8c>
 800794a:	2b0b      	cmp	r3, #11
 800794c:	d90f      	bls.n	800796e <_malloc_r+0x7e>
 800794e:	600b      	str	r3, [r1, #0]
 8007950:	50cd      	str	r5, [r1, r3]
 8007952:	18cc      	adds	r4, r1, r3
 8007954:	4630      	mov	r0, r6
 8007956:	f000 f9b3 	bl	8007cc0 <__malloc_unlock>
 800795a:	f104 000b 	add.w	r0, r4, #11
 800795e:	1d23      	adds	r3, r4, #4
 8007960:	f020 0007 	bic.w	r0, r0, #7
 8007964:	1ac3      	subs	r3, r0, r3
 8007966:	d0d3      	beq.n	8007910 <_malloc_r+0x20>
 8007968:	425a      	negs	r2, r3
 800796a:	50e2      	str	r2, [r4, r3]
 800796c:	e7d0      	b.n	8007910 <_malloc_r+0x20>
 800796e:	428c      	cmp	r4, r1
 8007970:	684b      	ldr	r3, [r1, #4]
 8007972:	bf16      	itet	ne
 8007974:	6063      	strne	r3, [r4, #4]
 8007976:	6013      	streq	r3, [r2, #0]
 8007978:	460c      	movne	r4, r1
 800797a:	e7eb      	b.n	8007954 <_malloc_r+0x64>
 800797c:	460c      	mov	r4, r1
 800797e:	6849      	ldr	r1, [r1, #4]
 8007980:	e7cc      	b.n	800791c <_malloc_r+0x2c>
 8007982:	1cc4      	adds	r4, r0, #3
 8007984:	f024 0403 	bic.w	r4, r4, #3
 8007988:	42a0      	cmp	r0, r4
 800798a:	d005      	beq.n	8007998 <_malloc_r+0xa8>
 800798c:	1a21      	subs	r1, r4, r0
 800798e:	4630      	mov	r0, r6
 8007990:	f000 f95a 	bl	8007c48 <_sbrk_r>
 8007994:	3001      	adds	r0, #1
 8007996:	d0cf      	beq.n	8007938 <_malloc_r+0x48>
 8007998:	6025      	str	r5, [r4, #0]
 800799a:	e7db      	b.n	8007954 <_malloc_r+0x64>
 800799c:	20000830 	.word	0x20000830
 80079a0:	20000834 	.word	0x20000834

080079a4 <__ssputs_r>:
 80079a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079a8:	688e      	ldr	r6, [r1, #8]
 80079aa:	429e      	cmp	r6, r3
 80079ac:	4682      	mov	sl, r0
 80079ae:	460c      	mov	r4, r1
 80079b0:	4690      	mov	r8, r2
 80079b2:	4699      	mov	r9, r3
 80079b4:	d837      	bhi.n	8007a26 <__ssputs_r+0x82>
 80079b6:	898a      	ldrh	r2, [r1, #12]
 80079b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079bc:	d031      	beq.n	8007a22 <__ssputs_r+0x7e>
 80079be:	6825      	ldr	r5, [r4, #0]
 80079c0:	6909      	ldr	r1, [r1, #16]
 80079c2:	1a6f      	subs	r7, r5, r1
 80079c4:	6965      	ldr	r5, [r4, #20]
 80079c6:	2302      	movs	r3, #2
 80079c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079cc:	fb95 f5f3 	sdiv	r5, r5, r3
 80079d0:	f109 0301 	add.w	r3, r9, #1
 80079d4:	443b      	add	r3, r7
 80079d6:	429d      	cmp	r5, r3
 80079d8:	bf38      	it	cc
 80079da:	461d      	movcc	r5, r3
 80079dc:	0553      	lsls	r3, r2, #21
 80079de:	d530      	bpl.n	8007a42 <__ssputs_r+0x9e>
 80079e0:	4629      	mov	r1, r5
 80079e2:	f7ff ff85 	bl	80078f0 <_malloc_r>
 80079e6:	4606      	mov	r6, r0
 80079e8:	b950      	cbnz	r0, 8007a00 <__ssputs_r+0x5c>
 80079ea:	230c      	movs	r3, #12
 80079ec:	f8ca 3000 	str.w	r3, [sl]
 80079f0:	89a3      	ldrh	r3, [r4, #12]
 80079f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079f6:	81a3      	strh	r3, [r4, #12]
 80079f8:	f04f 30ff 	mov.w	r0, #4294967295
 80079fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a00:	463a      	mov	r2, r7
 8007a02:	6921      	ldr	r1, [r4, #16]
 8007a04:	f7ff fc32 	bl	800726c <memcpy>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	6126      	str	r6, [r4, #16]
 8007a16:	6165      	str	r5, [r4, #20]
 8007a18:	443e      	add	r6, r7
 8007a1a:	1bed      	subs	r5, r5, r7
 8007a1c:	6026      	str	r6, [r4, #0]
 8007a1e:	60a5      	str	r5, [r4, #8]
 8007a20:	464e      	mov	r6, r9
 8007a22:	454e      	cmp	r6, r9
 8007a24:	d900      	bls.n	8007a28 <__ssputs_r+0x84>
 8007a26:	464e      	mov	r6, r9
 8007a28:	4632      	mov	r2, r6
 8007a2a:	4641      	mov	r1, r8
 8007a2c:	6820      	ldr	r0, [r4, #0]
 8007a2e:	f000 f92d 	bl	8007c8c <memmove>
 8007a32:	68a3      	ldr	r3, [r4, #8]
 8007a34:	1b9b      	subs	r3, r3, r6
 8007a36:	60a3      	str	r3, [r4, #8]
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	441e      	add	r6, r3
 8007a3c:	6026      	str	r6, [r4, #0]
 8007a3e:	2000      	movs	r0, #0
 8007a40:	e7dc      	b.n	80079fc <__ssputs_r+0x58>
 8007a42:	462a      	mov	r2, r5
 8007a44:	f000 f93d 	bl	8007cc2 <_realloc_r>
 8007a48:	4606      	mov	r6, r0
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d1e2      	bne.n	8007a14 <__ssputs_r+0x70>
 8007a4e:	6921      	ldr	r1, [r4, #16]
 8007a50:	4650      	mov	r0, sl
 8007a52:	f7ff feff 	bl	8007854 <_free_r>
 8007a56:	e7c8      	b.n	80079ea <__ssputs_r+0x46>

08007a58 <_svfiprintf_r>:
 8007a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5c:	461d      	mov	r5, r3
 8007a5e:	898b      	ldrh	r3, [r1, #12]
 8007a60:	061f      	lsls	r7, r3, #24
 8007a62:	b09d      	sub	sp, #116	; 0x74
 8007a64:	4680      	mov	r8, r0
 8007a66:	460c      	mov	r4, r1
 8007a68:	4616      	mov	r6, r2
 8007a6a:	d50f      	bpl.n	8007a8c <_svfiprintf_r+0x34>
 8007a6c:	690b      	ldr	r3, [r1, #16]
 8007a6e:	b96b      	cbnz	r3, 8007a8c <_svfiprintf_r+0x34>
 8007a70:	2140      	movs	r1, #64	; 0x40
 8007a72:	f7ff ff3d 	bl	80078f0 <_malloc_r>
 8007a76:	6020      	str	r0, [r4, #0]
 8007a78:	6120      	str	r0, [r4, #16]
 8007a7a:	b928      	cbnz	r0, 8007a88 <_svfiprintf_r+0x30>
 8007a7c:	230c      	movs	r3, #12
 8007a7e:	f8c8 3000 	str.w	r3, [r8]
 8007a82:	f04f 30ff 	mov.w	r0, #4294967295
 8007a86:	e0c8      	b.n	8007c1a <_svfiprintf_r+0x1c2>
 8007a88:	2340      	movs	r3, #64	; 0x40
 8007a8a:	6163      	str	r3, [r4, #20]
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a90:	2320      	movs	r3, #32
 8007a92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a96:	2330      	movs	r3, #48	; 0x30
 8007a98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a9c:	9503      	str	r5, [sp, #12]
 8007a9e:	f04f 0b01 	mov.w	fp, #1
 8007aa2:	4637      	mov	r7, r6
 8007aa4:	463d      	mov	r5, r7
 8007aa6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007aaa:	b10b      	cbz	r3, 8007ab0 <_svfiprintf_r+0x58>
 8007aac:	2b25      	cmp	r3, #37	; 0x25
 8007aae:	d13e      	bne.n	8007b2e <_svfiprintf_r+0xd6>
 8007ab0:	ebb7 0a06 	subs.w	sl, r7, r6
 8007ab4:	d00b      	beq.n	8007ace <_svfiprintf_r+0x76>
 8007ab6:	4653      	mov	r3, sl
 8007ab8:	4632      	mov	r2, r6
 8007aba:	4621      	mov	r1, r4
 8007abc:	4640      	mov	r0, r8
 8007abe:	f7ff ff71 	bl	80079a4 <__ssputs_r>
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	f000 80a4 	beq.w	8007c10 <_svfiprintf_r+0x1b8>
 8007ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aca:	4453      	add	r3, sl
 8007acc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ace:	783b      	ldrb	r3, [r7, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 809d 	beq.w	8007c10 <_svfiprintf_r+0x1b8>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8007adc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ae0:	9304      	str	r3, [sp, #16]
 8007ae2:	9307      	str	r3, [sp, #28]
 8007ae4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ae8:	931a      	str	r3, [sp, #104]	; 0x68
 8007aea:	462f      	mov	r7, r5
 8007aec:	2205      	movs	r2, #5
 8007aee:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007af2:	4850      	ldr	r0, [pc, #320]	; (8007c34 <_svfiprintf_r+0x1dc>)
 8007af4:	f7f8 fb74 	bl	80001e0 <memchr>
 8007af8:	9b04      	ldr	r3, [sp, #16]
 8007afa:	b9d0      	cbnz	r0, 8007b32 <_svfiprintf_r+0xda>
 8007afc:	06d9      	lsls	r1, r3, #27
 8007afe:	bf44      	itt	mi
 8007b00:	2220      	movmi	r2, #32
 8007b02:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b06:	071a      	lsls	r2, r3, #28
 8007b08:	bf44      	itt	mi
 8007b0a:	222b      	movmi	r2, #43	; 0x2b
 8007b0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b10:	782a      	ldrb	r2, [r5, #0]
 8007b12:	2a2a      	cmp	r2, #42	; 0x2a
 8007b14:	d015      	beq.n	8007b42 <_svfiprintf_r+0xea>
 8007b16:	9a07      	ldr	r2, [sp, #28]
 8007b18:	462f      	mov	r7, r5
 8007b1a:	2000      	movs	r0, #0
 8007b1c:	250a      	movs	r5, #10
 8007b1e:	4639      	mov	r1, r7
 8007b20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b24:	3b30      	subs	r3, #48	; 0x30
 8007b26:	2b09      	cmp	r3, #9
 8007b28:	d94d      	bls.n	8007bc6 <_svfiprintf_r+0x16e>
 8007b2a:	b1b8      	cbz	r0, 8007b5c <_svfiprintf_r+0x104>
 8007b2c:	e00f      	b.n	8007b4e <_svfiprintf_r+0xf6>
 8007b2e:	462f      	mov	r7, r5
 8007b30:	e7b8      	b.n	8007aa4 <_svfiprintf_r+0x4c>
 8007b32:	4a40      	ldr	r2, [pc, #256]	; (8007c34 <_svfiprintf_r+0x1dc>)
 8007b34:	1a80      	subs	r0, r0, r2
 8007b36:	fa0b f000 	lsl.w	r0, fp, r0
 8007b3a:	4318      	orrs	r0, r3
 8007b3c:	9004      	str	r0, [sp, #16]
 8007b3e:	463d      	mov	r5, r7
 8007b40:	e7d3      	b.n	8007aea <_svfiprintf_r+0x92>
 8007b42:	9a03      	ldr	r2, [sp, #12]
 8007b44:	1d11      	adds	r1, r2, #4
 8007b46:	6812      	ldr	r2, [r2, #0]
 8007b48:	9103      	str	r1, [sp, #12]
 8007b4a:	2a00      	cmp	r2, #0
 8007b4c:	db01      	blt.n	8007b52 <_svfiprintf_r+0xfa>
 8007b4e:	9207      	str	r2, [sp, #28]
 8007b50:	e004      	b.n	8007b5c <_svfiprintf_r+0x104>
 8007b52:	4252      	negs	r2, r2
 8007b54:	f043 0302 	orr.w	r3, r3, #2
 8007b58:	9207      	str	r2, [sp, #28]
 8007b5a:	9304      	str	r3, [sp, #16]
 8007b5c:	783b      	ldrb	r3, [r7, #0]
 8007b5e:	2b2e      	cmp	r3, #46	; 0x2e
 8007b60:	d10c      	bne.n	8007b7c <_svfiprintf_r+0x124>
 8007b62:	787b      	ldrb	r3, [r7, #1]
 8007b64:	2b2a      	cmp	r3, #42	; 0x2a
 8007b66:	d133      	bne.n	8007bd0 <_svfiprintf_r+0x178>
 8007b68:	9b03      	ldr	r3, [sp, #12]
 8007b6a:	1d1a      	adds	r2, r3, #4
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	9203      	str	r2, [sp, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	bfb8      	it	lt
 8007b74:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b78:	3702      	adds	r7, #2
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	4d2e      	ldr	r5, [pc, #184]	; (8007c38 <_svfiprintf_r+0x1e0>)
 8007b7e:	7839      	ldrb	r1, [r7, #0]
 8007b80:	2203      	movs	r2, #3
 8007b82:	4628      	mov	r0, r5
 8007b84:	f7f8 fb2c 	bl	80001e0 <memchr>
 8007b88:	b138      	cbz	r0, 8007b9a <_svfiprintf_r+0x142>
 8007b8a:	2340      	movs	r3, #64	; 0x40
 8007b8c:	1b40      	subs	r0, r0, r5
 8007b8e:	fa03 f000 	lsl.w	r0, r3, r0
 8007b92:	9b04      	ldr	r3, [sp, #16]
 8007b94:	4303      	orrs	r3, r0
 8007b96:	3701      	adds	r7, #1
 8007b98:	9304      	str	r3, [sp, #16]
 8007b9a:	7839      	ldrb	r1, [r7, #0]
 8007b9c:	4827      	ldr	r0, [pc, #156]	; (8007c3c <_svfiprintf_r+0x1e4>)
 8007b9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ba2:	2206      	movs	r2, #6
 8007ba4:	1c7e      	adds	r6, r7, #1
 8007ba6:	f7f8 fb1b 	bl	80001e0 <memchr>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d038      	beq.n	8007c20 <_svfiprintf_r+0x1c8>
 8007bae:	4b24      	ldr	r3, [pc, #144]	; (8007c40 <_svfiprintf_r+0x1e8>)
 8007bb0:	bb13      	cbnz	r3, 8007bf8 <_svfiprintf_r+0x1a0>
 8007bb2:	9b03      	ldr	r3, [sp, #12]
 8007bb4:	3307      	adds	r3, #7
 8007bb6:	f023 0307 	bic.w	r3, r3, #7
 8007bba:	3308      	adds	r3, #8
 8007bbc:	9303      	str	r3, [sp, #12]
 8007bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc0:	444b      	add	r3, r9
 8007bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc4:	e76d      	b.n	8007aa2 <_svfiprintf_r+0x4a>
 8007bc6:	fb05 3202 	mla	r2, r5, r2, r3
 8007bca:	2001      	movs	r0, #1
 8007bcc:	460f      	mov	r7, r1
 8007bce:	e7a6      	b.n	8007b1e <_svfiprintf_r+0xc6>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	3701      	adds	r7, #1
 8007bd4:	9305      	str	r3, [sp, #20]
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	250a      	movs	r5, #10
 8007bda:	4638      	mov	r0, r7
 8007bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be0:	3a30      	subs	r2, #48	; 0x30
 8007be2:	2a09      	cmp	r2, #9
 8007be4:	d903      	bls.n	8007bee <_svfiprintf_r+0x196>
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d0c8      	beq.n	8007b7c <_svfiprintf_r+0x124>
 8007bea:	9105      	str	r1, [sp, #20]
 8007bec:	e7c6      	b.n	8007b7c <_svfiprintf_r+0x124>
 8007bee:	fb05 2101 	mla	r1, r5, r1, r2
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	e7f0      	b.n	8007bda <_svfiprintf_r+0x182>
 8007bf8:	ab03      	add	r3, sp, #12
 8007bfa:	9300      	str	r3, [sp, #0]
 8007bfc:	4622      	mov	r2, r4
 8007bfe:	4b11      	ldr	r3, [pc, #68]	; (8007c44 <_svfiprintf_r+0x1ec>)
 8007c00:	a904      	add	r1, sp, #16
 8007c02:	4640      	mov	r0, r8
 8007c04:	f7fe f8ee 	bl	8005de4 <_printf_float>
 8007c08:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007c0c:	4681      	mov	r9, r0
 8007c0e:	d1d6      	bne.n	8007bbe <_svfiprintf_r+0x166>
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	065b      	lsls	r3, r3, #25
 8007c14:	f53f af35 	bmi.w	8007a82 <_svfiprintf_r+0x2a>
 8007c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c1a:	b01d      	add	sp, #116	; 0x74
 8007c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c20:	ab03      	add	r3, sp, #12
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	4622      	mov	r2, r4
 8007c26:	4b07      	ldr	r3, [pc, #28]	; (8007c44 <_svfiprintf_r+0x1ec>)
 8007c28:	a904      	add	r1, sp, #16
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	f7fe fb90 	bl	8006350 <_printf_i>
 8007c30:	e7ea      	b.n	8007c08 <_svfiprintf_r+0x1b0>
 8007c32:	bf00      	nop
 8007c34:	080082b4 	.word	0x080082b4
 8007c38:	080082ba 	.word	0x080082ba
 8007c3c:	080082be 	.word	0x080082be
 8007c40:	08005de5 	.word	0x08005de5
 8007c44:	080079a5 	.word	0x080079a5

08007c48 <_sbrk_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4c06      	ldr	r4, [pc, #24]	; (8007c64 <_sbrk_r+0x1c>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4605      	mov	r5, r0
 8007c50:	4608      	mov	r0, r1
 8007c52:	6023      	str	r3, [r4, #0]
 8007c54:	f7fb f9dc 	bl	8003010 <_sbrk>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	d102      	bne.n	8007c62 <_sbrk_r+0x1a>
 8007c5c:	6823      	ldr	r3, [r4, #0]
 8007c5e:	b103      	cbz	r3, 8007c62 <_sbrk_r+0x1a>
 8007c60:	602b      	str	r3, [r5, #0]
 8007c62:	bd38      	pop	{r3, r4, r5, pc}
 8007c64:	20000ca0 	.word	0x20000ca0

08007c68 <__ascii_mbtowc>:
 8007c68:	b082      	sub	sp, #8
 8007c6a:	b901      	cbnz	r1, 8007c6e <__ascii_mbtowc+0x6>
 8007c6c:	a901      	add	r1, sp, #4
 8007c6e:	b142      	cbz	r2, 8007c82 <__ascii_mbtowc+0x1a>
 8007c70:	b14b      	cbz	r3, 8007c86 <__ascii_mbtowc+0x1e>
 8007c72:	7813      	ldrb	r3, [r2, #0]
 8007c74:	600b      	str	r3, [r1, #0]
 8007c76:	7812      	ldrb	r2, [r2, #0]
 8007c78:	1c10      	adds	r0, r2, #0
 8007c7a:	bf18      	it	ne
 8007c7c:	2001      	movne	r0, #1
 8007c7e:	b002      	add	sp, #8
 8007c80:	4770      	bx	lr
 8007c82:	4610      	mov	r0, r2
 8007c84:	e7fb      	b.n	8007c7e <__ascii_mbtowc+0x16>
 8007c86:	f06f 0001 	mvn.w	r0, #1
 8007c8a:	e7f8      	b.n	8007c7e <__ascii_mbtowc+0x16>

08007c8c <memmove>:
 8007c8c:	4288      	cmp	r0, r1
 8007c8e:	b510      	push	{r4, lr}
 8007c90:	eb01 0302 	add.w	r3, r1, r2
 8007c94:	d807      	bhi.n	8007ca6 <memmove+0x1a>
 8007c96:	1e42      	subs	r2, r0, #1
 8007c98:	4299      	cmp	r1, r3
 8007c9a:	d00a      	beq.n	8007cb2 <memmove+0x26>
 8007c9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ca0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007ca4:	e7f8      	b.n	8007c98 <memmove+0xc>
 8007ca6:	4283      	cmp	r3, r0
 8007ca8:	d9f5      	bls.n	8007c96 <memmove+0xa>
 8007caa:	1881      	adds	r1, r0, r2
 8007cac:	1ad2      	subs	r2, r2, r3
 8007cae:	42d3      	cmn	r3, r2
 8007cb0:	d100      	bne.n	8007cb4 <memmove+0x28>
 8007cb2:	bd10      	pop	{r4, pc}
 8007cb4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cb8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007cbc:	e7f7      	b.n	8007cae <memmove+0x22>

08007cbe <__malloc_lock>:
 8007cbe:	4770      	bx	lr

08007cc0 <__malloc_unlock>:
 8007cc0:	4770      	bx	lr

08007cc2 <_realloc_r>:
 8007cc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cc4:	4607      	mov	r7, r0
 8007cc6:	4614      	mov	r4, r2
 8007cc8:	460e      	mov	r6, r1
 8007cca:	b921      	cbnz	r1, 8007cd6 <_realloc_r+0x14>
 8007ccc:	4611      	mov	r1, r2
 8007cce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007cd2:	f7ff be0d 	b.w	80078f0 <_malloc_r>
 8007cd6:	b922      	cbnz	r2, 8007ce2 <_realloc_r+0x20>
 8007cd8:	f7ff fdbc 	bl	8007854 <_free_r>
 8007cdc:	4625      	mov	r5, r4
 8007cde:	4628      	mov	r0, r5
 8007ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce2:	f000 f821 	bl	8007d28 <_malloc_usable_size_r>
 8007ce6:	42a0      	cmp	r0, r4
 8007ce8:	d20f      	bcs.n	8007d0a <_realloc_r+0x48>
 8007cea:	4621      	mov	r1, r4
 8007cec:	4638      	mov	r0, r7
 8007cee:	f7ff fdff 	bl	80078f0 <_malloc_r>
 8007cf2:	4605      	mov	r5, r0
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d0f2      	beq.n	8007cde <_realloc_r+0x1c>
 8007cf8:	4631      	mov	r1, r6
 8007cfa:	4622      	mov	r2, r4
 8007cfc:	f7ff fab6 	bl	800726c <memcpy>
 8007d00:	4631      	mov	r1, r6
 8007d02:	4638      	mov	r0, r7
 8007d04:	f7ff fda6 	bl	8007854 <_free_r>
 8007d08:	e7e9      	b.n	8007cde <_realloc_r+0x1c>
 8007d0a:	4635      	mov	r5, r6
 8007d0c:	e7e7      	b.n	8007cde <_realloc_r+0x1c>

08007d0e <__ascii_wctomb>:
 8007d0e:	b149      	cbz	r1, 8007d24 <__ascii_wctomb+0x16>
 8007d10:	2aff      	cmp	r2, #255	; 0xff
 8007d12:	bf85      	ittet	hi
 8007d14:	238a      	movhi	r3, #138	; 0x8a
 8007d16:	6003      	strhi	r3, [r0, #0]
 8007d18:	700a      	strbls	r2, [r1, #0]
 8007d1a:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d1e:	bf98      	it	ls
 8007d20:	2001      	movls	r0, #1
 8007d22:	4770      	bx	lr
 8007d24:	4608      	mov	r0, r1
 8007d26:	4770      	bx	lr

08007d28 <_malloc_usable_size_r>:
 8007d28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d2c:	1f18      	subs	r0, r3, #4
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	bfbc      	itt	lt
 8007d32:	580b      	ldrlt	r3, [r1, r0]
 8007d34:	18c0      	addlt	r0, r0, r3
 8007d36:	4770      	bx	lr

08007d38 <_init>:
 8007d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d3a:	bf00      	nop
 8007d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d3e:	bc08      	pop	{r3}
 8007d40:	469e      	mov	lr, r3
 8007d42:	4770      	bx	lr

08007d44 <_fini>:
 8007d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d46:	bf00      	nop
 8007d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d4a:	bc08      	pop	{r3}
 8007d4c:	469e      	mov	lr, r3
 8007d4e:	4770      	bx	lr
