Classic Timing Analyzer report for pic_p
Sun Nov 04 20:34:24 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.217 ns    ; rod[3]    ; arr[2][2] ; --         ; isre     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.550 ns   ; arr[0][4] ; col1[4]   ; isre       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.521 ns   ; rod[1]    ; arr[1][3] ; --         ; isre     ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; isre            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 4.217 ns   ; rod[3] ; arr[2][2]   ; isre     ;
; N/A   ; None         ; 4.018 ns   ; rod[2] ; arr[2][2]   ; isre     ;
; N/A   ; None         ; 3.940 ns   ; rod[0] ; arr[2][2]   ; isre     ;
; N/A   ; None         ; 3.791 ns   ; rod[1] ; arr[2][2]   ; isre     ;
; N/A   ; None         ; 3.485 ns   ; rod[3] ; arr[3][5]   ; isre     ;
; N/A   ; None         ; 3.417 ns   ; rod[1] ; arr[3][4]   ; isre     ;
; N/A   ; None         ; 3.415 ns   ; rod[2] ; arr[1][5]   ; isre     ;
; N/A   ; None         ; 3.408 ns   ; rod[1] ; arr[2][5]   ; isre     ;
; N/A   ; None         ; 3.345 ns   ; rod[0] ; arr[0][5]   ; isre     ;
; N/A   ; None         ; 3.319 ns   ; rod[0] ; arr[0][2]   ; isre     ;
; N/A   ; None         ; 3.317 ns   ; rod[0] ; arr[1][5]   ; isre     ;
; N/A   ; None         ; 3.316 ns   ; rod[2] ; arr[1][3]   ; isre     ;
; N/A   ; None         ; 3.311 ns   ; rod[0] ; arr[1][3]   ; isre     ;
; N/A   ; None         ; 3.310 ns   ; rod[2] ; arr[3][5]   ; isre     ;
; N/A   ; None         ; 3.309 ns   ; rod[0] ; arr[1][2]   ; isre     ;
; N/A   ; None         ; 3.300 ns   ; rod[3] ; arr[3][4]   ; isre     ;
; N/A   ; None         ; 3.287 ns   ; rod[3] ; arr[2][5]   ; isre     ;
; N/A   ; None         ; 3.281 ns   ; rod[1] ; arr[2][4]   ; isre     ;
; N/A   ; None         ; 3.273 ns   ; rod[1] ; arr[3][3]   ; isre     ;
; N/A   ; None         ; 3.262 ns   ; rod[3] ; arr[1][5]   ; isre     ;
; N/A   ; None         ; 3.258 ns   ; rod[1] ; arr[3][2]   ; isre     ;
; N/A   ; None         ; 3.208 ns   ; rod[3] ; arr[1][2]   ; isre     ;
; N/A   ; None         ; 3.179 ns   ; rod[3] ; arr[1][3]   ; isre     ;
; N/A   ; None         ; 3.174 ns   ; rod[2] ; arr[2][3]   ; isre     ;
; N/A   ; None         ; 3.168 ns   ; rod[3] ; arr[0][2]   ; isre     ;
; N/A   ; None         ; 3.158 ns   ; rod[3] ; arr[0][5]   ; isre     ;
; N/A   ; None         ; 3.148 ns   ; rod[0] ; arr[0][3]   ; isre     ;
; N/A   ; None         ; 3.137 ns   ; rod[3] ; arr[2][4]   ; isre     ;
; N/A   ; None         ; 3.132 ns   ; rod[3] ; arr[3][2]   ; isre     ;
; N/A   ; None         ; 3.124 ns   ; rod[3] ; arr[3][3]   ; isre     ;
; N/A   ; None         ; 3.102 ns   ; rod[1] ; arr[1][2]   ; isre     ;
; N/A   ; None         ; 3.092 ns   ; rod[0] ; arr[3][4]   ; isre     ;
; N/A   ; None         ; 3.087 ns   ; rod[0] ; arr[2][3]   ; isre     ;
; N/A   ; None         ; 3.083 ns   ; rod[1] ; arr[3][5]   ; isre     ;
; N/A   ; None         ; 3.079 ns   ; rod[0] ; arr[2][5]   ; isre     ;
; N/A   ; None         ; 3.064 ns   ; rod[1] ; arr[1][5]   ; isre     ;
; N/A   ; None         ; 3.062 ns   ; rod[1] ; arr[0][2]   ; isre     ;
; N/A   ; None         ; 3.058 ns   ; rod[3] ; arr[0][3]   ; isre     ;
; N/A   ; None         ; 3.051 ns   ; rod[3] ; arr[2][3]   ; isre     ;
; N/A   ; None         ; 3.042 ns   ; rod[0] ; arr[3][5]   ; isre     ;
; N/A   ; None         ; 3.038 ns   ; rod[2] ; arr[1][2]   ; isre     ;
; N/A   ; None         ; 3.029 ns   ; rod[3] ; maxbushu[0] ; isre     ;
; N/A   ; None         ; 3.027 ns   ; rod[2] ; arr[0][5]   ; isre     ;
; N/A   ; None         ; 3.004 ns   ; rod[2] ; arr[0][2]   ; isre     ;
; N/A   ; None         ; 2.995 ns   ; rod[2] ; arr[1][4]   ; isre     ;
; N/A   ; None         ; 2.981 ns   ; rod[1] ; arr[0][5]   ; isre     ;
; N/A   ; None         ; 2.952 ns   ; rod[0] ; arr[0][4]   ; isre     ;
; N/A   ; None         ; 2.945 ns   ; rod[0] ; arr[2][4]   ; isre     ;
; N/A   ; None         ; 2.937 ns   ; rod[1] ; arr[0][3]   ; isre     ;
; N/A   ; None         ; 2.936 ns   ; rod[0] ; arr[3][3]   ; isre     ;
; N/A   ; None         ; 2.927 ns   ; rod[0] ; arr[3][2]   ; isre     ;
; N/A   ; None         ; 2.896 ns   ; rod[2] ; arr[3][4]   ; isre     ;
; N/A   ; None         ; 2.895 ns   ; rod[2] ; arr[0][3]   ; isre     ;
; N/A   ; None         ; 2.887 ns   ; rod[0] ; arr[1][4]   ; isre     ;
; N/A   ; None         ; 2.883 ns   ; rod[2] ; arr[2][5]   ; isre     ;
; N/A   ; None         ; 2.873 ns   ; rod[1] ; arr[1][3]   ; isre     ;
; N/A   ; None         ; 2.851 ns   ; rod[2] ; maxbushu[0] ; isre     ;
; N/A   ; None         ; 2.839 ns   ; rod[3] ; arr[1][4]   ; isre     ;
; N/A   ; None         ; 2.787 ns   ; rod[3] ; arr[0][4]   ; isre     ;
; N/A   ; None         ; 2.745 ns   ; rod[1] ; arr[2][3]   ; isre     ;
; N/A   ; None         ; 2.732 ns   ; rod[2] ; arr[2][4]   ; isre     ;
; N/A   ; None         ; 2.728 ns   ; rod[2] ; arr[3][2]   ; isre     ;
; N/A   ; None         ; 2.723 ns   ; rod[2] ; arr[3][3]   ; isre     ;
; N/A   ; None         ; 2.650 ns   ; rod[1] ; arr[1][4]   ; isre     ;
; N/A   ; None         ; 2.625 ns   ; rod[1] ; maxbushu[0] ; isre     ;
; N/A   ; None         ; 2.624 ns   ; rod[2] ; arr[0][4]   ; isre     ;
; N/A   ; None         ; 2.583 ns   ; rod[0] ; maxbushu[0] ; isre     ;
; N/A   ; None         ; 2.570 ns   ; rod[1] ; arr[0][4]   ; isre     ;
+-------+--------------+------------+--------+-------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+-------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To      ; From Clock ;
+-------+--------------+------------+-------------+---------+------------+
; N/A   ; None         ; 10.550 ns  ; arr[0][4]   ; col1[4] ; isre       ;
; N/A   ; None         ; 10.389 ns  ; arr[0][5]   ; col1[5] ; isre       ;
; N/A   ; None         ; 10.177 ns  ; arr[2][2]   ; col3[2] ; isre       ;
; N/A   ; None         ; 10.098 ns  ; arr[1][4]   ; col2[4] ; isre       ;
; N/A   ; None         ; 10.078 ns  ; arr[0][2]   ; col1[2] ; isre       ;
; N/A   ; None         ; 10.037 ns  ; arr[1][3]   ; col2[3] ; isre       ;
; N/A   ; None         ; 9.464 ns   ; arr[2][3]   ; col3[3] ; isre       ;
; N/A   ; None         ; 9.327 ns   ; arr[3][5]   ; col4[5] ; isre       ;
; N/A   ; None         ; 9.298 ns   ; maxbushu[0] ; max[3]  ; isre       ;
; N/A   ; None         ; 9.298 ns   ; maxbushu[0] ; max[2]  ; isre       ;
; N/A   ; None         ; 9.256 ns   ; maxbushu[0] ; max[1]  ; isre       ;
; N/A   ; None         ; 9.256 ns   ; maxbushu[0] ; max[0]  ; isre       ;
; N/A   ; None         ; 9.159 ns   ; arr[2][4]   ; col3[4] ; isre       ;
; N/A   ; None         ; 9.122 ns   ; arr[0][3]   ; col1[3] ; isre       ;
; N/A   ; None         ; 8.816 ns   ; arr[3][4]   ; col4[4] ; isre       ;
; N/A   ; None         ; 8.631 ns   ; arr[3][2]   ; col4[2] ; isre       ;
; N/A   ; None         ; 8.598 ns   ; arr[1][5]   ; col2[5] ; isre       ;
; N/A   ; None         ; 8.568 ns   ; arr[1][2]   ; col2[2] ; isre       ;
; N/A   ; None         ; 8.122 ns   ; arr[2][5]   ; col3[5] ; isre       ;
; N/A   ; None         ; 7.030 ns   ; arr[3][3]   ; col4[3] ; isre       ;
+-------+--------------+------------+-------------+---------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; -0.521 ns ; rod[1] ; arr[1][3]   ; isre     ;
; N/A           ; None        ; -0.537 ns ; rod[1] ; arr[0][4]   ; isre     ;
; N/A           ; None        ; -0.577 ns ; rod[0] ; maxbushu[0] ; isre     ;
; N/A           ; None        ; -0.579 ns ; rod[0] ; arr[3][5]   ; isre     ;
; N/A           ; None        ; -0.591 ns ; rod[2] ; arr[0][4]   ; isre     ;
; N/A           ; None        ; -0.617 ns ; rod[1] ; arr[1][4]   ; isre     ;
; N/A           ; None        ; -0.618 ns ; rod[1] ; arr[2][2]   ; isre     ;
; N/A           ; None        ; -0.619 ns ; rod[1] ; maxbushu[0] ; isre     ;
; N/A           ; None        ; -0.620 ns ; rod[1] ; arr[3][5]   ; isre     ;
; N/A           ; None        ; -0.740 ns ; rod[1] ; arr[2][3]   ; isre     ;
; N/A           ; None        ; -0.754 ns ; rod[3] ; arr[0][4]   ; isre     ;
; N/A           ; None        ; -0.767 ns ; rod[0] ; arr[2][2]   ; isre     ;
; N/A           ; None        ; -0.806 ns ; rod[3] ; arr[1][4]   ; isre     ;
; N/A           ; None        ; -0.827 ns ; rod[3] ; arr[1][3]   ; isre     ;
; N/A           ; None        ; -0.845 ns ; rod[2] ; arr[2][2]   ; isre     ;
; N/A           ; None        ; -0.845 ns ; rod[2] ; maxbushu[0] ; isre     ;
; N/A           ; None        ; -0.847 ns ; rod[2] ; arr[3][5]   ; isre     ;
; N/A           ; None        ; -0.854 ns ; rod[0] ; arr[1][4]   ; isre     ;
; N/A           ; None        ; -0.919 ns ; rod[0] ; arr[0][4]   ; isre     ;
; N/A           ; None        ; -0.919 ns ; rod[2] ; arr[0][3]   ; isre     ;
; N/A           ; None        ; -0.959 ns ; rod[0] ; arr[1][3]   ; isre     ;
; N/A           ; None        ; -0.961 ns ; rod[1] ; arr[0][3]   ; isre     ;
; N/A           ; None        ; -0.962 ns ; rod[2] ; arr[1][4]   ; isre     ;
; N/A           ; None        ; -0.964 ns ; rod[2] ; arr[1][3]   ; isre     ;
; N/A           ; None        ; -0.965 ns ; rod[1] ; arr[0][5]   ; isre     ;
; N/A           ; None        ; -0.990 ns ; rod[2] ; arr[0][2]   ; isre     ;
; N/A           ; None        ; -1.006 ns ; rod[2] ; arr[1][2]   ; isre     ;
; N/A           ; None        ; -1.011 ns ; rod[2] ; arr[0][5]   ; isre     ;
; N/A           ; None        ; -1.022 ns ; rod[3] ; arr[3][5]   ; isre     ;
; N/A           ; None        ; -1.023 ns ; rod[3] ; maxbushu[0] ; isre     ;
; N/A           ; None        ; -1.032 ns ; rod[1] ; arr[1][5]   ; isre     ;
; N/A           ; None        ; -1.044 ns ; rod[3] ; arr[2][2]   ; isre     ;
; N/A           ; None        ; -1.046 ns ; rod[3] ; arr[2][3]   ; isre     ;
; N/A           ; None        ; -1.048 ns ; rod[1] ; arr[0][2]   ; isre     ;
; N/A           ; None        ; -1.063 ns ; rod[2] ; arr[3][2]   ; isre     ;
; N/A           ; None        ; -1.067 ns ; rod[2] ; arr[2][4]   ; isre     ;
; N/A           ; None        ; -1.070 ns ; rod[1] ; arr[1][2]   ; isre     ;
; N/A           ; None        ; -1.071 ns ; rod[2] ; arr[2][5]   ; isre     ;
; N/A           ; None        ; -1.082 ns ; rod[3] ; arr[0][3]   ; isre     ;
; N/A           ; None        ; -1.082 ns ; rod[0] ; arr[2][3]   ; isre     ;
; N/A           ; None        ; -1.084 ns ; rod[2] ; arr[3][4]   ; isre     ;
; N/A           ; None        ; -1.142 ns ; rod[3] ; arr[0][5]   ; isre     ;
; N/A           ; None        ; -1.154 ns ; rod[3] ; arr[0][2]   ; isre     ;
; N/A           ; None        ; -1.169 ns ; rod[2] ; arr[2][3]   ; isre     ;
; N/A           ; None        ; -1.172 ns ; rod[0] ; arr[0][3]   ; isre     ;
; N/A           ; None        ; -1.176 ns ; rod[3] ; arr[1][2]   ; isre     ;
; N/A           ; None        ; -1.230 ns ; rod[3] ; arr[1][5]   ; isre     ;
; N/A           ; None        ; -1.249 ns ; rod[2] ; arr[3][3]   ; isre     ;
; N/A           ; None        ; -1.262 ns ; rod[0] ; arr[3][2]   ; isre     ;
; N/A           ; None        ; -1.267 ns ; rod[0] ; arr[2][5]   ; isre     ;
; N/A           ; None        ; -1.277 ns ; rod[0] ; arr[1][2]   ; isre     ;
; N/A           ; None        ; -1.280 ns ; rod[0] ; arr[2][4]   ; isre     ;
; N/A           ; None        ; -1.280 ns ; rod[0] ; arr[3][4]   ; isre     ;
; N/A           ; None        ; -1.285 ns ; rod[0] ; arr[1][5]   ; isre     ;
; N/A           ; None        ; -1.305 ns ; rod[0] ; arr[0][2]   ; isre     ;
; N/A           ; None        ; -1.329 ns ; rod[0] ; arr[0][5]   ; isre     ;
; N/A           ; None        ; -1.383 ns ; rod[2] ; arr[1][5]   ; isre     ;
; N/A           ; None        ; -1.462 ns ; rod[0] ; arr[3][3]   ; isre     ;
; N/A           ; None        ; -1.467 ns ; rod[3] ; arr[3][2]   ; isre     ;
; N/A           ; None        ; -1.472 ns ; rod[3] ; arr[2][4]   ; isre     ;
; N/A           ; None        ; -1.475 ns ; rod[3] ; arr[2][5]   ; isre     ;
; N/A           ; None        ; -1.488 ns ; rod[3] ; arr[3][4]   ; isre     ;
; N/A           ; None        ; -1.593 ns ; rod[1] ; arr[3][2]   ; isre     ;
; N/A           ; None        ; -1.596 ns ; rod[1] ; arr[2][5]   ; isre     ;
; N/A           ; None        ; -1.605 ns ; rod[1] ; arr[3][4]   ; isre     ;
; N/A           ; None        ; -1.616 ns ; rod[1] ; arr[2][4]   ; isre     ;
; N/A           ; None        ; -1.650 ns ; rod[3] ; arr[3][3]   ; isre     ;
; N/A           ; None        ; -1.799 ns ; rod[1] ; arr[3][3]   ; isre     ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 04 20:34:24 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic_p -c pic_p
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "arr[0][2]" is a latch
    Warning: Node "arr[0][3]" is a latch
    Warning: Node "arr[0][4]" is a latch
    Warning: Node "arr[0][5]" is a latch
    Warning: Node "arr[1][2]" is a latch
    Warning: Node "arr[1][3]" is a latch
    Warning: Node "arr[1][4]" is a latch
    Warning: Node "arr[1][5]" is a latch
    Warning: Node "arr[2][2]" is a latch
    Warning: Node "arr[2][3]" is a latch
    Warning: Node "arr[2][4]" is a latch
    Warning: Node "arr[2][5]" is a latch
    Warning: Node "arr[3][2]" is a latch
    Warning: Node "arr[3][3]" is a latch
    Warning: Node "arr[3][4]" is a latch
    Warning: Node "arr[3][5]" is a latch
    Warning: Node "maxbushu[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "isre" is a latch enable. Will not compute fmax for this pin.
Info: tsu for register "arr[2][2]" (data pin = "rod[3]", clock pin = "isre") is 4.217 ns
    Info: + Longest pin to register delay is 5.633 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 17; PIN Node = 'rod[3]'
        Info: 2: + IC(3.082 ns) + CELL(0.914 ns) = 5.128 ns; Loc. = LC_X9_Y10_N8; Fanout = 1; COMB Node = 'Mux7~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.633 ns; Loc. = LC_X9_Y10_N9; Fanout = 1; REG Node = 'arr[2][2]'
        Info: Total cell delay = 2.246 ns ( 39.87 % )
        Info: Total interconnect delay = 3.387 ns ( 60.13 % )
    Info: + Micro setup delay of destination is 3.173 ns
    Info: - Shortest clock path from clock "isre" to destination register is 4.589 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'isre'
        Info: 2: + IC(2.686 ns) + CELL(0.740 ns) = 4.589 ns; Loc. = LC_X9_Y10_N9; Fanout = 1; REG Node = 'arr[2][2]'
        Info: Total cell delay = 1.903 ns ( 41.47 % )
        Info: Total interconnect delay = 2.686 ns ( 58.53 % )
Info: tco from clock "isre" to destination pin "col1[4]" through register "arr[0][4]" is 10.550 ns
    Info: + Longest clock path from clock "isre" to source register is 4.563 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'isre'
        Info: 2: + IC(2.660 ns) + CELL(0.740 ns) = 4.563 ns; Loc. = LC_X8_Y10_N7; Fanout = 1; REG Node = 'arr[0][4]'
        Info: Total cell delay = 1.903 ns ( 41.71 % )
        Info: Total interconnect delay = 2.660 ns ( 58.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.987 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y10_N7; Fanout = 1; REG Node = 'arr[0][4]'
        Info: 2: + IC(3.665 ns) + CELL(2.322 ns) = 5.987 ns; Loc. = PIN_107; Fanout = 0; PIN Node = 'col1[4]'
        Info: Total cell delay = 2.322 ns ( 38.78 % )
        Info: Total interconnect delay = 3.665 ns ( 61.22 % )
Info: th for register "arr[1][3]" (data pin = "rod[1]", clock pin = "isre") is -0.521 ns
    Info: + Longest clock path from clock "isre" to destination register is 4.585 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 17; CLK Node = 'isre'
        Info: 2: + IC(2.682 ns) + CELL(0.740 ns) = 4.585 ns; Loc. = LC_X9_Y10_N3; Fanout = 1; REG Node = 'arr[1][3]'
        Info: Total cell delay = 1.903 ns ( 41.50 % )
        Info: Total interconnect delay = 2.682 ns ( 58.50 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.106 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_142; Fanout = 17; PIN Node = 'rod[1]'
        Info: 2: + IC(3.269 ns) + CELL(0.200 ns) = 4.601 ns; Loc. = LC_X9_Y10_N2; Fanout = 1; COMB Node = 'Mux10~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.106 ns; Loc. = LC_X9_Y10_N3; Fanout = 1; REG Node = 'arr[1][3]'
        Info: Total cell delay = 1.532 ns ( 30.00 % )
        Info: Total interconnect delay = 3.574 ns ( 70.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Sun Nov 04 20:34:24 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


