<use f='llvm/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp' l='667' u='m' c='_ZNK4llvm18RISCVFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='91' u='a' c='_ZN4llvm19RISCVTargetLoweringC1ERKNS_13TargetMachineERKNS_14RISCVSubtargetE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2525' u='a' c='_ZL18emitSplitF64PseudoRN4llvm12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2559' u='a' c='_ZL22emitBuildPairF64PseudoRN4llvm12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4154' u='a' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4249' u='a' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='108' u='m' c='_ZNK4llvm14RISCVInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='157' u='m' c='_ZNK4llvm14RISCVInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19T7708132'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='192' u='m' c='_ZNK4llvm14RISCVInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19T10987319'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='184' u='m' c='_ZL31lowerRISCVVMachineInstrToMCInstPKN4llvm12MachineInstrERNS_6MCInstE'/>
