// Seed: 1939370408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7, id_8;
  assign id_8 = id_8;
  assign id_7 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  or primCall (id_3, id_2, id_7, id_5);
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_3,
      id_6,
      id_3
  );
  always id_2[1] <= -1;
endmodule
