Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: instruction_set.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "instruction_set.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "instruction_set"
Output Format                      : NGC
Target Device                      : xc6slx16-3-ftg256

---- Source Options
Top Module Name                    : instruction_set
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/rom_memory.vhd" into library work
Parsing entity <rom_prg>.
Parsing architecture <Behavioral> of entity <rom_prg>.
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/ioram.vhd" into library work
Parsing entity <ioram>.
Parsing architecture <Behavioral> of entity <ioram>.
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/control_logic.vhd" into library work
Parsing entity <control_logic>.
Parsing architecture <Behavioral> of entity <control_logic>.
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/bram.vhd" into library work
Parsing entity <bram>.
Parsing architecture <Behavioral> of entity <bram>.
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/alu_16bit.vhd" into library work
Parsing entity <alu_16bit>.
Parsing architecture <Behavioral> of entity <alu_16bit>.
Parsing VHDL file "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd" into library work
Parsing entity <clock_generator>.
Parsing architecture <Behavioral> of entity <clock_generator>.
Parsing entity <mux_2>.
Parsing architecture <Behavioral> of entity <mux_2>.
Parsing entity <pc_adder>.
Parsing architecture <Behavioral> of entity <pc_adder>.
Parsing entity <sign_ext>.
Parsing architecture <Behavioral> of entity <sign_ext>.
Parsing entity <left_shift>.
Parsing architecture <Behavioral> of entity <left_shift>.
Parsing entity <bin2_7seg>.
Parsing architecture <Behavioral> of entity <bin2_7seg>.
Parsing entity <instruction_set>.
Parsing architecture <Behavioral> of entity <instruction_set>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <instruction_set> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock_generator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clock_generator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ioram> (architecture <Behavioral>) from library <work>.

Elaborating entity <bin2_7seg> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd" Line 184. Case statement is complete. others clause is never selected

Elaborating entity <mux_2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sign_ext> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux_2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <rom_prg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <register_file> (architecture <Behavioral>) from library <work>.

Elaborating entity <sign_ext> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <alu_16bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <bram> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_logic> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <left_shift> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <left_shift> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <instruction_set>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd" line 495: Output port <overflow> of the instance <alu_inst> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <digit_out>.
    Found 2-bit adder for signal <digit_next> created at line 1241.
    Found 4x5-bit Read Only RAM for signal <anode>
    Found 4-bit 4-to-1 multiplexer for signal <io_data_out> created at line 453.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <instruction_set> synthesized.

Synthesizing Unit <clock_generator_1>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        COUNT_MAX = 4999999
        REG_SIZE = 23
    Found 1-bit register for signal <t_reg>.
    Found 23-bit register for signal <clk_reg>.
    Found 23-bit adder for signal <clk_reg[22]_GND_6_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <clock_generator_1> synthesized.

Synthesizing Unit <clock_generator_2>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        COUNT_MAX = 49999
        REG_SIZE = 17
    Found 1-bit register for signal <t_reg>.
    Found 17-bit register for signal <clk_reg>.
    Found 17-bit adder for signal <clk_reg[16]_GND_7_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <clock_generator_2> synthesized.

Synthesizing Unit <ioram>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/ioram.vhd".
WARNING:Xst:647 - Input <address_read<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <read_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <n0018> created at line 1241.
    Found 2x8-bit quad-port RAM <Mram_IO_RAM> for signal <IO_RAM>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
Unit <ioram> synthesized.

Synthesizing Unit <bin2_7seg>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
    Found 16x8-bit Read Only RAM for signal <cath_out>
    Summary:
	inferred   1 RAM(s).
Unit <bin2_7seg> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        DATA_WIDTH = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <sign_ext_1>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        DATA_IN_WIDTH = 8
    Summary:
	no macro.
Unit <sign_ext_1> synthesized.

Synthesizing Unit <mux_2_2>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        DATA_WIDTH = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_2> synthesized.

Synthesizing Unit <rom_prg>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/rom_memory.vhd".
        ROM_LENGTH = 256
    Found 16-bit register for signal <data_out>.
    Found 16-bit adder for signal <n0007> created at line 1241.
    Found 256x8-bit Read Only RAM for signal <address[7]_GND_13_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <address[15]_GND_13_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <rom_prg> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/register_file.vhd".
    Found 16-bit register for signal <reg_file<1>>.
    Found 16-bit register for signal <reg_file<2>>.
    Found 16-bit register for signal <reg_file<3>>.
    Found 16-bit register for signal <reg_file<4>>.
    Found 16-bit register for signal <reg_file<5>>.
    Found 16-bit register for signal <reg_file<6>>.
    Found 16-bit register for signal <reg_file<7>>.
    Found 16-bit register for signal <reg_file<8>>.
    Found 16-bit register for signal <reg_file<9>>.
    Found 16-bit register for signal <reg_file<10>>.
    Found 16-bit register for signal <reg_file<11>>.
    Found 16-bit register for signal <reg_file<12>>.
    Found 16-bit register for signal <reg_file<13>>.
    Found 16-bit register for signal <reg_file<14>>.
    Found 16-bit register for signal <reg_file<15>>.
    Found 16-bit register for signal <reg_file<0>>.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <reg_file>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <reg_file>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <reg1_data> created at line 61.
    Found 16-bit 16-to-1 multiplexer for signal <reg2_data> created at line 62.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <sign_ext_2>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        DATA_IN_WIDTH = 4
    Summary:
	no macro.
Unit <sign_ext_2> synthesized.

Synthesizing Unit <alu_16bit>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/alu_16bit.vhd".
    Found 16-bit adder for signal <reg_1[15]_reg_2[15]_add_0_OUT> created at line 57.
    Found 16-bit subtractor for signal <reg_1[15]_reg_2[15]_sub_2_OUT<15:0>> created at line 58.
    Found 16-bit shifter logical left for signal <reg_1[15]_reg_2[3]_shift_left_2_OUT> created at line 2973
    Found 16-bit shifter arithmetic right for signal <reg_1[15]_reg_2[3]_shift_right_3_OUT> created at line 2982
    Found 16-bit 8-to-1 multiplexer for signal <res_inter> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu_16bit> synthesized.

Synthesizing Unit <bram>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/bram.vhd".
    Found 8192x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Found 16-bit adder for signal <n0016> created at line 1241.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <bram> synthesized.

Synthesizing Unit <control_logic>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/control_logic.vhd".
    Found 16x6-bit Read Only RAM for signal <_n0027>
    Summary:
	inferred   1 RAM(s).
Unit <control_logic> synthesized.

Synthesizing Unit <pc_adder>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
    Found 16-bit adder for signal <add_out> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pc_adder> synthesized.

Synthesizing Unit <left_shift_1>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        SHIFT_AMOUNT = 1
        DATA_IN_WIDTH = 16
        DATA_OUT_WIDTH = 16
    Summary:
	no macro.
Unit <left_shift_1> synthesized.

Synthesizing Unit <left_shift_2>.
    Related source file is "/home/archie/WWU/W22/CPTR380/Project/CPTR380_Hess/instruction_set.vhd".
        SHIFT_AMOUNT = 1
        DATA_IN_WIDTH = 12
        DATA_OUT_WIDTH = 13
    Summary:
	no macro.
Unit <left_shift_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x6-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 256x8-bit single-port Read Only RAM                   : 2
 2x8-bit quad-port RAM                                 : 1
 4x5-bit single-port Read Only RAM                     : 1
 8192x8-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 5
 16-bit addsub                                         : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 23-bit adder                                          : 1
# Registers                                            : 23
 1-bit register                                        : 2
 16-bit register                                       : 18
 17-bit register                                       : 1
 2-bit register                                        : 1
 23-bit register                                       : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bin2_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cath_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cath_out>      |          |
    -----------------------------------------------------------------------
Unit <bin2_7seg> synthesized (advanced).

Synthesizing (advanced) Unit <bram>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_sliced1> <data_out_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in<15:8>> |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <we>            | high     |
    |     addrB          | connected to signal <n0016>         |          |
    |     diB            | connected to signal <data_in<7:0>>  |          |
    |     doB            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram> synthesized (advanced).

Synthesizing (advanced) Unit <clock_generator_1>.
The following registers are absorbed into counter <clk_reg>: 1 register on signal <clk_reg>.
Unit <clock_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <clock_generator_2>.
The following registers are absorbed into counter <clk_reg>: 1 register on signal <clk_reg>.
Unit <clock_generator_2> synthesized (advanced).

Synthesizing (advanced) Unit <control_logic>.
INFO:Xst:3231 - The small RAM <Mram__n0027> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <op_code>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control_logic> synthesized (advanced).

Synthesizing (advanced) Unit <instruction_set>.
The following registers are absorbed into counter <digit_out>: 1 register on signal <digit_out>.
INFO:Xst:3226 - The RAM <rom_inst/Mram_address[7]_GND_13_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <rom_inst/data_out_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <slowclk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc<7:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit_out>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <instruction_set> synthesized (advanced).

Synthesizing (advanced) Unit <ioram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IO_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address_in>    |          |
    |     diA            | connected to signal <data_in<15:8>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to internal node          | high     |
    |     addrB          | connected to signal <n0018>         |          |
    |     diB            | connected to signal <data_in<7:0>>  |          |
    -----------------------------------------------------------------------
    | Port C                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     addrC          | connected to signal <GND>           |          |
    |     doC            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | Port D                                                              |
    |     aspect ratio   | 2-word x 8-bit                      |          |
    |     addrD          | connected to signal <VCC>           |          |
    |     doD            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
Unit <ioram> synthesized (advanced).

Synthesizing (advanced) Unit <rom_prg>.
INFO:Xst:3226 - The RAM <Mram_address[15]_GND_13_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0007>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rom_prg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x6-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 256x8-bit single-port block Read Only RAM             : 2
 2x8-bit quad-port distributed RAM                     : 1
 4x5-bit single-port distributed Read Only RAM         : 1
 8192x8-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 1
 13-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
# Registers                                            : 258
 Flip-Flops                                            : 258
# Multiplexers                                         : 53
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2697 - Unit <MTP_> : the RAMs <rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT>, <rom_inst/Mram_address[7]_GND_13_o_wide_mux_0_OUT> are packed into the single block RAM <rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1>
WARNING:Xst:1710 - FF/Latch <reg_file_inst/reg_file_14_0> (without init value) has a constant value of 0 in block <instruction_set>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <instruction_set> ...

Optimizing unit <alu_16bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block instruction_set, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 315
 Flip-Flops                                            : 315

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : instruction_set.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 938
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 52
#      LUT2                        : 23
#      LUT3                        : 2
#      LUT4                        : 71
#      LUT5                        : 102
#      LUT6                        : 369
#      MUXCY                       : 93
#      MUXF7                       : 89
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 99
# FlipFlops/Latches                : 315
#      FD                          : 19
#      FDE                         : 256
#      FDR                         : 40
# RAMS                             : 5
#      RAMB16BWER                  : 4
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 45
#      OBUF                        : 45

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             315  out of  18224     1%  
 Number of Slice LUTs:                  623  out of   9112     6%  
    Number used as Logic:               623  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    774
   Number with an unused Flip Flop:     459  out of    774    59%  
   Number with an unused LUT:           151  out of    774    19%  
   Number of fully used LUT-FF pairs:   164  out of    774    21%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  46  out of    186    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_gen/t_reg                    | BUFG                   | 276   |
mclk                               | BUFGP                  | 42    |
clock_gen_500/t_reg                | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.563ns (Maximum Frequency: 68.668MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.321ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_gen/t_reg'
  Clock period: 14.563ns (frequency: 68.668MHz)
  Total number of paths / destination ports: 17973115 / 693
-------------------------------------------------------------------------
Delay:               14.563ns (Levels of Logic = 12)
  Source:            rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1 (RAM)
  Destination:       IO_RAM_FF_0 (FF)
  Source Clock:      clock_gen/t_reg rising
  Destination Clock: clock_gen/t_reg rising

  Data Path: rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1 to IO_RAM_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5   92   1.850   2.072  rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1 (led_13_OBUF)
     LUT6:I2->O           16   0.203   1.109  reg2_read_mux/Mmux_data_out21_1 (reg2_read_mux/Mmux_data_out21)
     LUT6:I4->O            1   0.203   0.000  mux7_4 (mux7_4)
     MUXF7:I1->O           1   0.140   0.000  mux7_3_f7 (mux7_3_f7)
     MUXF8:I1->O          29   0.152   1.250  mux7_2_f8 (reg2_data<1>)
     LUT6:I5->O           18   0.205   1.050  alu_src_mux/Mmux_data_out81 (alu_src_mux_out<1>)
     LUT6:I5->O            3   0.205   0.755  alu_inst/Sh112 (alu_inst/Sh11)
     LUT6:I4->O            2   0.203   0.721  alu_inst/Mmux_res_inter3_A31_SW1 (N13)
     LUT5:I3->O            1   0.203   0.000  alu_inst/Mmux_res_inter3_rs_lut<11> (alu_inst/Mmux_res_inter3_rs_lut<11>)
     MUXCY:S->O            1   0.172   0.000  alu_inst/Mmux_res_inter3_rs_cy<11> (alu_inst/Mmux_res_inter3_rs_cy<11>)
     XORCY:CI->O           5   0.180   0.715  alu_inst/Mmux_res_inter3_rs_xor<12> (alu_inst/Mmux_res_inter3_split<12>)
     LUT4:I3->O           18   0.205   1.154  alu_inst/Mmux_res_inter743 (alu_out<12>)
     LUT6:I4->O           32   0.203   1.291  IO_RAM_DATAEQN_02 (IO_RAM_ClockEnableEqn_0)
     FDE:CE                    0.322          IO_RAM_FF_0
    ----------------------------------------
    Total                     14.563ns (4.446ns logic, 10.117ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.380ns (frequency: 228.297MHz)
  Total number of paths / destination ports: 1289 / 82
-------------------------------------------------------------------------
Delay:               4.380ns (Levels of Logic = 2)
  Source:            clock_gen/clk_reg_1 (FF)
  Destination:       clock_gen/clk_reg_0 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clock_gen/clk_reg_1 to clock_gen/clk_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  clock_gen/clk_reg_1 (clock_gen/clk_reg_1)
     LUT6:I0->O            1   0.203   0.944  clock_gen/clk_reg[22]_PWR_6_o_equal_5_o<22>1 (clock_gen/clk_reg[22]_PWR_6_o_equal_5_o<22>)
     LUT6:I0->O           24   0.203   1.172  clock_gen/clk_reg[22]_PWR_6_o_equal_5_o<22>5 (clock_gen/clk_reg[22]_PWR_6_o_equal_5_o)
     FDR:R                     0.430          clock_gen/clk_reg_0
    ----------------------------------------
    Total                      4.380ns (1.283ns logic, 3.097ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_gen_500/t_reg'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            digit_out_0 (FF)
  Destination:       digit_out_0 (FF)
  Source Clock:      clock_gen_500/t_reg rising
  Destination Clock: clock_gen_500/t_reg rising

  Data Path: digit_out_0 to digit_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  digit_out_0 (digit_out_0)
     INV:I->O              1   0.206   0.579  Mcount_digit_out_xor<0>11_INV_0 (Result<0>2)
     FD:D                      0.102          digit_out_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_gen_500/t_reg'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 3)
  Source:            digit_out_0 (FF)
  Destination:       cath<6> (PAD)
  Source Clock:      clock_gen_500/t_reg rising

  Data Path: digit_out_0 to cath<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.221  digit_out_0 (digit_out_0)
     LUT6:I0->O            7   0.203   1.021  Mmux_io_data_out11 (io_data_out<0>)
     LUT4:I0->O            1   0.203   0.579  out_to_7seg/Mram_cath_out41 (cath_4_OBUF)
     OBUF:I->O                 2.571          cath_4_OBUF (cath<4>)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_gen/t_reg'
  Total number of paths / destination ports: 144 / 39
-------------------------------------------------------------------------
Offset:              6.321ns (Levels of Logic = 1)
  Source:            rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1 (RAM)
  Destination:       led<14> (PAD)
  Source Clock:      clock_gen/t_reg rising

  Data Path: rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1 to led<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO6  109   1.850   1.900  rom_inst/Mram_address[15]_GND_13_o_wide_mux_2_OUT1 (led_14_OBUF)
     OBUF:I->O                 2.571          led_14_OBUF (led<14>)
    ----------------------------------------
    Total                      6.321ns (4.421ns logic, 1.900ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_gen/t_reg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_gen/t_reg|   14.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_gen_500/t_reg
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clock_gen_500/t_reg|    2.190|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.380|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.28 secs
 
--> 


Total memory usage is 392892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   12 (   0 filtered)

