m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/simulation/modelsim
vd_Latch
Z1 !s110 1699451167
!i10b 1
!s100 oh3>@i0_?`2zo6ULzELfA0
ILZld]EF57zV`5j`ObfIa<2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699450764
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatch.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatch.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699451167.000000
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatch.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch
Z7 tCvgOpt 0
nd_@latch
vd_LatchTestbench
R1
!i10b 1
!s100 Q1TOWlDiIijie[j78GhNo0
I]VhnHhSe_6AJSeglOabc[0
R2
R0
w1699451124
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatchTestbench.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatchTestbench.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatchTestbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dLatch/dLatchTestbench.v|
!i113 1
R5
R6
R7
nd_@latch@testbench
