#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 22 10:37:50 2015
# Process ID: 50008
# Log file: D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/vivado.log
# Journal file: D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/axis_mux/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
remove_files D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/component.xml
file delete -force D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/component.xml
close [ open D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v w ]
add_files D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v
update_compile_order -fileset sources_1
remove_files D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/axis_mux.v
file delete -force D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/axis_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v" into library work [D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v:1]
[Sun Nov 22 10:45:01 2015] Launched synth_1...
Run output will be captured here: D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v" into library work [D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v:1]
[Sun Nov 22 10:47:07 2015] Launched synth_1...
Run output will be captured here: D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v" into library work [D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v:1]
[Sun Nov 22 10:48:39 2015] Launched synth_1...
Run output will be captured here: D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z045ffg900-3
Top: tx_axis_mux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:11:17 . Memory (MB): peak = 816.973 ; gain = 600.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tx_axis_mux' [D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'tx_axis_mux' (1#1) [D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:11:18 . Memory (MB): peak = 837.395 ; gain = 620.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:11:18 . Memory (MB): peak = 837.395 ; gain = 620.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 40 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:22 ; elapsed = 00:11:25 . Memory (MB): peak = 1254.832 ; gain = 1038.336
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.832 ; gain = 452.379
close_design
ipx::package_project -root_dir D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s0_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s1_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "i_clk" of definition type "xilinx.com:signal:clock:1.0".
ipx::unload_core d:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/component.xml
remove_files d:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/component.xml
file delete -force d:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v" into library work [D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v:1]
[Sun Nov 22 10:58:56 2015] Launched synth_1...
Run output will be captured here: D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.runs/synth_1/runme.log
ipx::package_project -root_dir D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s0_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s1_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aresetn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aclk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aresetn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aclk" of definition type "xilinx.com:signal:clock:1.0".
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 22 11:00:15 2015...
