$date
	Fri Apr  7 09:44:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbed $end
$var wire 3 ! C [2:0] $end
$var reg 3 " A [2:0] $end
$var reg 3 # B [2:0] $end
$var reg 1 $ load1 $end
$var reg 1 % load2 $end
$var reg 4 & op_code [3:0] $end
$var reg 1 ' run $end
$scope module mu_alu $end
$var wire 3 ( A [2:0] $end
$var wire 3 ) B [2:0] $end
$var wire 3 * C [2:0] $end
$var wire 4 + code_re [3:0] $end
$var wire 1 , load1 $end
$var wire 1 - load2 $end
$var wire 4 . nCode [3:0] $end
$var wire 1 / ncode $end
$var wire 4 0 op_code [3:0] $end
$var wire 1 1 run $end
$var wire 3 2 s [2:0] $end
$var wire 3 3 sOut [2:0] $end
$var wire 3 4 z [2:0] $end
$var wire 3 5 zOut [2:0] $end
$scope module Adder3bit1 $end
$var wire 1 6 A0 $end
$var wire 1 7 A1 $end
$var wire 1 8 A2 $end
$var wire 1 9 B0 $end
$var wire 1 : B1 $end
$var wire 1 ; B2 $end
$var wire 1 < c1 $end
$var wire 1 = c2 $end
$var wire 1 > c3 $end
$var wire 1 ? dc $end
$var wire 1 , loadA $end
$var wire 1 - loadB $end
$var wire 1 @ x0 $end
$var wire 1 A x1 $end
$var wire 1 B x2 $end
$var wire 1 C y0 $end
$var wire 1 D y1 $end
$var wire 1 E y2 $end
$var wire 1 F z0 $end
$var wire 1 G z1 $end
$var wire 1 H z2 $end
$scope module registerA $end
$var wire 1 , clk $end
$var wire 1 @ p0 $end
$var wire 1 A p1 $end
$var wire 1 B p2 $end
$var wire 1 I p3 $end
$var wire 1 6 q0 $end
$var wire 1 7 q1 $end
$var wire 1 8 q2 $end
$var wire 1 ? q3 $end
$scope module dff3 $end
$var wire 1 B D $end
$var wire 1 J Dlatch_out $end
$var wire 1 ? Q $end
$var wire 1 , clk $end
$var wire 1 K nDlatch_out $end
$var wire 1 L nQ $end
$var wire 1 M nclk $end
$scope module Dlatch1 $end
$var wire 1 B D $end
$var wire 1 , En $end
$var wire 1 J Q $end
$var wire 1 N nD $end
$var wire 1 K nQ $end
$var wire 1 O nand1_out $end
$var wire 1 P nand2_out $end
$scope module sr1 $end
$var wire 1 K nq $end
$var wire 1 J q $end
$var wire 1 P r $end
$var wire 1 O s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 J D $end
$var wire 1 M En $end
$var wire 1 ? Q $end
$var wire 1 Q nD $end
$var wire 1 L nQ $end
$var wire 1 R nand1_out $end
$var wire 1 S nand2_out $end
$scope module sr1 $end
$var wire 1 L nq $end
$var wire 1 ? q $end
$var wire 1 S r $end
$var wire 1 R s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 B D $end
$var wire 1 T Dlatch_out $end
$var wire 1 8 Q $end
$var wire 1 , clk $end
$var wire 1 U nDlatch_out $end
$var wire 1 V nQ $end
$var wire 1 W nclk $end
$scope module Dlatch1 $end
$var wire 1 B D $end
$var wire 1 , En $end
$var wire 1 T Q $end
$var wire 1 X nD $end
$var wire 1 U nQ $end
$var wire 1 Y nand1_out $end
$var wire 1 Z nand2_out $end
$scope module sr1 $end
$var wire 1 U nq $end
$var wire 1 T q $end
$var wire 1 Z r $end
$var wire 1 Y s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 T D $end
$var wire 1 W En $end
$var wire 1 8 Q $end
$var wire 1 [ nD $end
$var wire 1 V nQ $end
$var wire 1 \ nand1_out $end
$var wire 1 ] nand2_out $end
$scope module sr1 $end
$var wire 1 V nq $end
$var wire 1 8 q $end
$var wire 1 ] r $end
$var wire 1 \ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 A D $end
$var wire 1 ^ Dlatch_out $end
$var wire 1 7 Q $end
$var wire 1 , clk $end
$var wire 1 _ nDlatch_out $end
$var wire 1 ` nQ $end
$var wire 1 a nclk $end
$scope module Dlatch1 $end
$var wire 1 A D $end
$var wire 1 , En $end
$var wire 1 ^ Q $end
$var wire 1 b nD $end
$var wire 1 _ nQ $end
$var wire 1 c nand1_out $end
$var wire 1 d nand2_out $end
$scope module sr1 $end
$var wire 1 _ nq $end
$var wire 1 ^ q $end
$var wire 1 d r $end
$var wire 1 c s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 ^ D $end
$var wire 1 a En $end
$var wire 1 7 Q $end
$var wire 1 e nD $end
$var wire 1 ` nQ $end
$var wire 1 f nand1_out $end
$var wire 1 g nand2_out $end
$scope module sr1 $end
$var wire 1 ` nq $end
$var wire 1 7 q $end
$var wire 1 g r $end
$var wire 1 f s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff0 $end
$var wire 1 @ D $end
$var wire 1 h Dlatch_out $end
$var wire 1 6 Q $end
$var wire 1 , clk $end
$var wire 1 i nDlatch_out $end
$var wire 1 j nQ $end
$var wire 1 k nclk $end
$scope module Dlatch1 $end
$var wire 1 @ D $end
$var wire 1 , En $end
$var wire 1 h Q $end
$var wire 1 l nD $end
$var wire 1 i nQ $end
$var wire 1 m nand1_out $end
$var wire 1 n nand2_out $end
$scope module sr1 $end
$var wire 1 i nq $end
$var wire 1 h q $end
$var wire 1 n r $end
$var wire 1 m s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 h D $end
$var wire 1 k En $end
$var wire 1 6 Q $end
$var wire 1 o nD $end
$var wire 1 j nQ $end
$var wire 1 p nand1_out $end
$var wire 1 q nand2_out $end
$scope module sr1 $end
$var wire 1 j nq $end
$var wire 1 6 q $end
$var wire 1 q r $end
$var wire 1 p s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module registerB $end
$var wire 1 - clk $end
$var wire 1 C p0 $end
$var wire 1 D p1 $end
$var wire 1 E p2 $end
$var wire 1 r p3 $end
$var wire 1 9 q0 $end
$var wire 1 : q1 $end
$var wire 1 ; q2 $end
$var wire 1 ? q3 $end
$scope module dff3 $end
$var wire 1 E D $end
$var wire 1 s Dlatch_out $end
$var wire 1 ? Q $end
$var wire 1 - clk $end
$var wire 1 t nDlatch_out $end
$var wire 1 u nQ $end
$var wire 1 v nclk $end
$scope module Dlatch1 $end
$var wire 1 E D $end
$var wire 1 - En $end
$var wire 1 s Q $end
$var wire 1 w nD $end
$var wire 1 t nQ $end
$var wire 1 x nand1_out $end
$var wire 1 y nand2_out $end
$scope module sr1 $end
$var wire 1 t nq $end
$var wire 1 s q $end
$var wire 1 y r $end
$var wire 1 x s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 s D $end
$var wire 1 v En $end
$var wire 1 ? Q $end
$var wire 1 z nD $end
$var wire 1 u nQ $end
$var wire 1 { nand1_out $end
$var wire 1 | nand2_out $end
$scope module sr1 $end
$var wire 1 u nq $end
$var wire 1 ? q $end
$var wire 1 | r $end
$var wire 1 { s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 E D $end
$var wire 1 } Dlatch_out $end
$var wire 1 ; Q $end
$var wire 1 - clk $end
$var wire 1 ~ nDlatch_out $end
$var wire 1 !" nQ $end
$var wire 1 "" nclk $end
$scope module Dlatch1 $end
$var wire 1 E D $end
$var wire 1 - En $end
$var wire 1 } Q $end
$var wire 1 #" nD $end
$var wire 1 ~ nQ $end
$var wire 1 $" nand1_out $end
$var wire 1 %" nand2_out $end
$scope module sr1 $end
$var wire 1 ~ nq $end
$var wire 1 } q $end
$var wire 1 %" r $end
$var wire 1 $" s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 } D $end
$var wire 1 "" En $end
$var wire 1 ; Q $end
$var wire 1 &" nD $end
$var wire 1 !" nQ $end
$var wire 1 '" nand1_out $end
$var wire 1 (" nand2_out $end
$scope module sr1 $end
$var wire 1 !" nq $end
$var wire 1 ; q $end
$var wire 1 (" r $end
$var wire 1 '" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 D D $end
$var wire 1 )" Dlatch_out $end
$var wire 1 : Q $end
$var wire 1 - clk $end
$var wire 1 *" nDlatch_out $end
$var wire 1 +" nQ $end
$var wire 1 ," nclk $end
$scope module Dlatch1 $end
$var wire 1 D D $end
$var wire 1 - En $end
$var wire 1 )" Q $end
$var wire 1 -" nD $end
$var wire 1 *" nQ $end
$var wire 1 ." nand1_out $end
$var wire 1 /" nand2_out $end
$scope module sr1 $end
$var wire 1 *" nq $end
$var wire 1 )" q $end
$var wire 1 /" r $end
$var wire 1 ." s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 )" D $end
$var wire 1 ," En $end
$var wire 1 : Q $end
$var wire 1 0" nD $end
$var wire 1 +" nQ $end
$var wire 1 1" nand1_out $end
$var wire 1 2" nand2_out $end
$scope module sr1 $end
$var wire 1 +" nq $end
$var wire 1 : q $end
$var wire 1 2" r $end
$var wire 1 1" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff0 $end
$var wire 1 C D $end
$var wire 1 3" Dlatch_out $end
$var wire 1 9 Q $end
$var wire 1 - clk $end
$var wire 1 4" nDlatch_out $end
$var wire 1 5" nQ $end
$var wire 1 6" nclk $end
$scope module Dlatch1 $end
$var wire 1 C D $end
$var wire 1 - En $end
$var wire 1 3" Q $end
$var wire 1 7" nD $end
$var wire 1 4" nQ $end
$var wire 1 8" nand1_out $end
$var wire 1 9" nand2_out $end
$scope module sr1 $end
$var wire 1 4" nq $end
$var wire 1 3" q $end
$var wire 1 9" r $end
$var wire 1 8" s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 3" D $end
$var wire 1 6" En $end
$var wire 1 9 Q $end
$var wire 1 :" nD $end
$var wire 1 5" nQ $end
$var wire 1 ;" nand1_out $end
$var wire 1 <" nand2_out $end
$scope module sr1 $end
$var wire 1 5" nq $end
$var wire 1 9 q $end
$var wire 1 <" r $end
$var wire 1 ;" s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module fullAdder0 $end
$var wire 1 6 CI $end
$var wire 1 < CO $end
$var wire 1 9 P $end
$var wire 1 =" Q $end
$var wire 1 F SUM $end
$var wire 1 >" adder1_out $end
$var wire 1 ?" co1_out $end
$var wire 1 @" co2_out $end
$scope module halfAdder1 $end
$var wire 1 9 A $end
$var wire 1 =" B $end
$var wire 1 ?" C $end
$var wire 1 >" S $end
$upscope $end
$scope module halfAdder2 $end
$var wire 1 6 A $end
$var wire 1 >" B $end
$var wire 1 @" C $end
$var wire 1 F S $end
$upscope $end
$upscope $end
$scope module fullAdder1 $end
$var wire 1 7 CI $end
$var wire 1 = CO $end
$var wire 1 : P $end
$var wire 1 < Q $end
$var wire 1 G SUM $end
$var wire 1 A" adder1_out $end
$var wire 1 B" co1_out $end
$var wire 1 C" co2_out $end
$scope module halfAdder1 $end
$var wire 1 : A $end
$var wire 1 < B $end
$var wire 1 B" C $end
$var wire 1 A" S $end
$upscope $end
$scope module halfAdder2 $end
$var wire 1 7 A $end
$var wire 1 A" B $end
$var wire 1 C" C $end
$var wire 1 G S $end
$upscope $end
$upscope $end
$scope module fullAdder2 $end
$var wire 1 8 CI $end
$var wire 1 > CO $end
$var wire 1 ; P $end
$var wire 1 = Q $end
$var wire 1 H SUM $end
$var wire 1 D" adder1_out $end
$var wire 1 E" co1_out $end
$var wire 1 F" co2_out $end
$scope module halfAdder1 $end
$var wire 1 ; A $end
$var wire 1 = B $end
$var wire 1 E" C $end
$var wire 1 D" S $end
$upscope $end
$scope module halfAdder2 $end
$var wire 1 8 A $end
$var wire 1 D" B $end
$var wire 1 F" C $end
$var wire 1 H S $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift1Bit1 $end
$var wire 1 , clk $end
$var wire 1 G" dc $end
$var wire 1 H" t0 $end
$var wire 1 I" t1 $end
$var wire 1 J" t2 $end
$var wire 1 K" x0 $end
$var wire 1 L" x1 $end
$var wire 1 M" x2 $end
$var wire 1 N" y0 $end
$var wire 1 O" y1 $end
$var wire 1 P" y2 $end
$scope module register1 $end
$var wire 1 , clk $end
$var wire 1 Q" p0 $end
$var wire 1 K" p1 $end
$var wire 1 L" p2 $end
$var wire 1 M" p3 $end
$var wire 1 G" q0 $end
$var wire 1 H" q1 $end
$var wire 1 I" q2 $end
$var wire 1 J" q3 $end
$scope module dff3 $end
$var wire 1 L" D $end
$var wire 1 R" Dlatch_out $end
$var wire 1 J" Q $end
$var wire 1 , clk $end
$var wire 1 S" nDlatch_out $end
$var wire 1 T" nQ $end
$var wire 1 U" nclk $end
$scope module Dlatch1 $end
$var wire 1 L" D $end
$var wire 1 , En $end
$var wire 1 R" Q $end
$var wire 1 V" nD $end
$var wire 1 S" nQ $end
$var wire 1 W" nand1_out $end
$var wire 1 X" nand2_out $end
$scope module sr1 $end
$var wire 1 S" nq $end
$var wire 1 R" q $end
$var wire 1 X" r $end
$var wire 1 W" s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 R" D $end
$var wire 1 U" En $end
$var wire 1 J" Q $end
$var wire 1 Y" nD $end
$var wire 1 T" nQ $end
$var wire 1 Z" nand1_out $end
$var wire 1 [" nand2_out $end
$scope module sr1 $end
$var wire 1 T" nq $end
$var wire 1 J" q $end
$var wire 1 [" r $end
$var wire 1 Z" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 L" D $end
$var wire 1 \" Dlatch_out $end
$var wire 1 I" Q $end
$var wire 1 , clk $end
$var wire 1 ]" nDlatch_out $end
$var wire 1 ^" nQ $end
$var wire 1 _" nclk $end
$scope module Dlatch1 $end
$var wire 1 L" D $end
$var wire 1 , En $end
$var wire 1 \" Q $end
$var wire 1 `" nD $end
$var wire 1 ]" nQ $end
$var wire 1 a" nand1_out $end
$var wire 1 b" nand2_out $end
$scope module sr1 $end
$var wire 1 ]" nq $end
$var wire 1 \" q $end
$var wire 1 b" r $end
$var wire 1 a" s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 \" D $end
$var wire 1 _" En $end
$var wire 1 I" Q $end
$var wire 1 c" nD $end
$var wire 1 ^" nQ $end
$var wire 1 d" nand1_out $end
$var wire 1 e" nand2_out $end
$scope module sr1 $end
$var wire 1 ^" nq $end
$var wire 1 I" q $end
$var wire 1 e" r $end
$var wire 1 d" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 K" D $end
$var wire 1 f" Dlatch_out $end
$var wire 1 H" Q $end
$var wire 1 , clk $end
$var wire 1 g" nDlatch_out $end
$var wire 1 h" nQ $end
$var wire 1 i" nclk $end
$scope module Dlatch1 $end
$var wire 1 K" D $end
$var wire 1 , En $end
$var wire 1 f" Q $end
$var wire 1 j" nD $end
$var wire 1 g" nQ $end
$var wire 1 k" nand1_out $end
$var wire 1 l" nand2_out $end
$scope module sr1 $end
$var wire 1 g" nq $end
$var wire 1 f" q $end
$var wire 1 l" r $end
$var wire 1 k" s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 f" D $end
$var wire 1 i" En $end
$var wire 1 H" Q $end
$var wire 1 m" nD $end
$var wire 1 h" nQ $end
$var wire 1 n" nand1_out $end
$var wire 1 o" nand2_out $end
$scope module sr1 $end
$var wire 1 h" nq $end
$var wire 1 H" q $end
$var wire 1 o" r $end
$var wire 1 n" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff0 $end
$var wire 1 Q" D $end
$var wire 1 p" Dlatch_out $end
$var wire 1 G" Q $end
$var wire 1 , clk $end
$var wire 1 q" nDlatch_out $end
$var wire 1 r" nQ $end
$var wire 1 s" nclk $end
$scope module Dlatch1 $end
$var wire 1 Q" D $end
$var wire 1 , En $end
$var wire 1 p" Q $end
$var wire 1 t" nD $end
$var wire 1 q" nQ $end
$var wire 1 u" nand1_out $end
$var wire 1 v" nand2_out $end
$scope module sr1 $end
$var wire 1 q" nq $end
$var wire 1 p" q $end
$var wire 1 v" r $end
$var wire 1 u" s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 p" D $end
$var wire 1 s" En $end
$var wire 1 G" Q $end
$var wire 1 w" nD $end
$var wire 1 r" nQ $end
$var wire 1 x" nand1_out $end
$var wire 1 y" nand2_out $end
$scope module sr1 $end
$var wire 1 r" nq $end
$var wire 1 G" q $end
$var wire 1 y" r $end
$var wire 1 x" s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift2 $end
$var wire 1 z" and0_out $end
$var wire 1 {" and1_out $end
$var wire 1 |" ns $end
$var wire 1 }" s $end
$var wire 1 J" x0 $end
$var wire 1 H" x1 $end
$var wire 1 P" y $end
$upscope $end
$scope module shift1 $end
$var wire 1 ~" and0_out $end
$var wire 1 !# and1_out $end
$var wire 1 "# ns $end
$var wire 1 ## s $end
$var wire 1 I" x0 $end
$var wire 1 J" x1 $end
$var wire 1 O" y $end
$upscope $end
$scope module shift0 $end
$var wire 1 $# and0_out $end
$var wire 1 %# and1_out $end
$var wire 1 &# ns $end
$var wire 1 '# s $end
$var wire 1 H" x0 $end
$var wire 1 I" x1 $end
$var wire 1 N" y $end
$upscope $end
$upscope $end
$scope module register1 $end
$var wire 1 1 clk $end
$var wire 1 (# p0 $end
$var wire 1 )# p1 $end
$var wire 1 *# p2 $end
$var wire 1 +# p3 $end
$var wire 1 ,# q0 $end
$var wire 1 -# q1 $end
$var wire 1 .# q2 $end
$var wire 1 /# q3 $end
$scope module dff3 $end
$var wire 1 *# D $end
$var wire 1 0# Dlatch_out $end
$var wire 1 /# Q $end
$var wire 1 1 clk $end
$var wire 1 1# nDlatch_out $end
$var wire 1 2# nQ $end
$var wire 1 3# nclk $end
$scope module Dlatch1 $end
$var wire 1 *# D $end
$var wire 1 1 En $end
$var wire 1 0# Q $end
$var wire 1 4# nD $end
$var wire 1 1# nQ $end
$var wire 1 5# nand1_out $end
$var wire 1 6# nand2_out $end
$scope module sr1 $end
$var wire 1 1# nq $end
$var wire 1 0# q $end
$var wire 1 6# r $end
$var wire 1 5# s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 0# D $end
$var wire 1 3# En $end
$var wire 1 /# Q $end
$var wire 1 7# nD $end
$var wire 1 2# nQ $end
$var wire 1 8# nand1_out $end
$var wire 1 9# nand2_out $end
$scope module sr1 $end
$var wire 1 2# nq $end
$var wire 1 /# q $end
$var wire 1 9# r $end
$var wire 1 8# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 *# D $end
$var wire 1 :# Dlatch_out $end
$var wire 1 .# Q $end
$var wire 1 1 clk $end
$var wire 1 ;# nDlatch_out $end
$var wire 1 <# nQ $end
$var wire 1 =# nclk $end
$scope module Dlatch1 $end
$var wire 1 *# D $end
$var wire 1 1 En $end
$var wire 1 :# Q $end
$var wire 1 ># nD $end
$var wire 1 ;# nQ $end
$var wire 1 ?# nand1_out $end
$var wire 1 @# nand2_out $end
$scope module sr1 $end
$var wire 1 ;# nq $end
$var wire 1 :# q $end
$var wire 1 @# r $end
$var wire 1 ?# s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 :# D $end
$var wire 1 =# En $end
$var wire 1 .# Q $end
$var wire 1 A# nD $end
$var wire 1 <# nQ $end
$var wire 1 B# nand1_out $end
$var wire 1 C# nand2_out $end
$scope module sr1 $end
$var wire 1 <# nq $end
$var wire 1 .# q $end
$var wire 1 C# r $end
$var wire 1 B# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 )# D $end
$var wire 1 D# Dlatch_out $end
$var wire 1 -# Q $end
$var wire 1 1 clk $end
$var wire 1 E# nDlatch_out $end
$var wire 1 F# nQ $end
$var wire 1 G# nclk $end
$scope module Dlatch1 $end
$var wire 1 )# D $end
$var wire 1 1 En $end
$var wire 1 D# Q $end
$var wire 1 H# nD $end
$var wire 1 E# nQ $end
$var wire 1 I# nand1_out $end
$var wire 1 J# nand2_out $end
$scope module sr1 $end
$var wire 1 E# nq $end
$var wire 1 D# q $end
$var wire 1 J# r $end
$var wire 1 I# s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 D# D $end
$var wire 1 G# En $end
$var wire 1 -# Q $end
$var wire 1 K# nD $end
$var wire 1 F# nQ $end
$var wire 1 L# nand1_out $end
$var wire 1 M# nand2_out $end
$scope module sr1 $end
$var wire 1 F# nq $end
$var wire 1 -# q $end
$var wire 1 M# r $end
$var wire 1 L# s $end
$upscope $end
$upscope $end
$upscope $end
$scope module dff0 $end
$var wire 1 (# D $end
$var wire 1 N# Dlatch_out $end
$var wire 1 ,# Q $end
$var wire 1 1 clk $end
$var wire 1 O# nDlatch_out $end
$var wire 1 P# nQ $end
$var wire 1 Q# nclk $end
$scope module Dlatch1 $end
$var wire 1 (# D $end
$var wire 1 1 En $end
$var wire 1 N# Q $end
$var wire 1 R# nD $end
$var wire 1 O# nQ $end
$var wire 1 S# nand1_out $end
$var wire 1 T# nand2_out $end
$scope module sr1 $end
$var wire 1 O# nq $end
$var wire 1 N# q $end
$var wire 1 T# r $end
$var wire 1 S# s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 N# D $end
$var wire 1 Q# En $end
$var wire 1 ,# Q $end
$var wire 1 U# nD $end
$var wire 1 P# nQ $end
$var wire 1 V# nand1_out $end
$var wire 1 W# nand2_out $end
$scope module sr1 $end
$var wire 1 P# nq $end
$var wire 1 ,# q $end
$var wire 1 W# r $end
$var wire 1 V# s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
1'#
0&#
x%#
0$#
1##
0"#
x!#
0~"
1}"
0|"
x{"
0z"
xy"
xx"
xw"
xv"
1u"
1t"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
1l"
xk"
0j"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
1a"
1`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
1W"
1V"
xU"
xT"
xS"
xR"
0Q"
xP"
xO"
xN"
1M"
0L"
1K"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
0?"
x>"
0="
x<"
x;"
x:"
x9"
18"
17"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
1/"
x."
0-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
1$"
1#"
x""
x!"
x~
x}
x|
x{
xz
xy
1x
1w
xv
xu
xt
xs
0r
xq
xp
xo
1n
xm
0l
xk
xj
xi
xh
xg
xf
xe
xd
1c
1b
xa
x`
x_
x^
x]
x\
x[
1Z
xY
0X
xW
xV
xU
xT
xS
xR
xQ
1P
xO
0N
xM
xL
xK
xJ
0I
xH
xG
xF
0E
1D
0C
1B
0A
1@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
bx 5
bx 4
bx 3
bx 2
x1
bx 0
z/
bx .
x-
x,
bx +
bx *
b10 )
b101 (
x'
bx &
x%
x$
b10 #
b101 "
bx !
$end
#5
1e
1Y"
1c"
1w"
0K
0Q
0U
0[
0^
0i
0o
0R"
0\"
0g"
0m"
0p"
1R
1S
1J
1\
1]
1T
1f
1g
1_
1p
1q
1h
1Z"
1["
1S"
1d"
1e"
1]"
1n"
1o"
1f"
1x"
1y"
1q"
0M
0O
0W
0Y
0a
0d
0k
0m
0U"
0X"
0_"
0b"
0i"
0k"
0s"
0v"
1$
1,
#10
b0x 3
0O"
0N"
0C"
0!#
0%#
1P"
b1 2
0V
07
0j
0J"
0I"
0h"
1{"
0G"
18
1`
16
1T"
1^"
1H"
1r"
0R
0\
0g
0p
0["
0e"
0n"
0y"
1M
1O
1W
1Y
1a
1d
1k
1m
1U"
1X"
1_"
1b"
1i"
1k"
1s"
1v"
0$
0,
#15
1z
1&"
1:"
0s
0}
0*"
00"
03"
1{
1|
1t
1'"
1("
1~
11"
12"
1)"
1;"
1<"
14"
0v
0y
0""
0%"
0,"
0."
06"
09"
1%
1-
#20
0>
1H
0F"
0D"
1G
0=
1A"
0B"
0<
1F
b111 4
0@"
0E"
0>"
0;
0+"
09
1u
1!"
1:
15"
0|
0("
01"
0<"
1v
1y
1""
1%"
1,"
1."
16"
19"
0%
0-
#25
15#
14#
1?#
1>#
1I#
1H#
1S#
1R#
0+#
0*#
0)#
0(#
b0 &
b0 0
#30
17#
1A#
1K#
1U#
00#
0:#
0D#
0N#
18#
19#
11#
1B#
1C#
1;#
1L#
1M#
1E#
1V#
1W#
1O#
03#
06#
0=#
0@#
0G#
0J#
0Q#
0T#
1'
11
#35
b111 !
b111 *
b111 5
b0 3
b1111 .
0/#
0.#
0-#
0,#
b0 +
12#
1<#
1F#
1P#
09#
0C#
0M#
0W#
13#
16#
1=#
1@#
1G#
1J#
1Q#
1T#
0'
01
#40
04#
0>#
0R#
1*#
1(#
b1010 &
b1010 0
#45
01#
07#
0;#
0A#
0O#
0U#
19#
10#
1C#
1:#
1M#
1W#
1N#
03#
05#
0=#
0?#
0G#
0J#
0Q#
0S#
1'
11
#50
b0x !
b0x *
b0 5
b0x 3
b100 .
02#
0<#
0P#
1/#
1.#
1,#
b1011 +
08#
0B#
0M#
0V#
13#
15#
1=#
1?#
1G#
1J#
1Q#
1S#
0'
01
#55
07"
1-"
0w
0#"
1l
0b
1N
1X
0V"
0`"
1j"
1C
0D
1E
0@
1A
0B
0M"
1L"
0K"
b101 #
b101 )
b10 "
b10 (
#60
1Q
1[
1o
1m"
0J
0T
0_
0e
0h
0S"
0Y"
0]"
0c"
0f"
1R
1K
1\
1U
1g
1^
1p
1i
1["
1R"
1e"
1\"
1n"
1g"
1y"
0M
0P
0W
0Z
0a
0c
0k
0n
0U"
0W"
0_"
0a"
0i"
0l"
0s"
0v"
1$
1,
#65
bx0 !
bx0 *
bx0 3
1D"
0P"
1H
1=
0F
1O"
1N"
b110 2
0{"
0?
08
0`
0G
b100 4
1C"
06
0T"
1!#
0^"
1%#
0H"
1L
1V
17
1j
1J"
1I"
1h"
0S
0]
0f
0q
0Z"
0d"
0o"
0y"
1M
1P
1W
1Z
1a
1c
1k
1n
1U"
1W"
1_"
1a"
1i"
1l"
1s"
1v"
0$
0,
#70
10"
0t
0z
0~
0&"
0)"
04"
0:"
1|
1s
1("
1}
11"
1*"
1<"
13"
0v
0x
0""
0$"
0,"
0/"
06"
08"
1%
1-
#75
0=
1G
0C"
1H
0>
0A"
1F
b111 4
xu
0!"
1D"
0E"
0:
05"
1>"
x?
1;
1+"
19
0{
0'"
02"
0;"
1v
1x
1""
1$"
1,"
1/"
16"
18"
0%
0-
#80
14#
1>#
1R#
0*#
0(#
b0 &
b0 0
#85
17#
1A#
1U#
00#
0:#
0N#
18#
11#
1B#
1;#
1M#
1V#
1O#
03#
06#
0=#
0@#
0G#
0J#
0Q#
0T#
1'
11
#90
b111 5
b111 !
b111 *
b0 3
b1111 .
0/#
0.#
0,#
b0 +
12#
1<#
1P#
09#
0C#
0M#
0W#
13#
16#
1=#
1@#
1G#
1J#
1Q#
1T#
0'
01
#95
04#
0>#
0R#
1*#
1(#
b1010 &
b1010 0
#100
01#
07#
0;#
0A#
0O#
0U#
19#
10#
1C#
1:#
1M#
1W#
1N#
03#
05#
0=#
0?#
0G#
0J#
0Q#
0S#
1'
11
#105
bx0 !
bx0 *
b0 5
bx0 3
b100 .
02#
0<#
0P#
1/#
1.#
1,#
b1011 +
08#
0B#
0M#
0V#
13#
15#
1=#
1?#
1G#
1J#
1Q#
1S#
0'
01
