
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.93

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter[4]$_DFFE_PP0P_/CLK ^
  -0.24 target latency counter[5]$_DFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[3]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.23    0.00    0.95 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.13    0.27    0.22    1.18 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _000_ (net)
                  0.27    0.00    1.18 ^ counter[3]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter[3]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.26    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: signal_prev$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     7    0.10    0.17    0.22    0.42 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.17    0.00    0.42 v signal_prev$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ signal_prev$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.02    0.25   library hold time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.23    0.00    0.95 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.13    0.27    0.22    1.18 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _000_ (net)
                  0.27    0.00    1.18 ^ pulse_detected$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.24 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                          0.08   10.31   library recovery time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.56    0.79 ^ counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.28    0.00    0.79 ^ _085_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    0.87 v _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _060_ (net)
                  0.09    0.00    0.87 v _149_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.15    0.27    1.13 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _062_ (net)
                  0.15    0.00    1.13 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.19    1.32 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _056_ (net)
                  0.07    0.00    1.32 v _134_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    1.57 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _011_ (net)
                  0.09    0.00    1.57 v _135_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    1.73 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _012_ (net)
                  0.06    0.00    1.73 v _136_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.28    2.01 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _013_ (net)
                  0.11    0.00    2.01 v _147_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.12    2.13 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _009_ (net)
                  0.32    0.00    2.13 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.24 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.18   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.23    0.00    0.95 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.13    0.27    0.22    1.18 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _000_ (net)
                  0.27    0.00    1.18 ^ pulse_detected$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.18   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.24 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                          0.08   10.31   library recovery time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.56    0.79 ^ counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.28    0.00    0.79 ^ _085_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    0.87 v _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _060_ (net)
                  0.09    0.00    0.87 v _149_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.15    0.27    1.13 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _062_ (net)
                  0.15    0.00    1.13 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.19    1.32 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _056_ (net)
                  0.07    0.00    1.32 v _134_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    1.57 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _011_ (net)
                  0.09    0.00    1.57 v _135_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    1.73 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _012_ (net)
                  0.06    0.00    1.73 v _136_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.28    2.01 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _013_ (net)
                  0.11    0.00    2.01 v _147_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.32    0.12    2.13 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _009_ (net)
                  0.32    0.00    2.13 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.13   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.10    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00   10.24 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.18   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.4348039627075195

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8696

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.35420167446136475

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.37540000677108765

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9435

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.79 ^ counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.87 v _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    1.13 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    1.32 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.25    1.57 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.15    1.73 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.28    2.01 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.12    2.13 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    2.13 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.13   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12   10.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.24 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.24   clock reconvergence pessimism
  -0.18   10.06   library setup time
          10.06   data required time
---------------------------------------------------------
          10.06   data required time
          -2.13   data arrival time
---------------------------------------------------------
           7.93   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ counter[3]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.67 v counter[3]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.77 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.83 v _114_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.83 v counter[3]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.83   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ counter[3]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.24   clock reconvergence pessimism
   0.05    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.83   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2362

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2362

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1292

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.9268

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
372.290062

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.60e-04   6.90e-05   5.78e-09   1.03e-03  25.4%
Combinational          3.87e-04   2.49e-04   1.71e-08   6.36e-04  15.7%
Clock                  1.82e-03   5.77e-04   5.53e-08   2.39e-03  59.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.16e-03   8.94e-04   7.82e-08   4.06e-03 100.0%
                          78.0%      22.0%       0.0%
