// Seed: 2539437241
module module_0;
  wire id_1 = id_1;
  wire id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1;
  generate
    assign id_1 = -1;
    logic [7:0] id_2 = id_2, id_3;
    id_4(
        id_1, id_2[1]
    );
    begin : LABEL_0
      wire id_5;
    end
  endgenerate
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
endmodule
module module_2 #(
    parameter id_3 = 32'd86
) (
    input supply0 id_0
);
  assign id_2 = 1;
  defparam id_3 = 1;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
endmodule
module module_3;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
