package soc

import _ "unsafe"

const RMT_CLK_EN_V = 0x1
const RMT_CLK_EN_S = 31
const RMT_MEM_PD_V = 0x1
const RMT_MEM_PD_S = 30
const RMT_CARRIER_OUT_LV_CH0_V = 0x1
const RMT_CARRIER_OUT_LV_CH0_S = 29
const RMT_CARRIER_EN_CH0_V = 0x1
const RMT_CARRIER_EN_CH0_S = 28
const RMT_MEM_SIZE_CH0 = 0x0000000F
const RMT_MEM_SIZE_CH0_V = 0xF
const RMT_MEM_SIZE_CH0_S = 24
const RMT_IDLE_THRES_CH0 = 0x0000FFFF
const RMT_IDLE_THRES_CH0_V = 0xFFFF
const RMT_IDLE_THRES_CH0_S = 8
const RMT_DIV_CNT_CH0 = 0x000000FF
const RMT_DIV_CNT_CH0_V = 0xFF
const RMT_DIV_CNT_CH0_S = 0
const RMT_IDLE_OUT_EN_CH0_V = 0x1
const RMT_IDLE_OUT_EN_CH0_S = 19
const RMT_IDLE_OUT_LV_CH0_V = 0x1
const RMT_IDLE_OUT_LV_CH0_S = 18
const RMT_REF_ALWAYS_ON_CH0_V = 0x1
const RMT_REF_ALWAYS_ON_CH0_S = 17
const RMT_REF_CNT_RST_CH0_V = 0x1
const RMT_REF_CNT_RST_CH0_S = 16
const RMT_RX_FILTER_THRES_CH0 = 0x000000FF
const RMT_RX_FILTER_THRES_CH0_V = 0xFF
const RMT_RX_FILTER_THRES_CH0_S = 8
const RMT_RX_FILTER_EN_CH0_V = 0x1
const RMT_RX_FILTER_EN_CH0_S = 7
const RMT_TX_CONTI_MODE_CH0_V = 0x1
const RMT_TX_CONTI_MODE_CH0_S = 6
const RMT_MEM_OWNER_CH0_V = 0x1
const RMT_MEM_OWNER_CH0_S = 5
const RMT_APB_MEM_RST_CH0_V = 0x1
const RMT_APB_MEM_RST_CH0_S = 4
const RMT_MEM_RD_RST_CH0_V = 0x1
const RMT_MEM_RD_RST_CH0_S = 3
const RMT_MEM_WR_RST_CH0_V = 0x1
const RMT_MEM_WR_RST_CH0_S = 2
const RMT_RX_EN_CH0_V = 0x1
const RMT_RX_EN_CH0_S = 1
const RMT_TX_START_CH0_V = 0x1
const RMT_TX_START_CH0_S = 0
const RMT_CARRIER_OUT_LV_CH1_V = 0x1
const RMT_CARRIER_OUT_LV_CH1_S = 29
const RMT_CARRIER_EN_CH1_V = 0x1
const RMT_CARRIER_EN_CH1_S = 28
const RMT_MEM_SIZE_CH1 = 0x0000000F
const RMT_MEM_SIZE_CH1_V = 0xF
const RMT_MEM_SIZE_CH1_S = 24
const RMT_IDLE_THRES_CH1 = 0x0000FFFF
const RMT_IDLE_THRES_CH1_V = 0xFFFF
const RMT_IDLE_THRES_CH1_S = 8
const RMT_DIV_CNT_CH1 = 0x000000FF
const RMT_DIV_CNT_CH1_V = 0xFF
const RMT_DIV_CNT_CH1_S = 0
const RMT_IDLE_OUT_EN_CH1_V = 0x1
const RMT_IDLE_OUT_EN_CH1_S = 19
const RMT_IDLE_OUT_LV_CH1_V = 0x1
const RMT_IDLE_OUT_LV_CH1_S = 18
const RMT_REF_ALWAYS_ON_CH1_V = 0x1
const RMT_REF_ALWAYS_ON_CH1_S = 17
const RMT_REF_CNT_RST_CH1_V = 0x1
const RMT_REF_CNT_RST_CH1_S = 16
const RMT_RX_FILTER_THRES_CH1 = 0x000000FF
const RMT_RX_FILTER_THRES_CH1_V = 0xFF
const RMT_RX_FILTER_THRES_CH1_S = 8
const RMT_RX_FILTER_EN_CH1_V = 0x1
const RMT_RX_FILTER_EN_CH1_S = 7
const RMT_TX_CONTI_MODE_CH1_V = 0x1
const RMT_TX_CONTI_MODE_CH1_S = 6
const RMT_MEM_OWNER_CH1_V = 0x1
const RMT_MEM_OWNER_CH1_S = 5
const RMT_APB_MEM_RST_CH1_V = 0x1
const RMT_APB_MEM_RST_CH1_S = 4
const RMT_MEM_RD_RST_CH1_V = 0x1
const RMT_MEM_RD_RST_CH1_S = 3
const RMT_MEM_WR_RST_CH1_V = 0x1
const RMT_MEM_WR_RST_CH1_S = 2
const RMT_RX_EN_CH1_V = 0x1
const RMT_RX_EN_CH1_S = 1
const RMT_TX_START_CH1_V = 0x1
const RMT_TX_START_CH1_S = 0
const RMT_CARRIER_OUT_LV_CH2_V = 0x1
const RMT_CARRIER_OUT_LV_CH2_S = 29
const RMT_CARRIER_EN_CH2_V = 0x1
const RMT_CARRIER_EN_CH2_S = 28
const RMT_MEM_SIZE_CH2 = 0x0000000F
const RMT_MEM_SIZE_CH2_V = 0xF
const RMT_MEM_SIZE_CH2_S = 24
const RMT_IDLE_THRES_CH2 = 0x0000FFFF
const RMT_IDLE_THRES_CH2_V = 0xFFFF
const RMT_IDLE_THRES_CH2_S = 8
const RMT_DIV_CNT_CH2 = 0x000000FF
const RMT_DIV_CNT_CH2_V = 0xFF
const RMT_DIV_CNT_CH2_S = 0
const RMT_IDLE_OUT_EN_CH2_V = 0x1
const RMT_IDLE_OUT_EN_CH2_S = 19
const RMT_IDLE_OUT_LV_CH2_V = 0x1
const RMT_IDLE_OUT_LV_CH2_S = 18
const RMT_REF_ALWAYS_ON_CH2_V = 0x1
const RMT_REF_ALWAYS_ON_CH2_S = 17
const RMT_REF_CNT_RST_CH2_V = 0x1
const RMT_REF_CNT_RST_CH2_S = 16
const RMT_RX_FILTER_THRES_CH2 = 0x000000FF
const RMT_RX_FILTER_THRES_CH2_V = 0xFF
const RMT_RX_FILTER_THRES_CH2_S = 8
const RMT_RX_FILTER_EN_CH2_V = 0x1
const RMT_RX_FILTER_EN_CH2_S = 7
const RMT_TX_CONTI_MODE_CH2_V = 0x1
const RMT_TX_CONTI_MODE_CH2_S = 6
const RMT_MEM_OWNER_CH2_V = 0x1
const RMT_MEM_OWNER_CH2_S = 5
const RMT_APB_MEM_RST_CH2_V = 0x1
const RMT_APB_MEM_RST_CH2_S = 4
const RMT_MEM_RD_RST_CH2_V = 0x1
const RMT_MEM_RD_RST_CH2_S = 3
const RMT_MEM_WR_RST_CH2_V = 0x1
const RMT_MEM_WR_RST_CH2_S = 2
const RMT_RX_EN_CH2_V = 0x1
const RMT_RX_EN_CH2_S = 1
const RMT_TX_START_CH2_V = 0x1
const RMT_TX_START_CH2_S = 0
const RMT_CARRIER_OUT_LV_CH3_V = 0x1
const RMT_CARRIER_OUT_LV_CH3_S = 29
const RMT_CARRIER_EN_CH3_V = 0x1
const RMT_CARRIER_EN_CH3_S = 28
const RMT_MEM_SIZE_CH3 = 0x0000000F
const RMT_MEM_SIZE_CH3_V = 0xF
const RMT_MEM_SIZE_CH3_S = 24
const RMT_IDLE_THRES_CH3 = 0x0000FFFF
const RMT_IDLE_THRES_CH3_V = 0xFFFF
const RMT_IDLE_THRES_CH3_S = 8
const RMT_DIV_CNT_CH3 = 0x000000FF
const RMT_DIV_CNT_CH3_V = 0xFF
const RMT_DIV_CNT_CH3_S = 0
const RMT_IDLE_OUT_EN_CH3_V = 0x1
const RMT_IDLE_OUT_EN_CH3_S = 19
const RMT_IDLE_OUT_LV_CH3_V = 0x1
const RMT_IDLE_OUT_LV_CH3_S = 18
const RMT_REF_ALWAYS_ON_CH3_V = 0x1
const RMT_REF_ALWAYS_ON_CH3_S = 17
const RMT_REF_CNT_RST_CH3_V = 0x1
const RMT_REF_CNT_RST_CH3_S = 16
const RMT_RX_FILTER_THRES_CH3 = 0x000000FF
const RMT_RX_FILTER_THRES_CH3_V = 0xFF
const RMT_RX_FILTER_THRES_CH3_S = 8
const RMT_RX_FILTER_EN_CH3_V = 0x1
const RMT_RX_FILTER_EN_CH3_S = 7
const RMT_TX_CONTI_MODE_CH3_V = 0x1
const RMT_TX_CONTI_MODE_CH3_S = 6
const RMT_MEM_OWNER_CH3_V = 0x1
const RMT_MEM_OWNER_CH3_S = 5
const RMT_APB_MEM_RST_CH3_V = 0x1
const RMT_APB_MEM_RST_CH3_S = 4
const RMT_MEM_RD_RST_CH3_V = 0x1
const RMT_MEM_RD_RST_CH3_S = 3
const RMT_MEM_WR_RST_CH3_V = 0x1
const RMT_MEM_WR_RST_CH3_S = 2
const RMT_RX_EN_CH3_V = 0x1
const RMT_RX_EN_CH3_S = 1
const RMT_TX_START_CH3_V = 0x1
const RMT_TX_START_CH3_S = 0
const RMT_CARRIER_OUT_LV_CH4_V = 0x1
const RMT_CARRIER_OUT_LV_CH4_S = 29
const RMT_CARRIER_EN_CH4_V = 0x1
const RMT_CARRIER_EN_CH4_S = 28
const RMT_MEM_SIZE_CH4 = 0x0000000F
const RMT_MEM_SIZE_CH4_V = 0xF
const RMT_MEM_SIZE_CH4_S = 24
const RMT_IDLE_THRES_CH4 = 0x0000FFFF
const RMT_IDLE_THRES_CH4_V = 0xFFFF
const RMT_IDLE_THRES_CH4_S = 8
const RMT_DIV_CNT_CH4 = 0x000000FF
const RMT_DIV_CNT_CH4_V = 0xFF
const RMT_DIV_CNT_CH4_S = 0
const RMT_IDLE_OUT_EN_CH4_V = 0x1
const RMT_IDLE_OUT_EN_CH4_S = 19
const RMT_IDLE_OUT_LV_CH4_V = 0x1
const RMT_IDLE_OUT_LV_CH4_S = 18
const RMT_REF_ALWAYS_ON_CH4_V = 0x1
const RMT_REF_ALWAYS_ON_CH4_S = 17
const RMT_REF_CNT_RST_CH4_V = 0x1
const RMT_REF_CNT_RST_CH4_S = 16
const RMT_RX_FILTER_THRES_CH4 = 0x000000FF
const RMT_RX_FILTER_THRES_CH4_V = 0xFF
const RMT_RX_FILTER_THRES_CH4_S = 8
const RMT_RX_FILTER_EN_CH4_V = 0x1
const RMT_RX_FILTER_EN_CH4_S = 7
const RMT_TX_CONTI_MODE_CH4_V = 0x1
const RMT_TX_CONTI_MODE_CH4_S = 6
const RMT_MEM_OWNER_CH4_V = 0x1
const RMT_MEM_OWNER_CH4_S = 5
const RMT_APB_MEM_RST_CH4_V = 0x1
const RMT_APB_MEM_RST_CH4_S = 4
const RMT_MEM_RD_RST_CH4_V = 0x1
const RMT_MEM_RD_RST_CH4_S = 3
const RMT_MEM_WR_RST_CH4_V = 0x1
const RMT_MEM_WR_RST_CH4_S = 2
const RMT_RX_EN_CH4_V = 0x1
const RMT_RX_EN_CH4_S = 1
const RMT_TX_START_CH4_V = 0x1
const RMT_TX_START_CH4_S = 0
const RMT_CARRIER_OUT_LV_CH5_V = 0x1
const RMT_CARRIER_OUT_LV_CH5_S = 29
const RMT_CARRIER_EN_CH5_V = 0x1
const RMT_CARRIER_EN_CH5_S = 28
const RMT_MEM_SIZE_CH5 = 0x0000000F
const RMT_MEM_SIZE_CH5_V = 0xF
const RMT_MEM_SIZE_CH5_S = 24
const RMT_IDLE_THRES_CH5 = 0x0000FFFF
const RMT_IDLE_THRES_CH5_V = 0xFFFF
const RMT_IDLE_THRES_CH5_S = 8
const RMT_DIV_CNT_CH5 = 0x000000FF
const RMT_DIV_CNT_CH5_V = 0xFF
const RMT_DIV_CNT_CH5_S = 0
const RMT_IDLE_OUT_EN_CH5_V = 0x1
const RMT_IDLE_OUT_EN_CH5_S = 19
const RMT_IDLE_OUT_LV_CH5_V = 0x1
const RMT_IDLE_OUT_LV_CH5_S = 18
const RMT_REF_ALWAYS_ON_CH5_V = 0x1
const RMT_REF_ALWAYS_ON_CH5_S = 17
const RMT_REF_CNT_RST_CH5_V = 0x1
const RMT_REF_CNT_RST_CH5_S = 16
const RMT_RX_FILTER_THRES_CH5 = 0x000000FF
const RMT_RX_FILTER_THRES_CH5_V = 0xFF
const RMT_RX_FILTER_THRES_CH5_S = 8
const RMT_RX_FILTER_EN_CH5_V = 0x1
const RMT_RX_FILTER_EN_CH5_S = 7
const RMT_TX_CONTI_MODE_CH5_V = 0x1
const RMT_TX_CONTI_MODE_CH5_S = 6
const RMT_MEM_OWNER_CH5_V = 0x1
const RMT_MEM_OWNER_CH5_S = 5
const RMT_APB_MEM_RST_CH5_V = 0x1
const RMT_APB_MEM_RST_CH5_S = 4
const RMT_MEM_RD_RST_CH5_V = 0x1
const RMT_MEM_RD_RST_CH5_S = 3
const RMT_MEM_WR_RST_CH5_V = 0x1
const RMT_MEM_WR_RST_CH5_S = 2
const RMT_RX_EN_CH5_V = 0x1
const RMT_RX_EN_CH5_S = 1
const RMT_TX_START_CH5_V = 0x1
const RMT_TX_START_CH5_S = 0
const RMT_CARRIER_OUT_LV_CH6_V = 0x1
const RMT_CARRIER_OUT_LV_CH6_S = 29
const RMT_CARRIER_EN_CH6_V = 0x1
const RMT_CARRIER_EN_CH6_S = 28
const RMT_MEM_SIZE_CH6 = 0x0000000F
const RMT_MEM_SIZE_CH6_V = 0xF
const RMT_MEM_SIZE_CH6_S = 24
const RMT_IDLE_THRES_CH6 = 0x0000FFFF
const RMT_IDLE_THRES_CH6_V = 0xFFFF
const RMT_IDLE_THRES_CH6_S = 8
const RMT_DIV_CNT_CH6 = 0x000000FF
const RMT_DIV_CNT_CH6_V = 0xFF
const RMT_DIV_CNT_CH6_S = 0
const RMT_IDLE_OUT_EN_CH6_V = 0x1
const RMT_IDLE_OUT_EN_CH6_S = 19
const RMT_IDLE_OUT_LV_CH6_V = 0x1
const RMT_IDLE_OUT_LV_CH6_S = 18
const RMT_REF_ALWAYS_ON_CH6_V = 0x1
const RMT_REF_ALWAYS_ON_CH6_S = 17
const RMT_REF_CNT_RST_CH6_V = 0x1
const RMT_REF_CNT_RST_CH6_S = 16
const RMT_RX_FILTER_THRES_CH6 = 0x000000FF
const RMT_RX_FILTER_THRES_CH6_V = 0xFF
const RMT_RX_FILTER_THRES_CH6_S = 8
const RMT_RX_FILTER_EN_CH6_V = 0x1
const RMT_RX_FILTER_EN_CH6_S = 7
const RMT_TX_CONTI_MODE_CH6_V = 0x1
const RMT_TX_CONTI_MODE_CH6_S = 6
const RMT_MEM_OWNER_CH6_V = 0x1
const RMT_MEM_OWNER_CH6_S = 5
const RMT_APB_MEM_RST_CH6_V = 0x1
const RMT_APB_MEM_RST_CH6_S = 4
const RMT_MEM_RD_RST_CH6_V = 0x1
const RMT_MEM_RD_RST_CH6_S = 3
const RMT_MEM_WR_RST_CH6_V = 0x1
const RMT_MEM_WR_RST_CH6_S = 2
const RMT_RX_EN_CH6_V = 0x1
const RMT_RX_EN_CH6_S = 1
const RMT_TX_START_CH6_V = 0x1
const RMT_TX_START_CH6_S = 0
const RMT_CARRIER_OUT_LV_CH7_V = 0x1
const RMT_CARRIER_OUT_LV_CH7_S = 29
const RMT_CARRIER_EN_CH7_V = 0x1
const RMT_CARRIER_EN_CH7_S = 28
const RMT_MEM_SIZE_CH7 = 0x0000000F
const RMT_MEM_SIZE_CH7_V = 0xF
const RMT_MEM_SIZE_CH7_S = 24
const RMT_IDLE_THRES_CH7 = 0x0000FFFF
const RMT_IDLE_THRES_CH7_V = 0xFFFF
const RMT_IDLE_THRES_CH7_S = 8
const RMT_DIV_CNT_CH7 = 0x000000FF
const RMT_DIV_CNT_CH7_V = 0xFF
const RMT_DIV_CNT_CH7_S = 0
const RMT_IDLE_OUT_EN_CH7_V = 0x1
const RMT_IDLE_OUT_EN_CH7_S = 19
const RMT_IDLE_OUT_LV_CH7_V = 0x1
const RMT_IDLE_OUT_LV_CH7_S = 18
const RMT_REF_ALWAYS_ON_CH7_V = 0x1
const RMT_REF_ALWAYS_ON_CH7_S = 17
const RMT_REF_CNT_RST_CH7_V = 0x1
const RMT_REF_CNT_RST_CH7_S = 16
const RMT_RX_FILTER_THRES_CH7 = 0x000000FF
const RMT_RX_FILTER_THRES_CH7_V = 0xFF
const RMT_RX_FILTER_THRES_CH7_S = 8
const RMT_RX_FILTER_EN_CH7_V = 0x1
const RMT_RX_FILTER_EN_CH7_S = 7
const RMT_TX_CONTI_MODE_CH7_V = 0x1
const RMT_TX_CONTI_MODE_CH7_S = 6
const RMT_MEM_OWNER_CH7_V = 0x1
const RMT_MEM_OWNER_CH7_S = 5
const RMT_APB_MEM_RST_CH7_V = 0x1
const RMT_APB_MEM_RST_CH7_S = 4
const RMT_MEM_RD_RST_CH7_V = 0x1
const RMT_MEM_RD_RST_CH7_S = 3
const RMT_MEM_WR_RST_CH7_V = 0x1
const RMT_MEM_WR_RST_CH7_S = 2
const RMT_RX_EN_CH7_V = 0x1
const RMT_RX_EN_CH7_S = 1
const RMT_TX_START_CH7_V = 0x1
const RMT_TX_START_CH7_S = 0
const RMT_STATUS_CH0 = 0xFFFFFFFF
const RMT_STATUS_CH0_V = 0xFFFFFFFF
const RMT_STATUS_CH0_S = 0
const RMT_APB_MEM_RD_ERR_CH0_V = 0x1
const RMT_APB_MEM_RD_ERR_CH0_S = 31
const RMT_APB_MEM_WR_ERR_CH0_V = 0x1
const RMT_APB_MEM_WR_ERR_CH0_S = 30
const RMT_MEM_EMPTY_CH0_V = 0x1
const RMT_MEM_EMPTY_CH0_S = 29
const RMT_MEM_FULL_CH0_V = 0x1
const RMT_MEM_FULL_CH0_S = 28
const RMT_MEM_OWNER_ERR_CH0_V = 0x1
const RMT_MEM_OWNER_ERR_CH0_S = 27
const RMT_STATE_CH0 = 0x07000000
const RMT_STATE_CH0_V = 0x7
const RMT_STATE_CH0_S = 24
const RMT_MEM_RADDR_EX_CH0 = 0x003ff000
const RMT_MEM_RADDR_EX_CH0_V = 0x3ff
const RMT_MEM_RADDR_EX_CH0_S = 12
const RMT_MEM_WADDR_EX_CH0 = 0x000003ff
const RMT_MEM_WADDR_EX_CH0_V = 0x3ff
const RMT_MEM_WADDR_EX_CH0_S = 0
const RMT_STATUS_CH1 = 0xFFFFFFFF
const RMT_STATUS_CH1_V = 0xFFFFFFFF
const RMT_STATUS_CH1_S = 0
const RMT_APB_MEM_RD_ERR_CH1_V = 0x1
const RMT_APB_MEM_RD_ERR_CH1_S = 31
const RMT_APB_MEM_WR_ERR_CH1_V = 0x1
const RMT_APB_MEM_WR_ERR_CH1_S = 30
const RMT_MEM_EMPTY_CH1_V = 0x1
const RMT_MEM_EMPTY_CH1_S = 29
const RMT_MEM_FULL_CH1_V = 0x1
const RMT_MEM_FULL_CH1_S = 28
const RMT_MEM_OWNER_ERR_CH1_V = 0x1
const RMT_MEM_OWNER_ERR_CH1_S = 27
const RMT_STATE_CH1 = 0x07000000
const RMT_STATE_CH1_V = 0x7
const RMT_STATE_CH1_S = 24
const RMT_MEM_RADDR_EX_CH1 = 0x003ff000
const RMT_MEM_RADDR_EX_CH1_V = 0x3ff
const RMT_MEM_RADDR_EX_CH1_S = 12
const RMT_MEM_WADDR_EX_CH1 = 0x000003ff
const RMT_MEM_WADDR_EX_CH1_V = 0x3ff
const RMT_MEM_WADDR_EX_CH1_S = 0
const RMT_STATUS_CH2 = 0xFFFFFFFF
const RMT_STATUS_CH2_V = 0xFFFFFFFF
const RMT_STATUS_CH2_S = 0
const RMT_APB_MEM_RD_ERR_CH2_V = 0x1
const RMT_APB_MEM_RD_ERR_CH2_S = 31
const RMT_APB_MEM_WR_ERR_CH2_V = 0x1
const RMT_APB_MEM_WR_ERR_CH2_S = 30
const RMT_MEM_EMPTY_CH2_V = 0x1
const RMT_MEM_EMPTY_CH2_S = 29
const RMT_MEM_FULL_CH2_V = 0x1
const RMT_MEM_FULL_CH2_S = 28
const RMT_MEM_OWNER_ERR_CH2_V = 0x1
const RMT_MEM_OWNER_ERR_CH2_S = 27
const RMT_STATE_CH2 = 0x07000000
const RMT_STATE_CH2_V = 0x7
const RMT_STATE_CH2_S = 24
const RMT_MEM_RADDR_EX_CH2 = 0x003ff000
const RMT_MEM_RADDR_EX_CH2_V = 0x3ff
const RMT_MEM_RADDR_EX_CH2_S = 12
const RMT_MEM_WADDR_EX_CH2 = 0x000003ff
const RMT_MEM_WADDR_EX_CH2_V = 0x3ff
const RMT_MEM_WADDR_EX_CH2_S = 0
const RMT_STATUS_CH3 = 0xFFFFFFFF
const RMT_STATUS_CH3_V = 0xFFFFFFFF
const RMT_STATUS_CH3_S = 0
const RMT_APB_MEM_RD_ERR_CH3_V = 0x1
const RMT_APB_MEM_RD_ERR_CH3_S = 31
const RMT_APB_MEM_WR_ERR_CH3_V = 0x1
const RMT_APB_MEM_WR_ERR_CH3_S = 30
const RMT_MEM_EMPTY_CH3_V = 0x1
const RMT_MEM_EMPTY_CH3_S = 29
const RMT_MEM_FULL_CH3_V = 0x1
const RMT_MEM_FULL_CH3_S = 28
const RMT_MEM_OWNER_ERR_CH3_V = 0x1
const RMT_MEM_OWNER_ERR_CH3_S = 27
const RMT_STATE_CH3 = 0x07000000
const RMT_STATE_CH3_V = 0x7
const RMT_STATE_CH3_S = 24
const RMT_MEM_RADDR_EX_CH3 = 0x003ff000
const RMT_MEM_RADDR_EX_CH3_V = 0x3ff
const RMT_MEM_RADDR_EX_CH3_S = 12
const RMT_MEM_WADDR_EX_CH3 = 0x000003ff
const RMT_MEM_WADDR_EX_CH3_V = 0x3ff
const RMT_MEM_WADDR_EX_CH3_S = 0
const RMT_STATUS_CH4 = 0xFFFFFFFF
const RMT_STATUS_CH4_V = 0xFFFFFFFF
const RMT_STATUS_CH4_S = 0
const RMT_APB_MEM_RD_ERR_CH4_V = 0x1
const RMT_APB_MEM_RD_ERR_CH4_S = 31
const RMT_APB_MEM_WR_ERR_CH4_V = 0x1
const RMT_APB_MEM_WR_ERR_CH4_S = 30
const RMT_MEM_EMPTY_CH4_V = 0x1
const RMT_MEM_EMPTY_CH4_S = 29
const RMT_MEM_FULL_CH4_V = 0x1
const RMT_MEM_FULL_CH4_S = 28
const RMT_MEM_OWNER_ERR_CH4_V = 0x1
const RMT_MEM_OWNER_ERR_CH4_S = 27
const RMT_STATE_CH4 = 0x07000000
const RMT_STATE_CH4_V = 0x7
const RMT_STATE_CH4_S = 24
const RMT_MEM_RADDR_EX_CH4 = 0x003ff000
const RMT_MEM_RADDR_EX_CH4_V = 0x3ff
const RMT_MEM_RADDR_EX_CH4_S = 12
const RMT_MEM_WADDR_EX_CH4 = 0x000003ff
const RMT_MEM_WADDR_EX_CH4_V = 0x3ff
const RMT_MEM_WADDR_EX_CH4_S = 0
const RMT_STATUS_CH5 = 0xFFFFFFFF
const RMT_STATUS_CH5_V = 0xFFFFFFFF
const RMT_STATUS_CH5_S = 0
const RMT_APB_MEM_RD_ERR_CH5_V = 0x1
const RMT_APB_MEM_RD_ERR_CH5_S = 31
const RMT_APB_MEM_WR_ERR_CH5_V = 0x1
const RMT_APB_MEM_WR_ERR_CH5_S = 30
const RMT_MEM_EMPTY_CH5_V = 0x1
const RMT_MEM_EMPTY_CH5_S = 29
const RMT_MEM_FULL_CH5_V = 0x1
const RMT_MEM_FULL_CH5_S = 28
const RMT_MEM_OWNER_ERR_CH5_V = 0x1
const RMT_MEM_OWNER_ERR_CH5_S = 27
const RMT_STATE_CH5 = 0x07000000
const RMT_STATE_CH5_V = 0x7
const RMT_STATE_CH5_S = 24
const RMT_MEM_RADDR_EX_CH5 = 0x003ff000
const RMT_MEM_RADDR_EX_CH5_V = 0x3ff
const RMT_MEM_RADDR_EX_CH5_S = 12
const RMT_MEM_WADDR_EX_CH5 = 0x000003ff
const RMT_MEM_WADDR_EX_CH5_V = 0x3ff
const RMT_MEM_WADDR_EX_CH5_S = 0
const RMT_STATUS_CH6 = 0xFFFFFFFF
const RMT_STATUS_CH6_V = 0xFFFFFFFF
const RMT_STATUS_CH6_S = 0
const RMT_APB_MEM_RD_ERR_CH6_V = 0x1
const RMT_APB_MEM_RD_ERR_CH6_S = 31
const RMT_APB_MEM_WR_ERR_CH6_V = 0x1
const RMT_APB_MEM_WR_ERR_CH6_S = 30
const RMT_MEM_EMPTY_CH6_V = 0x1
const RMT_MEM_EMPTY_CH6_S = 29
const RMT_MEM_FULL_CH6_V = 0x1
const RMT_MEM_FULL_CH6_S = 28
const RMT_MEM_OWNER_ERR_CH6_V = 0x1
const RMT_MEM_OWNER_ERR_CH6_S = 27
const RMT_STATE_CH6 = 0x07000000
const RMT_STATE_CH6_V = 0x7
const RMT_STATE_CH6_S = 24
const RMT_MEM_RADDR_EX_CH6 = 0x003ff000
const RMT_MEM_RADDR_EX_CH6_V = 0x3ff
const RMT_MEM_RADDR_EX_CH6_S = 12
const RMT_MEM_WADDR_EX_CH6 = 0x000003ff
const RMT_MEM_WADDR_EX_CH6_V = 0x3ff
const RMT_MEM_WADDR_EX_CH6_S = 0
const RMT_STATUS_CH7 = 0xFFFFFFFF
const RMT_STATUS_CH7_V = 0xFFFFFFFF
const RMT_STATUS_CH7_S = 0
const RMT_APB_MEM_RD_ERR_CH7_V = 0x1
const RMT_APB_MEM_RD_ERR_CH7_S = 31
const RMT_APB_MEM_WR_ERR_CH7_V = 0x1
const RMT_APB_MEM_WR_ERR_CH7_S = 30
const RMT_MEM_EMPTY_CH7_V = 0x1
const RMT_MEM_EMPTY_CH7_S = 29
const RMT_MEM_FULL_CH7_V = 0x1
const RMT_MEM_FULL_CH7_S = 28
const RMT_MEM_OWNER_ERR_CH7_V = 0x1
const RMT_MEM_OWNER_ERR_CH7_S = 27
const RMT_STATE_CH7 = 0x07000000
const RMT_STATE_CH7_V = 0x7
const RMT_STATE_CH7_S = 24
const RMT_MEM_RADDR_EX_CH7 = 0x003ff000
const RMT_MEM_RADDR_EX_CH7_V = 0x3ff
const RMT_MEM_RADDR_EX_CH7_S = 12
const RMT_MEM_WADDR_EX_CH7 = 0x000003ff
const RMT_MEM_WADDR_EX_CH7_V = 0x3ff
const RMT_MEM_WADDR_EX_CH7_S = 0
const RMT_APB_MEM_ADDR_CH0 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH0_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH0_S = 0
const RMT_APB_MEM_ADDR_CH1 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH1_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH1_S = 0
const RMT_APB_MEM_ADDR_CH2 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH2_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH2_S = 0
const RMT_APB_MEM_ADDR_CH3 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH3_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH3_S = 0
const RMT_APB_MEM_ADDR_CH4 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH4_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH4_S = 0
const RMT_APB_MEM_ADDR_CH5 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH5_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH5_S = 0
const RMT_APB_MEM_ADDR_CH6 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH6_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH6_S = 0
const RMT_APB_MEM_ADDR_CH7 = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH7_V = 0xFFFFFFFF
const RMT_APB_MEM_ADDR_CH7_S = 0
const RMT_CH7_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH7_TX_THR_EVENT_INT_RAW_S = 31
const RMT_CH6_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH6_TX_THR_EVENT_INT_RAW_S = 30
const RMT_CH5_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH5_TX_THR_EVENT_INT_RAW_S = 29
const RMT_CH4_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH4_TX_THR_EVENT_INT_RAW_S = 28
const RMT_CH3_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH3_TX_THR_EVENT_INT_RAW_S = 27
const RMT_CH2_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH2_TX_THR_EVENT_INT_RAW_S = 26
const RMT_CH1_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH1_TX_THR_EVENT_INT_RAW_S = 25
const RMT_CH0_TX_THR_EVENT_INT_RAW_V = 0x1
const RMT_CH0_TX_THR_EVENT_INT_RAW_S = 24
const RMT_CH7_ERR_INT_RAW_V = 0x1
const RMT_CH7_ERR_INT_RAW_S = 23
const RMT_CH7_RX_END_INT_RAW_V = 0x1
const RMT_CH7_RX_END_INT_RAW_S = 22
const RMT_CH7_TX_END_INT_RAW_V = 0x1
const RMT_CH7_TX_END_INT_RAW_S = 21
const RMT_CH6_ERR_INT_RAW_V = 0x1
const RMT_CH6_ERR_INT_RAW_S = 20
const RMT_CH6_RX_END_INT_RAW_V = 0x1
const RMT_CH6_RX_END_INT_RAW_S = 19
const RMT_CH6_TX_END_INT_RAW_V = 0x1
const RMT_CH6_TX_END_INT_RAW_S = 18
const RMT_CH5_ERR_INT_RAW_V = 0x1
const RMT_CH5_ERR_INT_RAW_S = 17
const RMT_CH5_RX_END_INT_RAW_V = 0x1
const RMT_CH5_RX_END_INT_RAW_S = 16
const RMT_CH5_TX_END_INT_RAW_V = 0x1
const RMT_CH5_TX_END_INT_RAW_S = 15
const RMT_CH4_ERR_INT_RAW_V = 0x1
const RMT_CH4_ERR_INT_RAW_S = 14
const RMT_CH4_RX_END_INT_RAW_V = 0x1
const RMT_CH4_RX_END_INT_RAW_S = 13
const RMT_CH4_TX_END_INT_RAW_V = 0x1
const RMT_CH4_TX_END_INT_RAW_S = 12
const RMT_CH3_ERR_INT_RAW_V = 0x1
const RMT_CH3_ERR_INT_RAW_S = 11
const RMT_CH3_RX_END_INT_RAW_V = 0x1
const RMT_CH3_RX_END_INT_RAW_S = 10
const RMT_CH3_TX_END_INT_RAW_V = 0x1
const RMT_CH3_TX_END_INT_RAW_S = 9
const RMT_CH2_ERR_INT_RAW_V = 0x1
const RMT_CH2_ERR_INT_RAW_S = 8
const RMT_CH2_RX_END_INT_RAW_V = 0x1
const RMT_CH2_RX_END_INT_RAW_S = 7
const RMT_CH2_TX_END_INT_RAW_V = 0x1
const RMT_CH2_TX_END_INT_RAW_S = 6
const RMT_CH1_ERR_INT_RAW_V = 0x1
const RMT_CH1_ERR_INT_RAW_S = 5
const RMT_CH1_RX_END_INT_RAW_V = 0x1
const RMT_CH1_RX_END_INT_RAW_S = 4
const RMT_CH1_TX_END_INT_RAW_V = 0x1
const RMT_CH1_TX_END_INT_RAW_S = 3
const RMT_CH0_ERR_INT_RAW_V = 0x1
const RMT_CH0_ERR_INT_RAW_S = 2
const RMT_CH0_RX_END_INT_RAW_V = 0x1
const RMT_CH0_RX_END_INT_RAW_S = 1
const RMT_CH0_TX_END_INT_RAW_V = 0x1
const RMT_CH0_TX_END_INT_RAW_S = 0
const RMT_CH7_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH7_TX_THR_EVENT_INT_ST_S = 31
const RMT_CH6_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH6_TX_THR_EVENT_INT_ST_S = 30
const RMT_CH5_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH5_TX_THR_EVENT_INT_ST_S = 29
const RMT_CH4_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH4_TX_THR_EVENT_INT_ST_S = 28
const RMT_CH3_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH3_TX_THR_EVENT_INT_ST_S = 27
const RMT_CH2_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH2_TX_THR_EVENT_INT_ST_S = 26
const RMT_CH1_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH1_TX_THR_EVENT_INT_ST_S = 25
const RMT_CH0_TX_THR_EVENT_INT_ST_V = 0x1
const RMT_CH0_TX_THR_EVENT_INT_ST_S = 24
const RMT_CH7_ERR_INT_ST_V = 0x1
const RMT_CH7_ERR_INT_ST_S = 23
const RMT_CH7_RX_END_INT_ST_V = 0x1
const RMT_CH7_RX_END_INT_ST_S = 22
const RMT_CH7_TX_END_INT_ST_V = 0x1
const RMT_CH7_TX_END_INT_ST_S = 21
const RMT_CH6_ERR_INT_ST_V = 0x1
const RMT_CH6_ERR_INT_ST_S = 20
const RMT_CH6_RX_END_INT_ST_V = 0x1
const RMT_CH6_RX_END_INT_ST_S = 19
const RMT_CH6_TX_END_INT_ST_V = 0x1
const RMT_CH6_TX_END_INT_ST_S = 18
const RMT_CH5_ERR_INT_ST_V = 0x1
const RMT_CH5_ERR_INT_ST_S = 17
const RMT_CH5_RX_END_INT_ST_V = 0x1
const RMT_CH5_RX_END_INT_ST_S = 16
const RMT_CH5_TX_END_INT_ST_V = 0x1
const RMT_CH5_TX_END_INT_ST_S = 15
const RMT_CH4_ERR_INT_ST_V = 0x1
const RMT_CH4_ERR_INT_ST_S = 14
const RMT_CH4_RX_END_INT_ST_V = 0x1
const RMT_CH4_RX_END_INT_ST_S = 13
const RMT_CH4_TX_END_INT_ST_V = 0x1
const RMT_CH4_TX_END_INT_ST_S = 12
const RMT_CH3_ERR_INT_ST_V = 0x1
const RMT_CH3_ERR_INT_ST_S = 11
const RMT_CH3_RX_END_INT_ST_V = 0x1
const RMT_CH3_RX_END_INT_ST_S = 10
const RMT_CH3_TX_END_INT_ST_V = 0x1
const RMT_CH3_TX_END_INT_ST_S = 9
const RMT_CH2_ERR_INT_ST_V = 0x1
const RMT_CH2_ERR_INT_ST_S = 8
const RMT_CH2_RX_END_INT_ST_V = 0x1
const RMT_CH2_RX_END_INT_ST_S = 7
const RMT_CH2_TX_END_INT_ST_V = 0x1
const RMT_CH2_TX_END_INT_ST_S = 6
const RMT_CH1_ERR_INT_ST_V = 0x1
const RMT_CH1_ERR_INT_ST_S = 5
const RMT_CH1_RX_END_INT_ST_V = 0x1
const RMT_CH1_RX_END_INT_ST_S = 4
const RMT_CH1_TX_END_INT_ST_V = 0x1
const RMT_CH1_TX_END_INT_ST_S = 3
const RMT_CH0_ERR_INT_ST_V = 0x1
const RMT_CH0_ERR_INT_ST_S = 2
const RMT_CH0_RX_END_INT_ST_V = 0x1
const RMT_CH0_RX_END_INT_ST_S = 1
const RMT_CH0_TX_END_INT_ST_V = 0x1
const RMT_CH0_TX_END_INT_ST_S = 0
const RMT_CH7_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH7_TX_THR_EVENT_INT_ENA_S = 31
const RMT_CH6_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH6_TX_THR_EVENT_INT_ENA_S = 30
const RMT_CH5_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH5_TX_THR_EVENT_INT_ENA_S = 29
const RMT_CH4_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH4_TX_THR_EVENT_INT_ENA_S = 28
const RMT_CH3_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH3_TX_THR_EVENT_INT_ENA_S = 27
const RMT_CH2_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH2_TX_THR_EVENT_INT_ENA_S = 26
const RMT_CH1_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH1_TX_THR_EVENT_INT_ENA_S = 25
const RMT_CH0_TX_THR_EVENT_INT_ENA_V = 0x1
const RMT_CH0_TX_THR_EVENT_INT_ENA_S = 24
const RMT_CH7_ERR_INT_ENA_V = 0x1
const RMT_CH7_ERR_INT_ENA_S = 23
const RMT_CH7_RX_END_INT_ENA_V = 0x1
const RMT_CH7_RX_END_INT_ENA_S = 22
const RMT_CH7_TX_END_INT_ENA_V = 0x1
const RMT_CH7_TX_END_INT_ENA_S = 21
const RMT_CH6_ERR_INT_ENA_V = 0x1
const RMT_CH6_ERR_INT_ENA_S = 20
const RMT_CH6_RX_END_INT_ENA_V = 0x1
const RMT_CH6_RX_END_INT_ENA_S = 19
const RMT_CH6_TX_END_INT_ENA_V = 0x1
const RMT_CH6_TX_END_INT_ENA_S = 18
const RMT_CH5_ERR_INT_ENA_V = 0x1
const RMT_CH5_ERR_INT_ENA_S = 17
const RMT_CH5_RX_END_INT_ENA_V = 0x1
const RMT_CH5_RX_END_INT_ENA_S = 16
const RMT_CH5_TX_END_INT_ENA_V = 0x1
const RMT_CH5_TX_END_INT_ENA_S = 15
const RMT_CH4_ERR_INT_ENA_V = 0x1
const RMT_CH4_ERR_INT_ENA_S = 14
const RMT_CH4_RX_END_INT_ENA_V = 0x1
const RMT_CH4_RX_END_INT_ENA_S = 13
const RMT_CH4_TX_END_INT_ENA_V = 0x1
const RMT_CH4_TX_END_INT_ENA_S = 12
const RMT_CH3_ERR_INT_ENA_V = 0x1
const RMT_CH3_ERR_INT_ENA_S = 11
const RMT_CH3_RX_END_INT_ENA_V = 0x1
const RMT_CH3_RX_END_INT_ENA_S = 10
const RMT_CH3_TX_END_INT_ENA_V = 0x1
const RMT_CH3_TX_END_INT_ENA_S = 9
const RMT_CH2_ERR_INT_ENA_V = 0x1
const RMT_CH2_ERR_INT_ENA_S = 8
const RMT_CH2_RX_END_INT_ENA_V = 0x1
const RMT_CH2_RX_END_INT_ENA_S = 7
const RMT_CH2_TX_END_INT_ENA_V = 0x1
const RMT_CH2_TX_END_INT_ENA_S = 6
const RMT_CH1_ERR_INT_ENA_V = 0x1
const RMT_CH1_ERR_INT_ENA_S = 5
const RMT_CH1_RX_END_INT_ENA_V = 0x1
const RMT_CH1_RX_END_INT_ENA_S = 4
const RMT_CH1_TX_END_INT_ENA_V = 0x1
const RMT_CH1_TX_END_INT_ENA_S = 3
const RMT_CH0_ERR_INT_ENA_V = 0x1
const RMT_CH0_ERR_INT_ENA_S = 2
const RMT_CH0_RX_END_INT_ENA_V = 0x1
const RMT_CH0_RX_END_INT_ENA_S = 1
const RMT_CH0_TX_END_INT_ENA_V = 0x1
const RMT_CH0_TX_END_INT_ENA_S = 0
const RMT_CH7_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH7_TX_THR_EVENT_INT_CLR_S = 31
const RMT_CH6_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH6_TX_THR_EVENT_INT_CLR_S = 30
const RMT_CH5_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH5_TX_THR_EVENT_INT_CLR_S = 29
const RMT_CH4_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH4_TX_THR_EVENT_INT_CLR_S = 28
const RMT_CH3_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH3_TX_THR_EVENT_INT_CLR_S = 27
const RMT_CH2_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH2_TX_THR_EVENT_INT_CLR_S = 26
const RMT_CH1_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH1_TX_THR_EVENT_INT_CLR_S = 25
const RMT_CH0_TX_THR_EVENT_INT_CLR_V = 0x1
const RMT_CH0_TX_THR_EVENT_INT_CLR_S = 24
const RMT_CH7_ERR_INT_CLR_V = 0x1
const RMT_CH7_ERR_INT_CLR_S = 23
const RMT_CH7_RX_END_INT_CLR_V = 0x1
const RMT_CH7_RX_END_INT_CLR_S = 22
const RMT_CH7_TX_END_INT_CLR_V = 0x1
const RMT_CH7_TX_END_INT_CLR_S = 21
const RMT_CH6_ERR_INT_CLR_V = 0x1
const RMT_CH6_ERR_INT_CLR_S = 20
const RMT_CH6_RX_END_INT_CLR_V = 0x1
const RMT_CH6_RX_END_INT_CLR_S = 19
const RMT_CH6_TX_END_INT_CLR_V = 0x1
const RMT_CH6_TX_END_INT_CLR_S = 18
const RMT_CH5_ERR_INT_CLR_V = 0x1
const RMT_CH5_ERR_INT_CLR_S = 17
const RMT_CH5_RX_END_INT_CLR_V = 0x1
const RMT_CH5_RX_END_INT_CLR_S = 16
const RMT_CH5_TX_END_INT_CLR_V = 0x1
const RMT_CH5_TX_END_INT_CLR_S = 15
const RMT_CH4_ERR_INT_CLR_V = 0x1
const RMT_CH4_ERR_INT_CLR_S = 14
const RMT_CH4_RX_END_INT_CLR_V = 0x1
const RMT_CH4_RX_END_INT_CLR_S = 13
const RMT_CH4_TX_END_INT_CLR_V = 0x1
const RMT_CH4_TX_END_INT_CLR_S = 12
const RMT_CH3_ERR_INT_CLR_V = 0x1
const RMT_CH3_ERR_INT_CLR_S = 11
const RMT_CH3_RX_END_INT_CLR_V = 0x1
const RMT_CH3_RX_END_INT_CLR_S = 10
const RMT_CH3_TX_END_INT_CLR_V = 0x1
const RMT_CH3_TX_END_INT_CLR_S = 9
const RMT_CH2_ERR_INT_CLR_V = 0x1
const RMT_CH2_ERR_INT_CLR_S = 8
const RMT_CH2_RX_END_INT_CLR_V = 0x1
const RMT_CH2_RX_END_INT_CLR_S = 7
const RMT_CH2_TX_END_INT_CLR_V = 0x1
const RMT_CH2_TX_END_INT_CLR_S = 6
const RMT_CH1_ERR_INT_CLR_V = 0x1
const RMT_CH1_ERR_INT_CLR_S = 5
const RMT_CH1_RX_END_INT_CLR_V = 0x1
const RMT_CH1_RX_END_INT_CLR_S = 4
const RMT_CH1_TX_END_INT_CLR_V = 0x1
const RMT_CH1_TX_END_INT_CLR_S = 3
const RMT_CH0_ERR_INT_CLR_V = 0x1
const RMT_CH0_ERR_INT_CLR_S = 2
const RMT_CH0_RX_END_INT_CLR_V = 0x1
const RMT_CH0_RX_END_INT_CLR_S = 1
const RMT_CH0_TX_END_INT_CLR_V = 0x1
const RMT_CH0_TX_END_INT_CLR_S = 0
const RMT_CARRIER_HIGH_CH0 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH0_V = 0xFFFF
const RMT_CARRIER_HIGH_CH0_S = 16
const RMT_CARRIER_LOW_CH0 = 0x0000FFFF
const RMT_CARRIER_LOW_CH0_V = 0xFFFF
const RMT_CARRIER_LOW_CH0_S = 0
const RMT_CARRIER_HIGH_CH1 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH1_V = 0xFFFF
const RMT_CARRIER_HIGH_CH1_S = 16
const RMT_CARRIER_LOW_CH1 = 0x0000FFFF
const RMT_CARRIER_LOW_CH1_V = 0xFFFF
const RMT_CARRIER_LOW_CH1_S = 0
const RMT_CARRIER_HIGH_CH2 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH2_V = 0xFFFF
const RMT_CARRIER_HIGH_CH2_S = 16
const RMT_CARRIER_LOW_CH2 = 0x0000FFFF
const RMT_CARRIER_LOW_CH2_V = 0xFFFF
const RMT_CARRIER_LOW_CH2_S = 0
const RMT_CARRIER_HIGH_CH3 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH3_V = 0xFFFF
const RMT_CARRIER_HIGH_CH3_S = 16
const RMT_CARRIER_LOW_CH3 = 0x0000FFFF
const RMT_CARRIER_LOW_CH3_V = 0xFFFF
const RMT_CARRIER_LOW_CH3_S = 0
const RMT_CARRIER_HIGH_CH4 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH4_V = 0xFFFF
const RMT_CARRIER_HIGH_CH4_S = 16
const RMT_CARRIER_LOW_CH4 = 0x0000FFFF
const RMT_CARRIER_LOW_CH4_V = 0xFFFF
const RMT_CARRIER_LOW_CH4_S = 0
const RMT_CARRIER_HIGH_CH5 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH5_V = 0xFFFF
const RMT_CARRIER_HIGH_CH5_S = 16
const RMT_CARRIER_LOW_CH5 = 0x0000FFFF
const RMT_CARRIER_LOW_CH5_V = 0xFFFF
const RMT_CARRIER_LOW_CH5_S = 0
const RMT_CARRIER_HIGH_CH6 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH6_V = 0xFFFF
const RMT_CARRIER_HIGH_CH6_S = 16
const RMT_CARRIER_LOW_CH6 = 0x0000FFFF
const RMT_CARRIER_LOW_CH6_V = 0xFFFF
const RMT_CARRIER_LOW_CH6_S = 0
const RMT_CARRIER_HIGH_CH7 = 0x0000FFFF
const RMT_CARRIER_HIGH_CH7_V = 0xFFFF
const RMT_CARRIER_HIGH_CH7_S = 16
const RMT_CARRIER_LOW_CH7 = 0x0000FFFF
const RMT_CARRIER_LOW_CH7_V = 0xFFFF
const RMT_CARRIER_LOW_CH7_S = 0
const RMT_TX_LIM_CH0 = 0x000001FF
const RMT_TX_LIM_CH0_V = 0x1FF
const RMT_TX_LIM_CH0_S = 0
const RMT_TX_LIM_CH1 = 0x000001FF
const RMT_TX_LIM_CH1_V = 0x1FF
const RMT_TX_LIM_CH1_S = 0
const RMT_TX_LIM_CH2 = 0x000001FF
const RMT_TX_LIM_CH2_V = 0x1FF
const RMT_TX_LIM_CH2_S = 0
const RMT_TX_LIM_CH3 = 0x000001FF
const RMT_TX_LIM_CH3_V = 0x1FF
const RMT_TX_LIM_CH3_S = 0
const RMT_TX_LIM_CH4 = 0x000001FF
const RMT_TX_LIM_CH4_V = 0x1FF
const RMT_TX_LIM_CH4_S = 0
const RMT_TX_LIM_CH5 = 0x000001FF
const RMT_TX_LIM_CH5_V = 0x1FF
const RMT_TX_LIM_CH5_S = 0
const RMT_TX_LIM_CH6 = 0x000001FF
const RMT_TX_LIM_CH6_V = 0x1FF
const RMT_TX_LIM_CH6_S = 0
const RMT_TX_LIM_CH7 = 0x000001FF
const RMT_TX_LIM_CH7_V = 0x1FF
const RMT_TX_LIM_CH7_S = 0
const RMT_MEM_TX_WRAP_EN_V = 0x1
const RMT_MEM_TX_WRAP_EN_S = 1
const RMT_APB_FIFO_MASK_V = 0x1
const RMT_APB_FIFO_MASK_S = 0
const RMT_DATE = 0xFFFFFFFF
const RMT_DATE_V = 0xFFFFFFFF
const RMT_DATE_S = 0
