{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$260": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$143": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$144": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$146": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$191": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$261": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$270": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$275": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$276": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$280": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$285": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$289": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$290": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$291": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$292": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$293": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$294": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$295": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$296": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$297": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$298": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$299": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$300": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$304": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$313": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$314": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$315": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$317": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$318": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$319": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$320": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$321": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$323": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$324": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$325": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$158": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$162": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$164": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$170": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$171": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:3.1-94.10"
      },
      "parameter_default_values": {
        "STARTUP_WAIT": "00000000100110001001011010000000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "flashClk": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "flashMiso": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "flashMosi": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "flashCs": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 14, 15, 16, 17, 18, 19 ]
        }
      },
      "cells": {
        "btn1Reg_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:23.5-26.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:61.8-61.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 21 ],
            "Q": [ 22 ],
            "SET": [ 23 ]
          }
        },
        "btn1Reg_DFFNS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 21 ],
            "I0": [ 24 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 12 ],
            "O": [ 24 ]
          }
        },
        "btn2Reg_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:23.5-26.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:61.8-61.58"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 25 ],
            "Q": [ 26 ],
            "SET": [ 23 ]
          }
        },
        "btn2Reg_DFFNS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 27 ]
          }
        },
        "btn2Reg_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 28 ],
            "I0": [ 29 ],
            "I1": [ 30 ],
            "I2": [ 31 ],
            "I3": [ 26 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 32 ],
            "I0": [ 33 ],
            "I1": [ 34 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 34 ],
            "I0": [ 35 ],
            "I1": [ 36 ],
            "I2": [ 37 ],
            "I3": [ 38 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 33 ],
            "I0": [ 39 ],
            "I1": [ 40 ],
            "I2": [ 41 ],
            "I3": [ 42 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 43 ],
            "I0": [ 32 ],
            "I1": [ 28 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 44 ],
            "I0": [ 45 ],
            "I1": [ 46 ],
            "I2": [ 47 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 48 ],
            "I0": [ 49 ],
            "I1": [ 50 ],
            "I2": [ 51 ],
            "I3": [ 35 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 52 ],
            "I0": [ 29 ],
            "I1": [ 32 ],
            "I2": [ 53 ],
            "I3": [ 46 ]
          }
        },
        "btn2Reg_LUT4_I3_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 54 ],
            "I0": [ 55 ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 58 ]
          }
        },
        "btn2_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 13 ],
            "O": [ 27 ]
          }
        },
        "c.a_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 59 ],
            "Q": [ 60 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 61 ],
            "Q": [ 62 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 49 ],
            "I1": [ 63 ],
            "I2": [ 62 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 65 ],
            "Q": [ 66 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 49 ],
            "I1": [ 67 ],
            "I2": [ 66 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 68 ],
            "Q": [ 69 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 68 ],
            "I0": [ 49 ],
            "I1": [ 70 ],
            "I2": [ 69 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 71 ],
            "Q": [ 72 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 71 ],
            "I0": [ 49 ],
            "I1": [ 73 ],
            "I2": [ 72 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 74 ],
            "Q": [ 75 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 74 ],
            "I0": [ 49 ],
            "I1": [ 76 ],
            "I2": [ 75 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 77 ],
            "Q": [ 78 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 49 ],
            "I1": [ 79 ],
            "I2": [ 78 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 80 ],
            "Q": [ 81 ],
            "RESET": [ 22 ]
          }
        },
        "c.a_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 80 ],
            "I0": [ 49 ],
            "I1": [ 82 ],
            "I2": [ 81 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 59 ],
            "I0": [ 49 ],
            "I1": [ 83 ],
            "I2": [ 60 ],
            "I3": [ 64 ]
          }
        },
        "c.a_DFFR_Q_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 64 ],
            "I0": [ 84 ],
            "I1": [ 85 ],
            "I2": [ 45 ]
          }
        },
        "c.a_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 47 ],
            "I0": [ 30 ],
            "I1": [ 31 ],
            "I2": [ 86 ],
            "I3": [ 29 ]
          }
        },
        "c.ac_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 87 ],
            "Q": [ 42 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 88 ],
            "Q": [ 41 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 88 ],
            "I0": [ 49 ],
            "I1": [ 89 ],
            "I2": [ 41 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_1_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 89 ],
            "I0": [ 90 ],
            "I1": [ 91 ],
            "I2": [ 41 ],
            "I3": [ 51 ]
          }
        },
        "c.ac_DFFR_Q_1_D_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 90 ],
            "I0": [ 92 ],
            "I1": [ 93 ],
            "I2": [ 40 ]
          }
        },
        "c.ac_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 94 ],
            "Q": [ 40 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 94 ],
            "I0": [ 49 ],
            "I1": [ 95 ],
            "I2": [ 40 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_2_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 95 ],
            "I0": [ 92 ],
            "I1": [ 93 ],
            "I2": [ 40 ],
            "I3": [ 51 ]
          }
        },
        "c.ac_DFFR_Q_2_D_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 92 ],
            "I0": [ 96 ],
            "I1": [ 97 ],
            "I2": [ 39 ]
          }
        },
        "c.ac_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 98 ],
            "Q": [ 39 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 98 ],
            "I0": [ 49 ],
            "I1": [ 99 ],
            "I2": [ 39 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_3_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 99 ],
            "I0": [ 96 ],
            "I1": [ 97 ],
            "I2": [ 39 ],
            "I3": [ 51 ]
          }
        },
        "c.ac_DFFR_Q_3_D_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 38 ]
          }
        },
        "c.ac_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 102 ],
            "Q": [ 38 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 102 ],
            "I0": [ 49 ],
            "I1": [ 103 ],
            "I2": [ 38 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_4_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 103 ],
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 38 ],
            "I3": [ 51 ]
          }
        },
        "c.ac_DFFR_Q_4_D_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 100 ],
            "I0": [ 104 ],
            "I1": [ 105 ],
            "I2": [ 37 ]
          }
        },
        "c.ac_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 106 ],
            "Q": [ 37 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 106 ],
            "I0": [ 49 ],
            "I1": [ 107 ],
            "I2": [ 37 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_5_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 107 ],
            "I0": [ 104 ],
            "I1": [ 105 ],
            "I2": [ 37 ],
            "I3": [ 51 ]
          }
        },
        "c.ac_DFFR_Q_5_D_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 104 ],
            "I0": [ 108 ],
            "I1": [ 36 ],
            "I2": [ 35 ],
            "I3": [ 50 ]
          }
        },
        "c.ac_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 109 ],
            "Q": [ 36 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 109 ],
            "I0": [ 49 ],
            "I1": [ 110 ],
            "I2": [ 36 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_6_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 110 ],
            "I0": [ 51 ],
            "I1": [ 111 ]
          }
        },
        "c.ac_DFFR_Q_6_D_LUT4_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011101111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 111 ],
            "I0": [ 50 ],
            "I1": [ 35 ],
            "I2": [ 108 ],
            "I3": [ 36 ]
          }
        },
        "c.ac_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 112 ],
            "Q": [ 35 ],
            "RESET": [ 22 ]
          }
        },
        "c.ac_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 43 ],
            "I1": [ 48 ],
            "I2": [ 35 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 87 ],
            "I0": [ 49 ],
            "I1": [ 113 ],
            "I2": [ 42 ],
            "I3": [ 44 ]
          }
        },
        "c.ac_DFFR_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 113 ],
            "I0": [ 114 ],
            "I1": [ 115 ],
            "I2": [ 42 ],
            "I3": [ 51 ]
          }
        },
        "c.ac_DFFR_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 114 ],
            "I0": [ 90 ],
            "I1": [ 91 ],
            "I2": [ 41 ]
          }
        },
        "c.b_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 116 ],
            "Q": [ 117 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 118 ],
            "Q": [ 119 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 118 ],
            "I0": [ 49 ],
            "I1": [ 63 ],
            "I2": [ 119 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_1_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 63 ],
            "I0": [ 121 ],
            "I1": [ 41 ]
          }
        },
        "c.b_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 122 ],
            "Q": [ 123 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 122 ],
            "I0": [ 49 ],
            "I1": [ 67 ],
            "I2": [ 123 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_2_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 121 ],
            "I1": [ 40 ]
          }
        },
        "c.b_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 124 ],
            "Q": [ 125 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 124 ],
            "I0": [ 49 ],
            "I1": [ 70 ],
            "I2": [ 125 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_3_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 70 ],
            "I0": [ 121 ],
            "I1": [ 39 ]
          }
        },
        "c.b_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 126 ],
            "Q": [ 127 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 126 ],
            "I0": [ 49 ],
            "I1": [ 73 ],
            "I2": [ 127 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_4_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 73 ],
            "I0": [ 121 ],
            "I1": [ 38 ]
          }
        },
        "c.b_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 128 ],
            "Q": [ 129 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 128 ],
            "I0": [ 49 ],
            "I1": [ 76 ],
            "I2": [ 129 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_5_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 76 ],
            "I0": [ 121 ],
            "I1": [ 37 ]
          }
        },
        "c.b_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 130 ],
            "Q": [ 131 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 130 ],
            "I0": [ 49 ],
            "I1": [ 79 ],
            "I2": [ 131 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_6_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 79 ],
            "I0": [ 121 ],
            "I1": [ 36 ]
          }
        },
        "c.b_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 132 ],
            "Q": [ 133 ],
            "RESET": [ 22 ]
          }
        },
        "c.b_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 132 ],
            "I0": [ 49 ],
            "I1": [ 82 ],
            "I2": [ 133 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 116 ],
            "I0": [ 49 ],
            "I1": [ 83 ],
            "I2": [ 117 ],
            "I3": [ 120 ]
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 83 ],
            "I0": [ 121 ],
            "I1": [ 42 ]
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1_LUT2_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 82 ],
            "I0": [ 121 ],
            "I1": [ 35 ]
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1_LUT2_F_I0_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 120 ],
            "I0": [ 84 ],
            "I1": [ 45 ]
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 121 ],
            "I0": [ 30 ],
            "I1": [ 29 ],
            "I2": [ 86 ]
          }
        },
        "c.c_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 134 ],
            "Q": [ 135 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 136 ],
            "Q": [ 137 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 136 ],
            "I0": [ 49 ],
            "I1": [ 41 ],
            "I2": [ 138 ],
            "I3": [ 137 ]
          }
        },
        "c.c_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 139 ],
            "Q": [ 140 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 139 ],
            "I0": [ 49 ],
            "I1": [ 40 ],
            "I2": [ 138 ],
            "I3": [ 140 ]
          }
        },
        "c.c_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 141 ],
            "Q": [ 142 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 141 ],
            "I0": [ 49 ],
            "I1": [ 39 ],
            "I2": [ 138 ],
            "I3": [ 142 ]
          }
        },
        "c.c_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 143 ],
            "Q": [ 144 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 143 ],
            "I0": [ 49 ],
            "I1": [ 38 ],
            "I2": [ 138 ],
            "I3": [ 144 ]
          }
        },
        "c.c_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 145 ],
            "Q": [ 146 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 145 ],
            "I0": [ 49 ],
            "I1": [ 37 ],
            "I2": [ 138 ],
            "I3": [ 146 ]
          }
        },
        "c.c_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 147 ],
            "Q": [ 148 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 49 ],
            "I1": [ 36 ],
            "I2": [ 138 ],
            "I3": [ 148 ]
          }
        },
        "c.c_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 149 ],
            "Q": [ 150 ],
            "RESET": [ 22 ]
          }
        },
        "c.c_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 149 ],
            "I0": [ 49 ],
            "I1": [ 35 ],
            "I2": [ 138 ],
            "I3": [ 150 ]
          }
        },
        "c.c_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 134 ],
            "I0": [ 49 ],
            "I1": [ 42 ],
            "I2": [ 138 ],
            "I3": [ 135 ]
          }
        },
        "c.c_DFFR_Q_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 138 ],
            "I0": [ 29 ],
            "I1": [ 151 ],
            "I2": [ 46 ]
          }
        },
        "c.c_DFFR_Q_D_LUT4_F_I2_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 31 ],
            "I1": [ 152 ],
            "I2": [ 86 ]
          }
        },
        "c.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 20 ]
          }
        },
        "c.command_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 153 ],
            "Q": [ 154 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 155 ],
            "Q": [ 29 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 155 ],
            "I0": [ 29 ],
            "I1": [ 156 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 158 ],
            "Q": [ 86 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 158 ],
            "I0": [ 86 ],
            "I1": [ 159 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 160 ],
            "Q": [ 30 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 30 ],
            "I1": [ 161 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 162 ],
            "Q": [ 85 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 162 ],
            "I0": [ 85 ],
            "I1": [ 163 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 164 ],
            "Q": [ 84 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 164 ],
            "I0": [ 84 ],
            "I1": [ 165 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 166 ],
            "Q": [ 152 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 166 ],
            "I0": [ 152 ],
            "I1": [ 167 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 168 ],
            "Q": [ 31 ],
            "RESET": [ 22 ]
          }
        },
        "c.command_DFFR_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 168 ],
            "I0": [ 31 ],
            "I1": [ 169 ],
            "I2": [ 157 ]
          }
        },
        "c.command_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 153 ],
            "I0": [ 154 ],
            "I1": [ 170 ],
            "I2": [ 157 ]
          }
        },
        "c.cpuCharIndex_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 171 ],
            "Q": [ 172 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 173 ],
            "Q": [ 174 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 173 ],
            "I0": [ 174 ],
            "I1": [ 39 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 176 ],
            "Q": [ 177 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 176 ],
            "I0": [ 177 ],
            "I1": [ 38 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 178 ],
            "Q": [ 179 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 178 ],
            "I0": [ 179 ],
            "I1": [ 37 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 180 ],
            "Q": [ 181 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 180 ],
            "I0": [ 181 ],
            "I1": [ 36 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 182 ],
            "Q": [ 183 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 182 ],
            "I0": [ 183 ],
            "I1": [ 35 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuCharIndex_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 171 ],
            "I0": [ 172 ],
            "I1": [ 40 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 184 ],
            "Q": [ 185 ]
          }
        },
        "c.cpuChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 186 ],
            "Q": [ 187 ]
          }
        },
        "c.cpuChar_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 186 ],
            "I0": [ 187 ],
            "I1": [ 91 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 188 ],
            "Q": [ 189 ]
          }
        },
        "c.cpuChar_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 188 ],
            "I0": [ 189 ],
            "I1": [ 93 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 190 ],
            "Q": [ 191 ]
          }
        },
        "c.cpuChar_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 190 ],
            "I0": [ 191 ],
            "I1": [ 97 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 192 ],
            "Q": [ 193 ]
          }
        },
        "c.cpuChar_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 192 ],
            "I0": [ 193 ],
            "I1": [ 101 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 194 ],
            "Q": [ 195 ]
          }
        },
        "c.cpuChar_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 194 ],
            "I0": [ 195 ],
            "I1": [ 105 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 196 ],
            "Q": [ 197 ]
          }
        },
        "c.cpuChar_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 196 ],
            "I0": [ 197 ],
            "I1": [ 108 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 198 ],
            "Q": [ 199 ]
          }
        },
        "c.cpuChar_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 198 ],
            "I0": [ 199 ],
            "I1": [ 50 ],
            "I2": [ 175 ]
          }
        },
        "c.cpuChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 184 ],
            "I0": [ 185 ],
            "I1": [ 115 ],
            "I2": [ 175 ]
          }
        },
        "c.enableFlash_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 200 ],
            "Q": [ 201 ],
            "RESET": [ 22 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 200 ],
            "I0": [ 202 ],
            "I1": [ 203 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 202 ],
            "I0": [ 56 ],
            "I1": [ 58 ],
            "I2": [ 57 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 204 ],
            "I0": [ 201 ],
            "I1": [ 22 ],
            "I2": [ 202 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 205 ],
            "I0": [ 206 ],
            "I1": [ 207 ],
            "I2": [ 202 ],
            "I3": [ 201 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 208 ],
            "I0": [ 56 ],
            "I1": [ 58 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 209 ],
            "I0": [ 57 ],
            "I1": [ 208 ],
            "I2": [ 210 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 211 ],
            "I0": [ 55 ],
            "I1": [ 208 ],
            "I2": [ 57 ],
            "I3": [ 205 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 157 ],
            "I0": [ 207 ],
            "I1": [ 206 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 207 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 57 ],
            "I3": [ 58 ]
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 203 ],
            "I0": [ 56 ],
            "I1": [ 57 ],
            "I2": [ 206 ],
            "I3": [ 201 ]
          }
        },
        "c.flashReadAddr_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 212 ],
            "Q": [ 213 ]
          }
        },
        "c.flashReadAddr_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 214 ],
            "Q": [ 215 ]
          }
        },
        "c.flashReadAddr_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 216 ],
            "Q": [ 217 ]
          }
        },
        "c.flashReadAddr_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 216 ],
            "I0": [ 217 ],
            "I1": [ 218 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 214 ],
            "I0": [ 215 ],
            "I1": [ 219 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 220 ],
            "Q": [ 221 ]
          }
        },
        "c.flashReadAddr_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 220 ],
            "I0": [ 221 ],
            "I1": [ 222 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 223 ],
            "Q": [ 224 ]
          }
        },
        "c.flashReadAddr_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 223 ],
            "I0": [ 224 ],
            "I1": [ 225 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 226 ],
            "Q": [ 227 ]
          }
        },
        "c.flashReadAddr_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 226 ],
            "I0": [ 227 ],
            "I1": [ 228 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 229 ],
            "Q": [ 230 ]
          }
        },
        "c.flashReadAddr_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 229 ],
            "I0": [ 230 ],
            "I1": [ 231 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 232 ],
            "Q": [ 233 ]
          }
        },
        "c.flashReadAddr_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 233 ],
            "I1": [ 234 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 235 ],
            "Q": [ 236 ]
          }
        },
        "c.flashReadAddr_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 236 ],
            "I1": [ 237 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 238 ],
            "Q": [ 239 ]
          }
        },
        "c.flashReadAddr_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 239 ],
            "I1": [ 240 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 241 ],
            "Q": [ 242 ]
          }
        },
        "c.flashReadAddr_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 242 ],
            "I1": [ 243 ],
            "I2": [ 204 ]
          }
        },
        "c.flashReadAddr_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 213 ],
            "I1": [ 244 ],
            "I2": [ 204 ]
          }
        },
        "c.leds_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 245 ],
            "Q": [ 246 ],
            "SET": [ 22 ]
          }
        },
        "c.leds_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 247 ],
            "Q": [ 248 ],
            "SET": [ 22 ]
          }
        },
        "c.leds_DFFS_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 247 ],
            "I0": [ 248 ],
            "I1": [ 39 ],
            "I2": [ 249 ]
          }
        },
        "c.leds_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 250 ],
            "Q": [ 251 ],
            "SET": [ 22 ]
          }
        },
        "c.leds_DFFS_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 250 ],
            "I0": [ 251 ],
            "I1": [ 38 ],
            "I2": [ 249 ]
          }
        },
        "c.leds_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 252 ],
            "Q": [ 253 ],
            "SET": [ 22 ]
          }
        },
        "c.leds_DFFS_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 252 ],
            "I0": [ 253 ],
            "I1": [ 37 ],
            "I2": [ 249 ]
          }
        },
        "c.leds_DFFS_Q_4": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 254 ],
            "Q": [ 255 ],
            "SET": [ 22 ]
          }
        },
        "c.leds_DFFS_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 254 ],
            "I0": [ 255 ],
            "I1": [ 36 ],
            "I2": [ 249 ]
          }
        },
        "c.leds_DFFS_Q_5": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 256 ],
            "Q": [ 257 ],
            "SET": [ 22 ]
          }
        },
        "c.leds_DFFS_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 256 ],
            "I0": [ 257 ],
            "I1": [ 35 ],
            "I2": [ 249 ]
          }
        },
        "c.leds_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 246 ],
            "I1": [ 40 ],
            "I2": [ 249 ]
          }
        },
        "c.leds_DFFS_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 249 ],
            "I0": [ 46 ],
            "I1": [ 121 ],
            "I2": [ 31 ]
          }
        },
        "c.param_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 258 ],
            "Q": [ 115 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 259 ],
            "Q": [ 91 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 259 ],
            "I0": [ 91 ],
            "I1": [ 260 ],
            "I2": [ 261 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 260 ],
            "I0": [ 156 ],
            "I1": [ 262 ],
            "I2": [ 263 ],
            "I3": [ 264 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 263 ],
            "I0": [ 265 ],
            "I1": [ 91 ],
            "I2": [ 266 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 267 ],
            "I0": [ 91 ],
            "I1": [ 265 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 268 ],
            "I0": [ 115 ],
            "I1": [ 267 ],
            "I2": [ 266 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 269 ],
            "I0": [ 262 ],
            "I1": [ 170 ],
            "I2": [ 270 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 270 ],
            "I0": [ 60 ],
            "I1": [ 272 ],
            "I2": [ 85 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 272 ],
            "I0": [ 117 ],
            "I1": [ 273 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 273 ],
            "I0": [ 135 ],
            "I1": [ 42 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 264 ],
            "I0": [ 62 ],
            "I1": [ 274 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 274 ],
            "I0": [ 119 ],
            "I1": [ 275 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 275 ],
            "I0": [ 137 ],
            "I1": [ 41 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 276 ],
            "Q": [ 93 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 277 ],
            "I1": [ 278 ],
            "I2": [ 93 ],
            "I3": [ 261 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 278 ],
            "I0": [ 159 ],
            "I1": [ 262 ],
            "I2": [ 279 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 279 ],
            "I0": [ 66 ],
            "I1": [ 280 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 280 ],
            "I0": [ 123 ],
            "I1": [ 281 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 281 ],
            "I0": [ 140 ],
            "I1": [ 40 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 277 ],
            "I0": [ 97 ],
            "I1": [ 282 ],
            "I2": [ 93 ],
            "I3": [ 266 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 265 ],
            "I0": [ 97 ],
            "I1": [ 93 ],
            "I2": [ 282 ]
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 282 ],
            "I0": [ 50 ],
            "I1": [ 108 ],
            "I2": [ 105 ],
            "I3": [ 101 ]
          }
        },
        "c.param_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 283 ],
            "Q": [ 97 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 283 ],
            "I0": [ 97 ],
            "I1": [ 284 ],
            "I2": [ 261 ]
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 284 ],
            "I0": [ 161 ],
            "I1": [ 262 ],
            "I2": [ 285 ],
            "I3": [ 286 ]
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 286 ],
            "I0": [ 282 ],
            "I1": [ 97 ],
            "I2": [ 266 ]
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 285 ],
            "I0": [ 69 ],
            "I1": [ 287 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 287 ],
            "I0": [ 125 ],
            "I1": [ 288 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 288 ],
            "I0": [ 142 ],
            "I1": [ 39 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 289 ],
            "Q": [ 101 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 289 ],
            "I0": [ 290 ],
            "I1": [ 291 ],
            "I2": [ 101 ],
            "I3": [ 261 ]
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 291 ],
            "I0": [ 262 ],
            "I1": [ 163 ],
            "I2": [ 292 ],
            "I3": [ 266 ]
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 290 ],
            "I0": [ 72 ],
            "I1": [ 293 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 293 ],
            "I0": [ 127 ],
            "I1": [ 294 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 294 ],
            "I0": [ 144 ],
            "I1": [ 38 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 292 ],
            "I0": [ 50 ],
            "I1": [ 108 ],
            "I2": [ 105 ],
            "I3": [ 101 ]
          }
        },
        "c.param_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 295 ],
            "Q": [ 105 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 295 ],
            "I0": [ 296 ],
            "I1": [ 297 ],
            "I2": [ 105 ],
            "I3": [ 261 ]
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 297 ],
            "I0": [ 165 ],
            "I1": [ 262 ],
            "I2": [ 298 ]
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 75 ],
            "I1": [ 299 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 299 ],
            "I0": [ 129 ],
            "I1": [ 300 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 146 ],
            "I1": [ 37 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 296 ],
            "I0": [ 50 ],
            "I1": [ 108 ],
            "I2": [ 105 ],
            "I3": [ 266 ]
          }
        },
        "c.param_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 301 ],
            "Q": [ 108 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 301 ],
            "I0": [ 108 ],
            "I1": [ 302 ],
            "I2": [ 261 ]
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 302 ],
            "I0": [ 167 ],
            "I1": [ 262 ],
            "I2": [ 303 ],
            "I3": [ 304 ]
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 304 ],
            "I0": [ 50 ],
            "I1": [ 108 ],
            "I2": [ 266 ]
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 303 ],
            "I0": [ 78 ],
            "I1": [ 305 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 305 ],
            "I0": [ 131 ],
            "I1": [ 306 ],
            "I2": [ 84 ]
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 306 ],
            "I0": [ 148 ],
            "I1": [ 36 ],
            "I2": [ 152 ]
          }
        },
        "c.param_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 307 ],
            "Q": [ 50 ],
            "RESET": [ 22 ]
          }
        },
        "c.param_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 307 ],
            "I0": [ 308 ],
            "I1": [ 309 ],
            "I2": [ 50 ],
            "I3": [ 261 ]
          }
        },
        "c.param_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 115 ],
            "I1": [ 310 ],
            "I2": [ 261 ]
          }
        },
        "c.param_DFFR_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 310 ],
            "I0": [ 266 ],
            "I1": [ 267 ],
            "I2": [ 115 ],
            "I3": [ 269 ]
          }
        },
        "c.pc_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 311 ],
            "Q": [ 244 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 312 ],
            "Q": [ 219 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 313 ],
            "Q": [ 218 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 313 ],
            "I0": [ 46 ],
            "I1": [ 50 ],
            "I2": [ 314 ],
            "I3": [ 218 ]
          }
        },
        "c.pc_DFFR_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 312 ],
            "I0": [ 315 ],
            "I1": [ 316 ],
            "I2": [ 219 ]
          }
        },
        "c.pc_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 317 ],
            "Q": [ 222 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 317 ],
            "I0": [ 315 ],
            "I1": [ 318 ],
            "I2": [ 222 ]
          }
        },
        "c.pc_DFFR_Q_2_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 318 ],
            "I0": [ 319 ],
            "I1": [ 225 ]
          }
        },
        "c.pc_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 320 ],
            "Q": [ 225 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 320 ],
            "I0": [ 115 ],
            "I1": [ 319 ],
            "I2": [ 225 ],
            "I3": [ 315 ]
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 319 ],
            "I0": [ 314 ],
            "I1": [ 321 ],
            "I2": [ 228 ]
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 321 ],
            "I0": [ 322 ],
            "I1": [ 234 ],
            "I2": [ 231 ]
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F_I1_LUT3_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 323 ],
            "I0": [ 314 ],
            "I1": [ 322 ]
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F_I1_LUT3_F_I0_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 314 ],
            "I1": [ 46 ]
          }
        },
        "c.pc_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 324 ],
            "Q": [ 228 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 228 ],
            "I1": [ 325 ],
            "I2": [ 314 ]
          }
        },
        "c.pc_DFFR_Q_4_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 325 ],
            "I0": [ 91 ],
            "I1": [ 228 ],
            "I2": [ 321 ],
            "I3": [ 46 ]
          }
        },
        "c.pc_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 326 ],
            "Q": [ 231 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 326 ],
            "I0": [ 315 ],
            "I1": [ 93 ],
            "I2": [ 327 ]
          }
        },
        "c.pc_DFFR_Q_5_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 327 ],
            "I0": [ 314 ],
            "I1": [ 328 ],
            "I2": [ 329 ],
            "I3": [ 231 ]
          }
        },
        "c.pc_DFFR_Q_5_D_LUT3_F_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 329 ],
            "I0": [ 321 ],
            "I1": [ 46 ]
          }
        },
        "c.pc_DFFR_Q_5_D_LUT3_F_I2_LUT4_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 328 ],
            "I0": [ 323 ],
            "I1": [ 234 ]
          }
        },
        "c.pc_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 330 ],
            "Q": [ 234 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 330 ],
            "I0": [ 97 ],
            "I1": [ 323 ],
            "I2": [ 234 ],
            "I3": [ 315 ]
          }
        },
        "c.pc_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 331 ],
            "Q": [ 237 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 237 ],
            "I1": [ 332 ],
            "I2": [ 314 ]
          }
        },
        "c.pc_DFFR_Q_7_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 332 ],
            "I0": [ 101 ],
            "I1": [ 333 ],
            "I2": [ 237 ],
            "I3": [ 46 ]
          }
        },
        "c.pc_DFFR_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 333 ],
            "I0": [ 334 ],
            "I1": [ 240 ]
          }
        },
        "c.pc_DFFR_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 333 ],
            "I1": [ 237 ]
          }
        },
        "c.pc_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 335 ],
            "Q": [ 240 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 335 ],
            "I0": [ 240 ],
            "I1": [ 336 ],
            "I2": [ 314 ]
          }
        },
        "c.pc_DFFR_Q_8_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 336 ],
            "I0": [ 105 ],
            "I1": [ 334 ],
            "I2": [ 240 ],
            "I3": [ 46 ]
          }
        },
        "c.pc_DFFR_Q_8_D_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 334 ],
            "I0": [ 218 ],
            "I1": [ 243 ]
          }
        },
        "c.pc_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 337 ],
            "Q": [ 243 ],
            "RESET": [ 22 ]
          }
        },
        "c.pc_DFFR_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 337 ],
            "I0": [ 243 ],
            "I1": [ 338 ],
            "I2": [ 314 ]
          }
        },
        "c.pc_DFFR_Q_9_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 108 ],
            "I1": [ 218 ],
            "I2": [ 243 ],
            "I3": [ 46 ]
          }
        },
        "c.pc_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 311 ],
            "I0": [ 316 ],
            "I1": [ 219 ],
            "I2": [ 315 ],
            "I3": [ 244 ]
          }
        },
        "c.pc_DFFR_Q_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 316 ],
            "I0": [ 318 ],
            "I1": [ 222 ]
          }
        },
        "c.state_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 339 ],
            "Q": [ 57 ],
            "RESET": [ 22 ]
          }
        },
        "c.state_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 340 ],
            "Q": [ 55 ],
            "RESET": [ 22 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 341 ],
            "I1": [ 342 ],
            "I2": [ 55 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 56 ],
            "I1": [ 58 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 46 ],
            "I0": [ 57 ],
            "I1": [ 55 ],
            "I2": [ 342 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 210 ],
            "I0": [ 154 ],
            "I1": [ 55 ],
            "I2": [ 57 ],
            "I3": [ 342 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 271 ],
            "I0": [ 266 ],
            "I1": [ 262 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 343 ],
            "I0": [ 206 ],
            "I1": [ 262 ],
            "I2": [ 344 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 261 ],
            "I0": [ 271 ],
            "I1": [ 210 ],
            "I2": [ 343 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 308 ],
            "I0": [ 81 ],
            "I1": [ 345 ],
            "I2": [ 85 ],
            "I3": [ 271 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT4_I3_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 133 ],
            "I1": [ 346 ],
            "I2": [ 84 ]
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 346 ],
            "I0": [ 150 ],
            "I1": [ 35 ],
            "I2": [ 152 ]
          }
        },
        "c.state_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 347 ],
            "Q": [ 58 ],
            "RESET": [ 22 ]
          }
        },
        "c.state_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 348 ],
            "I1": [ 209 ],
            "I2": [ 58 ],
            "I3": [ 341 ]
          }
        },
        "c.state_DFFR_Q_2_D_LUT4_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 175 ],
            "I0": [ 22 ],
            "I1": [ 348 ]
          }
        },
        "c.state_DFFR_Q_2_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 56 ],
            "I1": [ 55 ],
            "I2": [ 58 ],
            "I3": [ 57 ]
          }
        },
        "c.state_DFFR_Q_2_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 348 ],
            "I0": [ 30 ],
            "I1": [ 86 ],
            "I2": [ 46 ],
            "I3": [ 29 ]
          }
        },
        "c.state_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 350 ],
            "Q": [ 56 ],
            "RESET": [ 22 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 351 ],
            "I1": [ 341 ],
            "I2": [ 352 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 266 ],
            "I1": [ 351 ],
            "I2": [ 22 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 22 ],
            "I1": [ 344 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 344 ],
            "I1": [ 353 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 353 ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1_F_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 353 ],
            "I1": [ 357 ],
            "I2": [ 358 ],
            "I3": [ 359 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 351 ],
            "I0": [ 30 ],
            "I1": [ 46 ],
            "I2": [ 86 ],
            "I3": [ 29 ]
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 57 ],
            "I1": [ 56 ],
            "I2": [ 210 ],
            "I3": [ 341 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 341 ],
            "I1": [ 57 ],
            "I2": [ 361 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 341 ],
            "I0": [ 268 ],
            "I1": [ 362 ],
            "I2": [ 211 ],
            "I3": [ 343 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 361 ],
            "I0": [ 53 ],
            "I1": [ 46 ],
            "I2": [ 29 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 53 ],
            "I0": [ 86 ],
            "I1": [ 30 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 363 ],
            "I0": [ 31 ],
            "I1": [ 152 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 51 ],
            "I0": [ 29 ],
            "I1": [ 53 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 49 ],
            "I0": [ 29 ],
            "I1": [ 86 ],
            "I2": [ 30 ]
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 45 ],
            "I0": [ 53 ],
            "I1": [ 29 ],
            "I2": [ 46 ],
            "I3": [ 363 ]
          }
        },
        "c.state_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 23 ]
          }
        },
        "c.waitCounter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 364 ],
            "Q": [ 365 ]
          }
        },
        "c.waitCounter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 366 ],
            "Q": [ 367 ]
          }
        },
        "c.waitCounter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 368 ],
            "Q": [ 369 ]
          }
        },
        "c.waitCounter_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 355 ],
            "I1": [ 370 ],
            "I2": [ 369 ]
          }
        },
        "c.waitCounter_DFF_Q_10_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 356 ],
            "I1": [ 371 ],
            "I2": [ 372 ]
          }
        },
        "c.waitCounter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 373 ],
            "Q": [ 372 ]
          }
        },
        "c.waitCounter_DFF_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 373 ],
            "I0": [ 356 ],
            "I1": [ 371 ],
            "I2": [ 355 ],
            "I3": [ 372 ]
          }
        },
        "c.waitCounter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 374 ],
            "Q": [ 371 ]
          }
        },
        "c.waitCounter_DFF_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 355 ],
            "I1": [ 356 ],
            "I2": [ 371 ]
          }
        },
        "c.waitCounter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 375 ],
            "Q": [ 359 ]
          }
        },
        "c.waitCounter_DFF_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 355 ],
            "I1": [ 360 ]
          }
        },
        "c.waitCounter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 376 ],
            "Q": [ 358 ]
          }
        },
        "c.waitCounter_DFF_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 353 ],
            "I1": [ 357 ],
            "I2": [ 354 ],
            "I3": [ 358 ]
          }
        },
        "c.waitCounter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 377 ],
            "Q": [ 357 ]
          }
        },
        "c.waitCounter_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 377 ],
            "I0": [ 353 ],
            "I1": [ 354 ],
            "I2": [ 357 ]
          }
        },
        "c.waitCounter_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 355 ],
            "I1": [ 378 ],
            "I2": [ 367 ]
          }
        },
        "c.waitCounter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 379 ],
            "Q": [ 380 ]
          }
        },
        "c.waitCounter_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 379 ],
            "I0": [ 381 ],
            "I1": [ 382 ],
            "I2": [ 355 ],
            "I3": [ 380 ]
          }
        },
        "c.waitCounter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 383 ],
            "Q": [ 382 ]
          }
        },
        "c.waitCounter_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 383 ],
            "I0": [ 355 ],
            "I1": [ 381 ],
            "I2": [ 382 ]
          }
        },
        "c.waitCounter_DFF_Q_3_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 384 ],
            "I1": [ 385 ]
          }
        },
        "c.waitCounter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 386 ],
            "Q": [ 385 ]
          }
        },
        "c.waitCounter_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 355 ],
            "I1": [ 384 ],
            "I2": [ 385 ]
          }
        },
        "c.waitCounter_DFF_Q_4_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 387 ],
            "I1": [ 388 ],
            "I2": [ 389 ]
          }
        },
        "c.waitCounter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 390 ],
            "Q": [ 389 ]
          }
        },
        "c.waitCounter_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 387 ],
            "I1": [ 388 ],
            "I2": [ 355 ],
            "I3": [ 389 ]
          }
        },
        "c.waitCounter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 391 ],
            "Q": [ 388 ]
          }
        },
        "c.waitCounter_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 355 ],
            "I1": [ 387 ],
            "I2": [ 388 ]
          }
        },
        "c.waitCounter_DFF_Q_6_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 392 ],
            "I1": [ 393 ]
          }
        },
        "c.waitCounter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 394 ],
            "Q": [ 393 ]
          }
        },
        "c.waitCounter_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 355 ],
            "I1": [ 392 ],
            "I2": [ 393 ]
          }
        },
        "c.waitCounter_DFF_Q_7_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 392 ],
            "I0": [ 353 ],
            "I1": [ 395 ],
            "I2": [ 357 ],
            "I3": [ 358 ]
          }
        },
        "c.waitCounter_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 396 ],
            "I1": [ 359 ],
            "I2": [ 397 ],
            "I3": [ 398 ]
          }
        },
        "c.waitCounter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 399 ],
            "Q": [ 398 ]
          }
        },
        "c.waitCounter_DFF_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 399 ],
            "I0": [ 400 ],
            "I1": [ 397 ],
            "I2": [ 355 ],
            "I3": [ 398 ]
          }
        },
        "c.waitCounter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 401 ],
            "Q": [ 397 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 355 ],
            "I1": [ 400 ],
            "I2": [ 397 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 356 ],
            "I1": [ 396 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 371 ],
            "I1": [ 372 ],
            "I2": [ 369 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 403 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 359 ],
            "I1": [ 398 ],
            "I2": [ 397 ],
            "I3": [ 393 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 402 ],
            "I1": [ 405 ],
            "I2": [ 396 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 404 ],
            "I1": [ 266 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 266 ],
            "I0": [ 58 ],
            "I1": [ 55 ],
            "I2": [ 56 ],
            "I3": [ 57 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 309 ],
            "I0": [ 169 ],
            "I1": [ 262 ],
            "I2": [ 50 ],
            "I3": [ 266 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 365 ],
            "I1": [ 380 ],
            "I2": [ 367 ],
            "I3": [ 406 ]
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 406 ],
            "I0": [ 388 ],
            "I1": [ 389 ],
            "I2": [ 382 ],
            "I3": [ 385 ]
          }
        },
        "c.waitCounter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 364 ],
            "I0": [ 378 ],
            "I1": [ 367 ],
            "I2": [ 355 ],
            "I3": [ 365 ]
          }
        },
        "c.waitCounter_DFF_Q_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 381 ],
            "I1": [ 382 ],
            "I2": [ 380 ]
          }
        },
        "c.writeScreen_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:44.5-180.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 407 ],
            "Q": [ 408 ]
          }
        },
        "c.writeScreen_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 348 ],
            "I1": [ 408 ],
            "I2": [ 349 ],
            "I3": [ 22 ]
          }
        },
        "c.writeScreen_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 409 ],
            "I0": [ 408 ],
            "I1": [ 172 ]
          }
        },
        "charOutput_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 410 ],
            "Q": [ 411 ],
            "SET": [ 23 ]
          }
        },
        "charOutput_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 412 ],
            "Q": [ 413 ],
            "SET": [ 23 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 414 ],
            "I1": [ 415 ],
            "I2": [ 413 ],
            "I3": [ 408 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 416 ],
            "I1": [ 417 ],
            "I2": [ 418 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 420 ],
            "I1": [ 421 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 423 ],
            "I1": [ 424 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 426 ],
            "I1": [ 427 ],
            "I2": [ 428 ],
            "I3": [ 429 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 424 ],
            "I0": [ 426 ],
            "I1": [ 430 ],
            "I2": [ 431 ],
            "I3": [ 432 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 433 ],
            "I1": [ 434 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 430 ],
            "I0": [ 437 ],
            "I1": [ 438 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 439 ],
            "I1": [ 440 ],
            "I2": [ 435 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 441 ],
            "I1": [ 442 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 443 ],
            "I1": [ 444 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 445 ],
            "I1": [ 446 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 427 ],
            "I0": [ 447 ],
            "I1": [ 448 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 429 ],
            "I0": [ 449 ],
            "I1": [ 450 ],
            "I2": [ 435 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 449 ],
            "I0": [ 451 ],
            "I1": [ 452 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 450 ],
            "I0": [ 453 ],
            "I1": [ 454 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 420 ],
            "I0": [ 455 ],
            "I1": [ 456 ],
            "I2": [ 457 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 456 ],
            "I0": [ 458 ],
            "I1": [ 459 ],
            "I2": [ 435 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 455 ],
            "I0": [ 460 ],
            "I1": [ 461 ],
            "I2": [ 426 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 462 ],
            "I1": [ 463 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 461 ],
            "I0": [ 464 ],
            "I1": [ 465 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 457 ],
            "I0": [ 426 ],
            "I1": [ 466 ],
            "I2": [ 467 ],
            "I3": [ 468 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 469 ],
            "I1": [ 470 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 471 ],
            "I1": [ 472 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 468 ],
            "I0": [ 473 ],
            "I1": [ 474 ],
            "I2": [ 435 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 473 ],
            "I0": [ 475 ],
            "I1": [ 476 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 474 ],
            "I0": [ 477 ],
            "I1": [ 478 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 479 ],
            "I1": [ 480 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 481 ],
            "I1": [ 482 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 422 ],
            "I1": [ 483 ],
            "I2": [ 484 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 485 ],
            "I1": [ 486 ],
            "I2": [ 426 ],
            "I3": [ 487 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 486 ],
            "I0": [ 488 ],
            "I1": [ 489 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 490 ],
            "I1": [ 491 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 487 ],
            "I0": [ 492 ],
            "I1": [ 493 ],
            "I2": [ 426 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 492 ],
            "I0": [ 494 ],
            "I1": [ 495 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 493 ],
            "I0": [ 496 ],
            "I1": [ 497 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 422 ],
            "I1": [ 498 ],
            "I2": [ 425 ],
            "I3": [ 499 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 499 ],
            "I0": [ 426 ],
            "I1": [ 500 ],
            "I2": [ 501 ],
            "I3": [ 502 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 503 ],
            "I1": [ 504 ],
            "I2": [ 505 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 505 ],
            "I0": [ 506 ],
            "I1": [ 507 ],
            "I2": [ 435 ],
            "I3": [ 508 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 504 ],
            "I0": [ 509 ],
            "I1": [ 510 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 503 ],
            "I0": [ 511 ],
            "I1": [ 512 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 508 ],
            "I0": [ 513 ],
            "I1": [ 514 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 501 ],
            "I0": [ 515 ],
            "I1": [ 516 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 500 ],
            "I0": [ 517 ],
            "I1": [ 518 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 502 ],
            "I0": [ 519 ],
            "I1": [ 520 ],
            "I2": [ 426 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 519 ],
            "I0": [ 521 ],
            "I1": [ 522 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 520 ],
            "I0": [ 523 ],
            "I1": [ 524 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 483 ],
            "I0": [ 525 ],
            "I1": [ 526 ],
            "I2": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 525 ],
            "I0": [ 527 ],
            "I1": [ 528 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 526 ],
            "I0": [ 529 ],
            "I1": [ 530 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 484 ],
            "I0": [ 531 ],
            "I1": [ 532 ],
            "I2": [ 426 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 531 ],
            "I0": [ 533 ],
            "I1": [ 534 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 532 ],
            "I0": [ 535 ],
            "I1": [ 536 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 411 ],
            "I1": [ 537 ],
            "I2": [ 408 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 537 ],
            "I0": [ 538 ],
            "I1": [ 539 ],
            "I2": [ 540 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 539 ],
            "I0": [ 541 ],
            "I1": [ 422 ],
            "I2": [ 542 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 538 ],
            "I0": [ 543 ],
            "I1": [ 544 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 543 ],
            "I0": [ 545 ],
            "I1": [ 546 ],
            "I2": [ 547 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 544 ],
            "I0": [ 548 ],
            "I1": [ 549 ],
            "I2": [ 550 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 550 ],
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 435 ],
            "I3": [ 553 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 549 ],
            "I0": [ 554 ],
            "I1": [ 555 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 548 ],
            "I0": [ 556 ],
            "I1": [ 557 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 553 ],
            "I0": [ 558 ],
            "I1": [ 559 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 547 ],
            "I0": [ 560 ],
            "I1": [ 561 ],
            "I2": [ 435 ],
            "I3": [ 562 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 563 ],
            "I1": [ 564 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 545 ],
            "I0": [ 565 ],
            "I1": [ 566 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 562 ],
            "I0": [ 567 ],
            "I1": [ 568 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 540 ],
            "I0": [ 569 ],
            "I1": [ 570 ],
            "I2": [ 571 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 571 ],
            "I0": [ 572 ],
            "I1": [ 573 ],
            "I2": [ 422 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 572 ],
            "I0": [ 574 ],
            "I1": [ 575 ],
            "I2": [ 435 ],
            "I3": [ 576 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 573 ],
            "I0": [ 425 ],
            "I1": [ 577 ],
            "I2": [ 578 ],
            "I3": [ 579 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 579 ],
            "I0": [ 580 ],
            "I1": [ 581 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 581 ],
            "I0": [ 582 ],
            "I1": [ 583 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 580 ],
            "I0": [ 584 ],
            "I1": [ 585 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 578 ],
            "I0": [ 586 ],
            "I1": [ 587 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 577 ],
            "I0": [ 588 ],
            "I1": [ 589 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 576 ],
            "I0": [ 590 ],
            "I1": [ 591 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 591 ],
            "I0": [ 592 ],
            "I1": [ 593 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 590 ],
            "I0": [ 594 ],
            "I1": [ 595 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 575 ],
            "I0": [ 596 ],
            "I1": [ 597 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 574 ],
            "I0": [ 598 ],
            "I1": [ 599 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 570 ],
            "I0": [ 600 ],
            "I1": [ 601 ],
            "I2": [ 435 ],
            "I3": [ 602 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 569 ],
            "I0": [ 603 ],
            "I1": [ 604 ],
            "I2": [ 435 ],
            "I3": [ 605 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 604 ],
            "I0": [ 606 ],
            "I1": [ 607 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 608 ],
            "I1": [ 609 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 605 ],
            "I0": [ 610 ],
            "I1": [ 611 ],
            "I2": [ 435 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 612 ],
            "I1": [ 613 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 611 ],
            "I0": [ 614 ],
            "I1": [ 615 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 601 ],
            "I0": [ 616 ],
            "I1": [ 617 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 600 ],
            "I0": [ 618 ],
            "I1": [ 619 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 620 ],
            "I1": [ 621 ],
            "I2": [ 435 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 622 ],
            "I1": [ 623 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 624 ],
            "I1": [ 625 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 542 ],
            "I0": [ 626 ],
            "I1": [ 627 ],
            "I2": [ 435 ],
            "I3": [ 628 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 541 ],
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 631 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 632 ],
            "I1": [ 633 ],
            "I2": [ 435 ],
            "I3": [ 634 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 630 ],
            "I0": [ 635 ],
            "I1": [ 636 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 629 ],
            "I0": [ 637 ],
            "I1": [ 638 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 634 ],
            "I0": [ 639 ],
            "I1": [ 640 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 641 ],
            "I1": [ 642 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 626 ],
            "I0": [ 643 ],
            "I1": [ 644 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 628 ],
            "I0": [ 645 ],
            "I1": [ 646 ],
            "I2": [ 435 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 645 ],
            "I0": [ 647 ],
            "I1": [ 648 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 649 ],
            "I1": [ 650 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 651 ],
            "Q": [ 652 ]
          }
        },
        "charOutput_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 653 ],
            "Q": [ 654 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 653 ],
            "I0": [ 654 ],
            "I1": [ 655 ],
            "I2": [ 408 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 656 ],
            "I1": [ 657 ],
            "I2": [ 658 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 658 ],
            "I0": [ 659 ],
            "I1": [ 660 ],
            "I2": [ 419 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 659 ],
            "I0": [ 661 ],
            "I1": [ 662 ],
            "I2": [ 663 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 660 ],
            "I0": [ 664 ],
            "I1": [ 665 ],
            "I2": [ 666 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 667 ],
            "I1": [ 668 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 669 ],
            "I1": [ 670 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 669 ],
            "I0": [ 671 ],
            "I1": [ 672 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 670 ],
            "I0": [ 673 ],
            "I1": [ 674 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 666 ],
            "I0": [ 675 ],
            "I1": [ 676 ],
            "I2": [ 677 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 677 ],
            "I0": [ 678 ],
            "I1": [ 679 ],
            "I2": [ 435 ],
            "I3": [ 680 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 676 ],
            "I0": [ 681 ],
            "I1": [ 682 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 675 ],
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 680 ],
            "I0": [ 685 ],
            "I1": [ 686 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 687 ],
            "I1": [ 688 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 689 ],
            "I1": [ 690 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 662 ],
            "I0": [ 691 ],
            "I1": [ 692 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 661 ],
            "I0": [ 693 ],
            "I1": [ 694 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 694 ],
            "I0": [ 695 ],
            "I1": [ 696 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 693 ],
            "I0": [ 697 ],
            "I1": [ 698 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 692 ],
            "I0": [ 699 ],
            "I1": [ 700 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 691 ],
            "I0": [ 701 ],
            "I1": [ 702 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 663 ],
            "I0": [ 425 ],
            "I1": [ 703 ],
            "I2": [ 704 ],
            "I3": [ 705 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 704 ],
            "I0": [ 706 ],
            "I1": [ 707 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 703 ],
            "I0": [ 708 ],
            "I1": [ 709 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 705 ],
            "I0": [ 710 ],
            "I1": [ 711 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 710 ],
            "I0": [ 712 ],
            "I1": [ 713 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 711 ],
            "I0": [ 714 ],
            "I1": [ 715 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 657 ],
            "I0": [ 716 ],
            "I1": [ 717 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 656 ],
            "I0": [ 718 ],
            "I1": [ 719 ],
            "I2": [ 419 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 718 ],
            "I0": [ 720 ],
            "I1": [ 721 ],
            "I2": [ 722 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 719 ],
            "I0": [ 425 ],
            "I1": [ 723 ],
            "I2": [ 724 ],
            "I3": [ 725 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 725 ],
            "I0": [ 726 ],
            "I1": [ 727 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 727 ],
            "I0": [ 728 ],
            "I1": [ 729 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 726 ],
            "I0": [ 730 ],
            "I1": [ 731 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 732 ],
            "I1": [ 733 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 723 ],
            "I0": [ 734 ],
            "I1": [ 735 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 722 ],
            "I0": [ 736 ],
            "I1": [ 737 ],
            "I2": [ 435 ],
            "I3": [ 738 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 721 ],
            "I0": [ 739 ],
            "I1": [ 740 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 720 ],
            "I0": [ 741 ],
            "I1": [ 742 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 738 ],
            "I0": [ 743 ],
            "I1": [ 744 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 716 ],
            "I0": [ 425 ],
            "I1": [ 745 ],
            "I2": [ 746 ],
            "I3": [ 747 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 717 ],
            "I0": [ 425 ],
            "I1": [ 748 ],
            "I2": [ 749 ],
            "I3": [ 750 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 749 ],
            "I0": [ 751 ],
            "I1": [ 752 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 748 ],
            "I0": [ 753 ],
            "I1": [ 754 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 750 ],
            "I0": [ 755 ],
            "I1": [ 756 ],
            "I2": [ 435 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 755 ],
            "I0": [ 757 ],
            "I1": [ 758 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 756 ],
            "I0": [ 759 ],
            "I1": [ 760 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 747 ],
            "I0": [ 761 ],
            "I1": [ 762 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 762 ],
            "I0": [ 763 ],
            "I1": [ 764 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 761 ],
            "I0": [ 765 ],
            "I1": [ 766 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 746 ],
            "I0": [ 767 ],
            "I1": [ 768 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 745 ],
            "I0": [ 769 ],
            "I1": [ 770 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 771 ],
            "Q": [ 772 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 771 ],
            "I0": [ 772 ],
            "I1": [ 773 ],
            "I2": [ 408 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 773 ],
            "I0": [ 774 ],
            "I1": [ 775 ],
            "I2": [ 776 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 776 ],
            "I0": [ 777 ],
            "I1": [ 778 ],
            "I2": [ 419 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 777 ],
            "I0": [ 779 ],
            "I1": [ 780 ],
            "I2": [ 781 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 778 ],
            "I0": [ 782 ],
            "I1": [ 783 ],
            "I2": [ 784 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 783 ],
            "I0": [ 785 ],
            "I1": [ 786 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 782 ],
            "I0": [ 787 ],
            "I1": [ 788 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 788 ],
            "I0": [ 789 ],
            "I1": [ 790 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 787 ],
            "I0": [ 791 ],
            "I1": [ 792 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 786 ],
            "I0": [ 793 ],
            "I1": [ 794 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 785 ],
            "I0": [ 795 ],
            "I1": [ 796 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 784 ],
            "I0": [ 797 ],
            "I1": [ 798 ],
            "I2": [ 799 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 799 ],
            "I0": [ 800 ],
            "I1": [ 801 ],
            "I2": [ 425 ],
            "I3": [ 802 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 798 ],
            "I0": [ 803 ],
            "I1": [ 804 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 797 ],
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 802 ],
            "I0": [ 807 ],
            "I1": [ 808 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 780 ],
            "I0": [ 809 ],
            "I1": [ 810 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 779 ],
            "I0": [ 811 ],
            "I1": [ 812 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 811 ],
            "I0": [ 813 ],
            "I1": [ 814 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 812 ],
            "I0": [ 815 ],
            "I1": [ 816 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 810 ],
            "I0": [ 817 ],
            "I1": [ 818 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 809 ],
            "I0": [ 819 ],
            "I1": [ 820 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 781 ],
            "I0": [ 821 ],
            "I1": [ 822 ],
            "I2": [ 823 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 823 ],
            "I0": [ 824 ],
            "I1": [ 825 ],
            "I2": [ 435 ],
            "I3": [ 826 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 822 ],
            "I0": [ 827 ],
            "I1": [ 828 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 821 ],
            "I0": [ 829 ],
            "I1": [ 830 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 826 ],
            "I0": [ 831 ],
            "I1": [ 832 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 775 ],
            "I0": [ 833 ],
            "I1": [ 834 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 774 ],
            "I0": [ 835 ],
            "I1": [ 836 ],
            "I2": [ 419 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 835 ],
            "I0": [ 837 ],
            "I1": [ 838 ],
            "I2": [ 839 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 425 ],
            "I1": [ 840 ],
            "I2": [ 841 ],
            "I3": [ 842 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 842 ],
            "I0": [ 843 ],
            "I1": [ 844 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 845 ],
            "I1": [ 846 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 847 ],
            "I1": [ 848 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 841 ],
            "I0": [ 849 ],
            "I1": [ 850 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 851 ],
            "I1": [ 852 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 839 ],
            "I0": [ 853 ],
            "I1": [ 854 ],
            "I2": [ 435 ],
            "I3": [ 855 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 838 ],
            "I0": [ 856 ],
            "I1": [ 857 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 858 ],
            "I1": [ 859 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 855 ],
            "I0": [ 860 ],
            "I1": [ 861 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 833 ],
            "I0": [ 862 ],
            "I1": [ 863 ],
            "I2": [ 864 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 834 ],
            "I0": [ 865 ],
            "I1": [ 866 ],
            "I2": [ 435 ],
            "I3": [ 867 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 867 ],
            "I0": [ 868 ],
            "I1": [ 869 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 869 ],
            "I0": [ 870 ],
            "I1": [ 871 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 872 ],
            "I1": [ 873 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 866 ],
            "I0": [ 874 ],
            "I1": [ 875 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 865 ],
            "I0": [ 876 ],
            "I1": [ 877 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 878 ],
            "I1": [ 879 ],
            "I2": [ 435 ],
            "I3": [ 880 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 863 ],
            "I0": [ 881 ],
            "I1": [ 882 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 883 ],
            "I1": [ 884 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 880 ],
            "I0": [ 885 ],
            "I1": [ 886 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 887 ],
            "Q": [ 888 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 887 ],
            "I0": [ 889 ],
            "I1": [ 888 ],
            "I2": [ 408 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 890 ],
            "I1": [ 891 ],
            "I2": [ 892 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 893 ],
            "I1": [ 894 ],
            "I2": [ 895 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 896 ],
            "I1": [ 897 ],
            "I2": [ 422 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 898 ],
            "I1": [ 899 ],
            "I2": [ 426 ],
            "I3": [ 900 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 896 ],
            "I0": [ 901 ],
            "I1": [ 902 ],
            "I2": [ 903 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 904 ],
            "I1": [ 905 ],
            "I2": [ 435 ],
            "I3": [ 906 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 902 ],
            "I0": [ 907 ],
            "I1": [ 908 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 901 ],
            "I0": [ 909 ],
            "I1": [ 910 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 911 ],
            "I1": [ 912 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 913 ],
            "I1": [ 914 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 898 ],
            "I0": [ 915 ],
            "I1": [ 916 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 917 ],
            "I1": [ 918 ],
            "I2": [ 426 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 917 ],
            "I0": [ 919 ],
            "I1": [ 920 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 918 ],
            "I0": [ 921 ],
            "I1": [ 922 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 422 ],
            "I1": [ 923 ],
            "I2": [ 924 ],
            "I3": [ 925 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 924 ],
            "I0": [ 926 ],
            "I1": [ 927 ],
            "I2": [ 425 ],
            "I3": [ 928 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 435 ],
            "I1": [ 929 ],
            "I2": [ 930 ],
            "I3": [ 931 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 930 ],
            "I0": [ 932 ],
            "I1": [ 933 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 934 ],
            "I1": [ 935 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 931 ],
            "I0": [ 936 ],
            "I1": [ 937 ],
            "I2": [ 435 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 938 ],
            "I1": [ 939 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 937 ],
            "I0": [ 940 ],
            "I1": [ 941 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 925 ],
            "I0": [ 942 ],
            "I1": [ 943 ],
            "I2": [ 426 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 942 ],
            "I0": [ 425 ],
            "I1": [ 944 ],
            "I2": [ 945 ],
            "I3": [ 946 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 943 ],
            "I0": [ 947 ],
            "I1": [ 948 ],
            "I2": [ 949 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 949 ],
            "I0": [ 950 ],
            "I1": [ 951 ],
            "I2": [ 435 ],
            "I3": [ 952 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 948 ],
            "I0": [ 953 ],
            "I1": [ 954 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 947 ],
            "I0": [ 955 ],
            "I1": [ 956 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 952 ],
            "I0": [ 957 ],
            "I1": [ 958 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 945 ],
            "I0": [ 959 ],
            "I1": [ 960 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 944 ],
            "I0": [ 961 ],
            "I1": [ 962 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 946 ],
            "I0": [ 963 ],
            "I1": [ 964 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 963 ],
            "I0": [ 965 ],
            "I1": [ 966 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 964 ],
            "I0": [ 967 ],
            "I1": [ 968 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 927 ],
            "I0": [ 969 ],
            "I1": [ 970 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 926 ],
            "I0": [ 971 ],
            "I1": [ 972 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 928 ],
            "I0": [ 973 ],
            "I1": [ 974 ],
            "I2": [ 425 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 973 ],
            "I0": [ 975 ],
            "I1": [ 976 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 977 ],
            "I1": [ 978 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 895 ],
            "I0": [ 979 ],
            "I1": [ 980 ],
            "I2": [ 425 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 893 ],
            "I0": [ 981 ],
            "I1": [ 982 ],
            "I2": [ 426 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 981 ],
            "I0": [ 983 ],
            "I1": [ 984 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 982 ],
            "I0": [ 985 ],
            "I1": [ 986 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 894 ],
            "I0": [ 987 ],
            "I1": [ 988 ],
            "I2": [ 426 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 987 ],
            "I0": [ 989 ],
            "I1": [ 990 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 988 ],
            "I0": [ 991 ],
            "I1": [ 992 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 979 ],
            "I0": [ 993 ],
            "I1": [ 994 ],
            "I2": [ 436 ],
            "I3": [ 995 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 980 ],
            "I0": [ 996 ],
            "I1": [ 997 ],
            "I2": [ 436 ],
            "I3": [ 998 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 998 ],
            "I0": [ 999 ],
            "I1": [ 1000 ],
            "I2": [ 436 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 995 ],
            "I0": [ 1001 ],
            "I1": [ 1002 ],
            "I2": [ 436 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1003 ],
            "Q": [ 1004 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1003 ],
            "I0": [ 1005 ],
            "I1": [ 1006 ],
            "I2": [ 1004 ],
            "I3": [ 408 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1005 ],
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1006 ],
            "I0": [ 1009 ],
            "I1": [ 1010 ],
            "I2": [ 422 ],
            "I3": [ 1011 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 1012 ],
            "I1": [ 1013 ],
            "I2": [ 425 ],
            "I3": [ 1014 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1009 ],
            "I0": [ 1015 ],
            "I1": [ 1016 ],
            "I2": [ 425 ],
            "I3": [ 1017 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1016 ],
            "I0": [ 1018 ],
            "I1": [ 1019 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1015 ],
            "I0": [ 1020 ],
            "I1": [ 1021 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1017 ],
            "I0": [ 1022 ],
            "I1": [ 1023 ],
            "I2": [ 425 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1023 ],
            "I0": [ 1024 ],
            "I1": [ 1025 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1022 ],
            "I0": [ 1026 ],
            "I1": [ 1027 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1011 ],
            "I0": [ 1028 ],
            "I1": [ 1029 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1029 ],
            "I0": [ 1030 ],
            "I1": [ 1031 ],
            "I2": [ 425 ],
            "I3": [ 1032 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1028 ],
            "I0": [ 425 ],
            "I1": [ 1033 ],
            "I2": [ 1034 ],
            "I3": [ 1035 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 1036 ],
            "I1": [ 1037 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1033 ],
            "I0": [ 1038 ],
            "I1": [ 1039 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1035 ],
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "I2": [ 425 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1040 ],
            "I0": [ 1042 ],
            "I1": [ 1043 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1041 ],
            "I0": [ 1044 ],
            "I1": [ 1045 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1031 ],
            "I0": [ 1046 ],
            "I1": [ 1047 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1030 ],
            "I0": [ 1048 ],
            "I1": [ 1049 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1032 ],
            "I0": [ 1050 ],
            "I1": [ 1051 ],
            "I2": [ 425 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1051 ],
            "I0": [ 1052 ],
            "I1": [ 1053 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1050 ],
            "I0": [ 1054 ],
            "I1": [ 1055 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1013 ],
            "I0": [ 1056 ],
            "I1": [ 1057 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1012 ],
            "I0": [ 1058 ],
            "I1": [ 1059 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1014 ],
            "I0": [ 1060 ],
            "I1": [ 1061 ],
            "I2": [ 425 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1061 ],
            "I0": [ 1062 ],
            "I1": [ 1063 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1060 ],
            "I0": [ 1064 ],
            "I1": [ 1065 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1007 ],
            "I0": [ 1066 ],
            "I1": [ 1067 ],
            "I2": [ 1068 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1008 ],
            "I0": [ 1069 ],
            "I1": [ 1070 ],
            "I2": [ 1071 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1070 ],
            "I0": [ 1072 ],
            "I1": [ 1073 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1069 ],
            "I0": [ 1074 ],
            "I1": [ 1075 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 1076 ],
            "I1": [ 1077 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 1078 ],
            "I1": [ 1079 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1073 ],
            "I0": [ 1080 ],
            "I1": [ 1081 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1072 ],
            "I0": [ 1082 ],
            "I1": [ 1083 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1071 ],
            "I0": [ 1084 ],
            "I1": [ 1085 ],
            "I2": [ 1086 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1086 ],
            "I0": [ 1087 ],
            "I1": [ 1088 ],
            "I2": [ 435 ],
            "I3": [ 1089 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 1090 ],
            "I1": [ 1091 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 1092 ],
            "I1": [ 1093 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1089 ],
            "I0": [ 1094 ],
            "I1": [ 1095 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1067 ],
            "I0": [ 1096 ],
            "I1": [ 1097 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1066 ],
            "I0": [ 1098 ],
            "I1": [ 1099 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 1100 ],
            "I1": [ 1101 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1098 ],
            "I0": [ 1102 ],
            "I1": [ 1103 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1097 ],
            "I0": [ 1104 ],
            "I1": [ 1105 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 1106 ],
            "I1": [ 1107 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1068 ],
            "I0": [ 1108 ],
            "I1": [ 1109 ],
            "I2": [ 1110 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1110 ],
            "I0": [ 1111 ],
            "I1": [ 1112 ],
            "I2": [ 435 ],
            "I3": [ 1113 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1109 ],
            "I0": [ 1114 ],
            "I1": [ 1115 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1108 ],
            "I0": [ 1116 ],
            "I1": [ 1117 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1113 ],
            "I0": [ 1118 ],
            "I1": [ 1119 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1120 ],
            "Q": [ 1121 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 1121 ],
            "I1": [ 1122 ],
            "I2": [ 408 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1122 ],
            "I0": [ 1123 ],
            "I1": [ 1124 ],
            "I2": [ 419 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 1125 ],
            "I1": [ 1126 ],
            "I2": [ 1127 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 1128 ],
            "I1": [ 1129 ],
            "I2": [ 1130 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 1131 ],
            "I1": [ 1132 ],
            "I2": [ 426 ],
            "I3": [ 1133 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1128 ],
            "I0": [ 1134 ],
            "I1": [ 1135 ],
            "I2": [ 426 ],
            "I3": [ 1136 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 1137 ],
            "I1": [ 1138 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1134 ],
            "I0": [ 1139 ],
            "I1": [ 1140 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 426 ],
            "I1": [ 1141 ],
            "I2": [ 1142 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 1145 ],
            "I1": [ 1146 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 1147 ],
            "I1": [ 1148 ],
            "I2": [ 1149 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1148 ],
            "I0": [ 1150 ],
            "I1": [ 1151 ],
            "I2": [ 426 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 1152 ],
            "I1": [ 1153 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1151 ],
            "I0": [ 1154 ],
            "I1": [ 1155 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1147 ],
            "I0": [ 1156 ],
            "I1": [ 1157 ],
            "I2": [ 426 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1149 ],
            "I0": [ 1158 ],
            "I1": [ 1159 ],
            "I2": [ 426 ],
            "I3": [ 1160 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1159 ],
            "I0": [ 1161 ],
            "I1": [ 1162 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 1163 ],
            "I1": [ 1164 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1160 ],
            "I0": [ 1165 ],
            "I1": [ 1166 ],
            "I2": [ 426 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1165 ],
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1166 ],
            "I0": [ 1169 ],
            "I1": [ 1170 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1156 ],
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 1173 ],
            "I1": [ 1174 ],
            "I2": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1132 ],
            "I0": [ 1175 ],
            "I1": [ 1176 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1131 ],
            "I0": [ 1177 ],
            "I1": [ 1178 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1133 ],
            "I0": [ 426 ],
            "I1": [ 1179 ],
            "I2": [ 1180 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1179 ],
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1180 ],
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1127 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 422 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1185 ],
            "I0": [ 1187 ],
            "I1": [ 1188 ],
            "I2": [ 1189 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1186 ],
            "I0": [ 1190 ],
            "I1": [ 1191 ],
            "I2": [ 1192 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1192 ],
            "I0": [ 1193 ],
            "I1": [ 1194 ],
            "I2": [ 425 ],
            "I3": [ 1195 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1191 ],
            "I0": [ 1196 ],
            "I1": [ 1197 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1190 ],
            "I0": [ 1198 ],
            "I1": [ 1199 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1195 ],
            "I0": [ 1200 ],
            "I1": [ 1201 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1189 ],
            "I0": [ 1202 ],
            "I1": [ 1203 ],
            "I2": [ 425 ],
            "I3": [ 1204 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1188 ],
            "I0": [ 1205 ],
            "I1": [ 1206 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1187 ],
            "I0": [ 1207 ],
            "I1": [ 1208 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1204 ],
            "I0": [ 1209 ],
            "I1": [ 1210 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 1211 ],
            "I1": [ 1212 ],
            "I2": [ 425 ],
            "I3": [ 1213 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1125 ],
            "I0": [ 1214 ],
            "I1": [ 1215 ],
            "I2": [ 425 ],
            "I3": [ 1216 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 1217 ],
            "I1": [ 1218 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1214 ],
            "I0": [ 1219 ],
            "I1": [ 1220 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1216 ],
            "I0": [ 1221 ],
            "I1": [ 1222 ],
            "I2": [ 425 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1221 ],
            "I0": [ 1223 ],
            "I1": [ 1224 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1222 ],
            "I0": [ 1225 ],
            "I1": [ 1226 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1212 ],
            "I0": [ 1227 ],
            "I1": [ 1228 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1211 ],
            "I0": [ 1229 ],
            "I1": [ 1230 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1213 ],
            "I0": [ 1231 ],
            "I1": [ 1232 ],
            "I2": [ 425 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1232 ],
            "I0": [ 1233 ],
            "I1": [ 1234 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1231 ],
            "I0": [ 1235 ],
            "I1": [ 1236 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 652 ],
            "I1": [ 1237 ],
            "I2": [ 408 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1237 ],
            "I0": [ 1238 ],
            "I1": [ 1239 ],
            "I2": [ 1240 ],
            "I3": [ 426 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1239 ],
            "I0": [ 1241 ],
            "I1": [ 422 ],
            "I2": [ 1242 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1238 ],
            "I0": [ 1243 ],
            "I1": [ 1244 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1243 ],
            "I0": [ 1245 ],
            "I1": [ 1246 ],
            "I2": [ 1247 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1244 ],
            "I0": [ 1248 ],
            "I1": [ 1249 ],
            "I2": [ 1250 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1250 ],
            "I0": [ 1251 ],
            "I1": [ 1252 ],
            "I2": [ 435 ],
            "I3": [ 1253 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1249 ],
            "I0": [ 1254 ],
            "I1": [ 1255 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1248 ],
            "I0": [ 1256 ],
            "I1": [ 1257 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1253 ],
            "I0": [ 1258 ],
            "I1": [ 1259 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1247 ],
            "I0": [ 1260 ],
            "I1": [ 1261 ],
            "I2": [ 435 ],
            "I3": [ 1262 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1246 ],
            "I0": [ 1263 ],
            "I1": [ 1264 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 1265 ],
            "I1": [ 1266 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1262 ],
            "I0": [ 1267 ],
            "I1": [ 1268 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1240 ],
            "I0": [ 1269 ],
            "I1": [ 1270 ],
            "I2": [ 1271 ],
            "I3": [ 419 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1271 ],
            "I0": [ 1272 ],
            "I1": [ 1273 ],
            "I2": [ 422 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1272 ],
            "I0": [ 1274 ],
            "I1": [ 1275 ],
            "I2": [ 435 ],
            "I3": [ 1276 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1273 ],
            "I0": [ 425 ],
            "I1": [ 1277 ],
            "I2": [ 1278 ],
            "I3": [ 1279 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1279 ],
            "I0": [ 1280 ],
            "I1": [ 1281 ],
            "I2": [ 425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1281 ],
            "I0": [ 1282 ],
            "I1": [ 1283 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1280 ],
            "I0": [ 1284 ],
            "I1": [ 1285 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1278 ],
            "I0": [ 1286 ],
            "I1": [ 1287 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1277 ],
            "I0": [ 1288 ],
            "I1": [ 1289 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1276 ],
            "I0": [ 1290 ],
            "I1": [ 1291 ],
            "I2": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1291 ],
            "I0": [ 1292 ],
            "I1": [ 1293 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1290 ],
            "I0": [ 1294 ],
            "I1": [ 1295 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1275 ],
            "I0": [ 1296 ],
            "I1": [ 1297 ],
            "I2": [ 436 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1274 ],
            "I0": [ 1298 ],
            "I1": [ 1299 ],
            "I2": [ 425 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1270 ],
            "I0": [ 425 ],
            "I1": [ 1300 ],
            "I2": [ 1301 ],
            "I3": [ 1302 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1269 ],
            "I0": [ 1303 ],
            "I1": [ 1304 ],
            "I2": [ 425 ],
            "I3": [ 1305 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1304 ],
            "I0": [ 1306 ],
            "I1": [ 1307 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1303 ],
            "I0": [ 1308 ],
            "I1": [ 1309 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1305 ],
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "I2": [ 425 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1311 ],
            "I0": [ 1312 ],
            "I1": [ 1313 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1310 ],
            "I0": [ 1314 ],
            "I1": [ 1315 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1301 ],
            "I0": [ 1316 ],
            "I1": [ 1317 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1300 ],
            "I0": [ 1318 ],
            "I1": [ 1319 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1302 ],
            "I0": [ 1320 ],
            "I1": [ 1321 ],
            "I2": [ 425 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1320 ],
            "I0": [ 1322 ],
            "I1": [ 1323 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1321 ],
            "I0": [ 1324 ],
            "I1": [ 1325 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1242 ],
            "I0": [ 425 ],
            "I1": [ 1326 ],
            "I2": [ 1327 ],
            "I3": [ 1328 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1241 ],
            "I0": [ 1329 ],
            "I1": [ 1330 ],
            "I2": [ 1331 ],
            "I3": [ 425 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1331 ],
            "I0": [ 1332 ],
            "I1": [ 1333 ],
            "I2": [ 435 ],
            "I3": [ 1334 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1330 ],
            "I0": [ 1335 ],
            "I1": [ 1336 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1329 ],
            "I0": [ 1337 ],
            "I1": [ 1338 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1334 ],
            "I0": [ 1339 ],
            "I1": [ 1340 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1327 ],
            "I0": [ 1341 ],
            "I1": [ 1342 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1326 ],
            "I0": [ 1343 ],
            "I1": [ 1344 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1328 ],
            "I0": [ 1345 ],
            "I1": [ 1346 ],
            "I2": [ 425 ],
            "I3": [ 422 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1345 ],
            "I0": [ 1347 ],
            "I1": [ 1348 ],
            "I2": [ 435 ],
            "I3": [ 436 ]
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1346 ],
            "I0": [ 1349 ],
            "I1": [ 1350 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1351 ],
            "Q": [ 1352 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1353 ],
            "Q": [ 1354 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1353 ],
            "I0": [ 1355 ],
            "I1": [ 1356 ],
            "I2": [ 1357 ],
            "I3": [ 1354 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1356 ],
            "I0": [ 1358 ],
            "I1": [ 1359 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1360 ],
            "Q": [ 1358 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1360 ],
            "I0": [ 1355 ],
            "I1": [ 1359 ],
            "I2": [ 1357 ],
            "I3": [ 1358 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1359 ],
            "I0": [ 1361 ],
            "I1": [ 1362 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1363 ],
            "Q": [ 1361 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1363 ],
            "I0": [ 1355 ],
            "I1": [ 1362 ],
            "I2": [ 1357 ],
            "I3": [ 1361 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1362 ],
            "I0": [ 1364 ],
            "I1": [ 1365 ],
            "I2": [ 1366 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1367 ],
            "Q": [ 1365 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1367 ],
            "I0": [ 1368 ],
            "I1": [ 1369 ],
            "I2": [ 1365 ],
            "I3": [ 1355 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1368 ],
            "I0": [ 1364 ],
            "I1": [ 1366 ],
            "I2": [ 1365 ],
            "I3": [ 1370 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1371 ],
            "Q": [ 1364 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1371 ],
            "I0": [ 1355 ],
            "I1": [ 1366 ],
            "I2": [ 1370 ],
            "I3": [ 1364 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1366 ],
            "I0": [ 1372 ],
            "I1": [ 1373 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1374 ],
            "Q": [ 1372 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1374 ],
            "I0": [ 1355 ],
            "I1": [ 1373 ],
            "I2": [ 1357 ],
            "I3": [ 1372 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1373 ],
            "I0": [ 1375 ],
            "I1": [ 1376 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1377 ],
            "Q": [ 1376 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1377 ],
            "I0": [ 1355 ],
            "I1": [ 1378 ],
            "I2": [ 1375 ],
            "I3": [ 1376 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1379 ],
            "Q": [ 1375 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1379 ],
            "I0": [ 1355 ],
            "I1": [ 1357 ],
            "I2": [ 1375 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1351 ],
            "I0": [ 1355 ],
            "I1": [ 1380 ],
            "I2": [ 1357 ],
            "I3": [ 1352 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1380 ],
            "I0": [ 1354 ],
            "I1": [ 1356 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1381 ],
            "I0": [ 1352 ],
            "I1": [ 1380 ],
            "I2": [ 1382 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1383 ],
            "I0": [ 201 ],
            "I1": [ 1384 ],
            "I2": [ 1385 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1386 ],
            "I0": [ 1378 ],
            "I1": [ 201 ],
            "I2": [ 1387 ],
            "I3": [ 1388 ]
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1_LUT3_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1389 ],
            "I0": [ 1383 ],
            "I1": [ 1381 ],
            "I2": [ 1357 ],
            "I3": [ 1386 ]
          }
        },
        "externalFlash.byteRead_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1390 ],
            "Q": [ 170 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1391 ],
            "Q": [ 156 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1391 ],
            "I0": [ 156 ],
            "I1": [ 1392 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1394 ],
            "Q": [ 159 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1394 ],
            "I0": [ 159 ],
            "I1": [ 1395 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1396 ],
            "Q": [ 161 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1396 ],
            "I0": [ 161 ],
            "I1": [ 1397 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1398 ],
            "Q": [ 163 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1398 ],
            "I0": [ 163 ],
            "I1": [ 1399 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1400 ],
            "Q": [ 165 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1400 ],
            "I0": [ 165 ],
            "I1": [ 1401 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1402 ],
            "Q": [ 167 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1402 ],
            "I0": [ 167 ],
            "I1": [ 1403 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1404 ],
            "Q": [ 169 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 169 ],
            "I1": [ 1405 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1390 ],
            "I0": [ 170 ],
            "I1": [ 1406 ],
            "I2": [ 1393 ]
          }
        },
        "externalFlash.byteRead_DFF_Q_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1393 ],
            "I0": [ 1407 ],
            "I1": [ 1408 ]
          }
        },
        "externalFlash.counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1409 ],
            "Q": [ 1410 ]
          }
        },
        "externalFlash.counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1411 ],
            "Q": [ 1412 ]
          }
        },
        "externalFlash.counter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1413 ],
            "Q": [ 1414 ]
          }
        },
        "externalFlash.counter_DFF_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1413 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1417 ],
            "I3": [ 1414 ]
          }
        },
        "externalFlash.counter_DFF_Q_10_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1417 ],
            "I0": [ 1418 ],
            "I1": [ 1419 ]
          }
        },
        "externalFlash.counter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1420 ],
            "Q": [ 1419 ]
          }
        },
        "externalFlash.counter_DFF_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1420 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1418 ],
            "I3": [ 1419 ]
          }
        },
        "externalFlash.counter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1421 ],
            "Q": [ 1422 ]
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1421 ],
            "I0": [ 1423 ],
            "I1": [ 1416 ],
            "I2": [ 1424 ],
            "I3": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1423 ],
            "I0": [ 1415 ],
            "I1": [ 1418 ]
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1424 ],
            "I0": [ 1416 ],
            "I1": [ 1426 ],
            "I2": [ 1427 ],
            "I3": [ 1422 ]
          }
        },
        "externalFlash.counter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1428 ],
            "Q": [ 1427 ]
          }
        },
        "externalFlash.counter_DFF_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1428 ],
            "I0": [ 1415 ],
            "I1": [ 1425 ],
            "I2": [ 1427 ],
            "I3": [ 1429 ]
          }
        },
        "externalFlash.counter_DFF_Q_13_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1429 ],
            "I0": [ 1426 ],
            "I1": [ 1415 ],
            "I2": [ 1416 ]
          }
        },
        "externalFlash.counter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1430 ],
            "Q": [ 1431 ]
          }
        },
        "externalFlash.counter_DFF_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1430 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1432 ],
            "I3": [ 1431 ]
          }
        },
        "externalFlash.counter_DFF_Q_14_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1432 ],
            "I0": [ 1433 ],
            "I1": [ 1434 ]
          }
        },
        "externalFlash.counter_DFF_Q_14_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1426 ],
            "I0": [ 1432 ],
            "I1": [ 1431 ]
          }
        },
        "externalFlash.counter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1435 ],
            "Q": [ 1434 ]
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1435 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1433 ],
            "I3": [ 1434 ]
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1433 ],
            "I0": [ 1436 ],
            "I1": [ 1437 ],
            "I2": [ 1438 ],
            "I3": [ 1439 ]
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1418 ],
            "I0": [ 1433 ],
            "I1": [ 1440 ],
            "I2": [ 1434 ],
            "I3": [ 1431 ]
          }
        },
        "externalFlash.counter_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1441 ],
            "Q": [ 1439 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1441 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1442 ],
            "I3": [ 1439 ]
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1442 ],
            "I0": [ 1443 ],
            "I1": [ 1438 ]
          }
        },
        "externalFlash.counter_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1444 ],
            "Q": [ 1438 ]
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1444 ],
            "I0": [ 1445 ],
            "I1": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1445 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1443 ],
            "I3": [ 1438 ]
          }
        },
        "externalFlash.counter_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1446 ],
            "Q": [ 1437 ]
          }
        },
        "externalFlash.counter_DFF_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1446 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1436 ],
            "I3": [ 1437 ]
          }
        },
        "externalFlash.counter_DFF_Q_18_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1443 ],
            "I0": [ 1436 ],
            "I1": [ 1437 ]
          }
        },
        "externalFlash.counter_DFF_Q_18_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1436 ],
            "I0": [ 1447 ],
            "I1": [ 1448 ],
            "I2": [ 1449 ],
            "I3": [ 1450 ]
          }
        },
        "externalFlash.counter_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1451 ],
            "Q": [ 1450 ]
          }
        },
        "externalFlash.counter_DFF_Q_19_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1451 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1452 ],
            "I3": [ 1450 ]
          }
        },
        "externalFlash.counter_DFF_Q_19_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1452 ],
            "I0": [ 1453 ],
            "I1": [ 1449 ]
          }
        },
        "externalFlash.counter_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1411 ],
            "I0": [ 1416 ],
            "I1": [ 1454 ],
            "I2": [ 1408 ],
            "I3": [ 1412 ]
          }
        },
        "externalFlash.counter_DFF_Q_1_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1454 ],
            "I0": [ 1455 ],
            "I1": [ 1456 ],
            "I2": [ 1457 ]
          }
        },
        "externalFlash.counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1458 ],
            "Q": [ 1457 ]
          }
        },
        "externalFlash.counter_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1459 ],
            "Q": [ 1449 ]
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1459 ],
            "I0": [ 1460 ],
            "I1": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1460 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1453 ],
            "I3": [ 1449 ]
          }
        },
        "externalFlash.counter_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1461 ],
            "Q": [ 1448 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1461 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1447 ],
            "I3": [ 1448 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1453 ],
            "I0": [ 1447 ],
            "I1": [ 1448 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1447 ],
            "I0": [ 1462 ],
            "I1": [ 1463 ],
            "I2": [ 1464 ],
            "I3": [ 1465 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1463 ],
            "I0": [ 1466 ],
            "I1": [ 1467 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1468 ],
            "I0": [ 1465 ],
            "I1": [ 1464 ],
            "I2": [ 1463 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1469 ],
            "I0": [ 1448 ],
            "I1": [ 1468 ],
            "I2": [ 1449 ],
            "I3": [ 1437 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1470 ],
            "I0": [ 1450 ],
            "I1": [ 1469 ],
            "I2": [ 1438 ],
            "I3": [ 1471 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1440 ],
            "I0": [ 1427 ],
            "I1": [ 1422 ]
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1_F_LUT4_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1472 ],
            "I0": [ 1431 ],
            "I1": [ 1470 ],
            "I2": [ 1440 ],
            "I3": [ 1473 ]
          }
        },
        "externalFlash.counter_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1474 ],
            "Q": [ 1467 ]
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1474 ],
            "I0": [ 1475 ],
            "I1": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1475 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1476 ],
            "I3": [ 1467 ]
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT2_F_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1476 ],
            "I0": [ 1477 ],
            "I1": [ 1466 ]
          }
        },
        "externalFlash.counter_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1478 ],
            "Q": [ 1466 ]
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1478 ],
            "I0": [ 1479 ],
            "I1": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1479 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1477 ],
            "I3": [ 1466 ]
          }
        },
        "externalFlash.counter_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1480 ],
            "Q": [ 1465 ]
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1480 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1481 ],
            "I3": [ 1465 ]
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1481 ],
            "I0": [ 1462 ],
            "I1": [ 1464 ]
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1477 ],
            "I0": [ 1481 ],
            "I1": [ 1465 ]
          }
        },
        "externalFlash.counter_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1482 ],
            "Q": [ 1464 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1482 ],
            "I0": [ 1483 ],
            "I1": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1483 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1462 ],
            "I3": [ 1464 ]
          }
        },
        "externalFlash.counter_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1484 ],
            "Q": [ 1485 ]
          }
        },
        "externalFlash.counter_DFF_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1484 ],
            "I0": [ 1416 ],
            "I1": [ 1486 ],
            "I2": [ 1487 ],
            "I3": [ 1485 ]
          }
        },
        "externalFlash.counter_DFF_Q_26_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1486 ],
            "I0": [ 1488 ],
            "I1": [ 1489 ]
          }
        },
        "externalFlash.counter_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1490 ],
            "Q": [ 1489 ]
          }
        },
        "externalFlash.counter_DFF_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1490 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1488 ],
            "I3": [ 1489 ]
          }
        },
        "externalFlash.counter_DFF_Q_27_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1488 ],
            "I0": [ 1491 ],
            "I1": [ 1492 ]
          }
        },
        "externalFlash.counter_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1493 ],
            "Q": [ 1492 ]
          }
        },
        "externalFlash.counter_DFF_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1493 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1491 ],
            "I3": [ 1492 ]
          }
        },
        "externalFlash.counter_DFF_Q_28_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1491 ],
            "I0": [ 1494 ],
            "I1": [ 1495 ],
            "I2": [ 1496 ],
            "I3": [ 1497 ]
          }
        },
        "externalFlash.counter_DFF_Q_28_D_LUT4_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1462 ],
            "I0": [ 1491 ],
            "I1": [ 1492 ],
            "I2": [ 1489 ],
            "I3": [ 1485 ]
          }
        },
        "externalFlash.counter_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1498 ],
            "Q": [ 1497 ]
          }
        },
        "externalFlash.counter_DFF_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1498 ],
            "I0": [ 1416 ],
            "I1": [ 1499 ],
            "I2": [ 1487 ],
            "I3": [ 1497 ]
          }
        },
        "externalFlash.counter_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1458 ],
            "I0": [ 1416 ],
            "I1": [ 1500 ],
            "I2": [ 1408 ],
            "I3": [ 1457 ]
          }
        },
        "externalFlash.counter_DFF_Q_2_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1500 ],
            "I0": [ 1455 ],
            "I1": [ 1456 ]
          }
        },
        "externalFlash.counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1501 ],
            "Q": [ 1456 ]
          }
        },
        "externalFlash.counter_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1502 ],
            "Q": [ 1496 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1502 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1503 ],
            "I3": [ 1496 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1503 ],
            "I0": [ 1494 ],
            "I1": [ 1495 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1499 ],
            "I0": [ 1503 ],
            "I1": [ 1496 ]
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT4_F_I2_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1487 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ]
          }
        },
        "externalFlash.counter_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1504 ],
            "Q": [ 1495 ]
          }
        },
        "externalFlash.counter_DFF_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1504 ],
            "I0": [ 1415 ],
            "I1": [ 1416 ],
            "I2": [ 1494 ],
            "I3": [ 1495 ]
          }
        },
        "externalFlash.counter_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1505 ],
            "Q": [ 1494 ]
          }
        },
        "externalFlash.counter_DFF_Q_32_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1505 ],
            "I0": [ 1415 ],
            "I1": [ 1357 ],
            "I2": [ 1494 ],
            "I3": [ 1416 ]
          }
        },
        "externalFlash.counter_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1501 ],
            "I0": [ 1416 ],
            "I1": [ 1455 ],
            "I2": [ 1408 ],
            "I3": [ 1456 ]
          }
        },
        "externalFlash.counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1506 ],
            "Q": [ 1507 ]
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1506 ],
            "I0": [ 1416 ],
            "I1": [ 1508 ],
            "I2": [ 1408 ],
            "I3": [ 1507 ]
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1508 ],
            "I0": [ 1509 ],
            "I1": [ 1510 ]
          }
        },
        "externalFlash.counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1511 ],
            "Q": [ 1510 ]
          }
        },
        "externalFlash.counter_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1511 ],
            "I0": [ 1416 ],
            "I1": [ 1509 ],
            "I2": [ 1408 ],
            "I3": [ 1510 ]
          }
        },
        "externalFlash.counter_DFF_Q_5_D_LUT4_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1455 ],
            "I0": [ 1509 ],
            "I1": [ 1510 ],
            "I2": [ 1507 ]
          }
        },
        "externalFlash.counter_DFF_Q_5_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1509 ],
            "I0": [ 1512 ],
            "I1": [ 1513 ],
            "I2": [ 1514 ],
            "I3": [ 1515 ]
          }
        },
        "externalFlash.counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1516 ],
            "Q": [ 1515 ]
          }
        },
        "externalFlash.counter_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1516 ],
            "I0": [ 1416 ],
            "I1": [ 1517 ],
            "I2": [ 1408 ],
            "I3": [ 1515 ]
          }
        },
        "externalFlash.counter_DFF_Q_6_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1517 ],
            "I0": [ 1518 ],
            "I1": [ 1514 ]
          }
        },
        "externalFlash.counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1519 ],
            "Q": [ 1514 ]
          }
        },
        "externalFlash.counter_DFF_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1519 ],
            "I0": [ 1416 ],
            "I1": [ 1518 ],
            "I2": [ 1408 ],
            "I3": [ 1514 ]
          }
        },
        "externalFlash.counter_DFF_Q_7_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1518 ],
            "I0": [ 1512 ],
            "I1": [ 1513 ]
          }
        },
        "externalFlash.counter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1520 ],
            "Q": [ 1513 ]
          }
        },
        "externalFlash.counter_DFF_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1520 ],
            "I0": [ 1416 ],
            "I1": [ 1512 ],
            "I2": [ 1408 ],
            "I3": [ 1513 ]
          }
        },
        "externalFlash.counter_DFF_Q_8_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1512 ],
            "I0": [ 1418 ],
            "I1": [ 1419 ],
            "I2": [ 1414 ],
            "I3": [ 1521 ]
          }
        },
        "externalFlash.counter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1522 ],
            "Q": [ 1521 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1522 ],
            "I0": [ 1523 ],
            "I1": [ 1524 ],
            "I2": [ 1521 ],
            "I3": [ 1487 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1524 ],
            "I0": [ 1417 ],
            "I1": [ 1414 ]
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1523 ],
            "I0": [ 1521 ],
            "I1": [ 1416 ],
            "I2": [ 1425 ]
          }
        },
        "externalFlash.counter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1409 ],
            "I0": [ 1416 ],
            "I1": [ 1525 ],
            "I2": [ 1408 ],
            "I3": [ 1410 ]
          }
        },
        "externalFlash.counter_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1525 ],
            "I0": [ 1455 ],
            "I1": [ 1456 ],
            "I2": [ 1457 ],
            "I3": [ 1412 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1526 ],
            "Q": [ 1406 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1527 ],
            "Q": [ 1392 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1527 ],
            "I0": [ 1408 ],
            "I1": [ 1395 ],
            "I2": [ 1392 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1529 ],
            "Q": [ 1395 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1529 ],
            "I0": [ 1408 ],
            "I1": [ 1397 ],
            "I2": [ 1395 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1530 ],
            "Q": [ 1397 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1530 ],
            "I0": [ 1408 ],
            "I1": [ 1399 ],
            "I2": [ 1397 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1531 ],
            "Q": [ 1399 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1531 ],
            "I0": [ 1408 ],
            "I1": [ 1401 ],
            "I2": [ 1399 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1532 ],
            "Q": [ 1401 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1532 ],
            "I0": [ 1408 ],
            "I1": [ 1403 ],
            "I2": [ 1401 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1533 ],
            "Q": [ 1403 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1533 ],
            "I0": [ 1408 ],
            "I1": [ 1405 ],
            "I2": [ 1403 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1534 ],
            "Q": [ 1405 ]
          }
        },
        "externalFlash.currentByteOut_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1526 ],
            "I0": [ 1408 ],
            "I1": [ 1392 ],
            "I2": [ 1406 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.dataReady_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1535 ],
            "Q": [ 206 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1535 ],
            "I0": [ 1536 ],
            "I1": [ 206 ],
            "I2": [ 1425 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1536 ],
            "I0": [ 1537 ],
            "I1": [ 201 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1537 ],
            "I0": [ 1384 ],
            "I1": [ 1385 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1385 ],
            "I0": [ 1378 ],
            "I1": [ 1387 ],
            "I2": [ 1388 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1384 ],
            "I0": [ 1521 ],
            "I1": [ 1472 ],
            "I2": [ 1410 ],
            "I3": [ 1538 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1416 ],
            "I0": [ 201 ],
            "I1": [ 1537 ],
            "I2": [ 1539 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011111000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1415 ],
            "I0": [ 1384 ],
            "I1": [ 1378 ],
            "I2": [ 1388 ],
            "I3": [ 1387 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1539 ],
            "I0": [ 1387 ],
            "I1": [ 1378 ],
            "I2": [ 1388 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1528 ],
            "I0": [ 1494 ],
            "I1": [ 1408 ],
            "I2": [ 1536 ]
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1425 ],
            "I0": [ 1387 ],
            "I1": [ 1378 ],
            "I2": [ 1388 ]
          }
        },
        "externalFlash.dataReady_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 314 ],
            "I0": [ 206 ],
            "I1": [ 262 ],
            "I2": [ 52 ],
            "I3": [ 54 ]
          }
        },
        "externalFlash.dataReady_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 262 ],
            "I0": [ 56 ],
            "I1": [ 57 ],
            "I2": [ 55 ],
            "I3": [ 58 ]
          }
        },
        "externalFlash.dataReady_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 58 ],
            "I1": [ 57 ],
            "I2": [ 206 ],
            "I3": [ 56 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1540 ],
            "Q": [ 1541 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1542 ],
            "Q": [ 1543 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1544 ],
            "Q": [ 1545 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1544 ],
            "I0": [ 1545 ],
            "I1": [ 1546 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1546 ],
            "I0": [ 1548 ],
            "I1": [ 215 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1549 ],
            "Q": [ 1548 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1549 ],
            "I0": [ 1548 ],
            "I1": [ 1550 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1550 ],
            "I0": [ 1551 ],
            "I1": [ 221 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1552 ],
            "Q": [ 1551 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1552 ],
            "I0": [ 1551 ],
            "I1": [ 1553 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1553 ],
            "I0": [ 1554 ],
            "I1": [ 224 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1555 ],
            "Q": [ 1554 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1555 ],
            "I0": [ 1554 ],
            "I1": [ 1556 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1556 ],
            "I0": [ 1557 ],
            "I1": [ 227 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1558 ],
            "Q": [ 1557 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1558 ],
            "I0": [ 1557 ],
            "I1": [ 1559 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1559 ],
            "I0": [ 1560 ],
            "I1": [ 230 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1561 ],
            "Q": [ 1560 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1561 ],
            "I0": [ 1560 ],
            "I1": [ 1562 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1562 ],
            "I0": [ 1563 ],
            "I1": [ 233 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1564 ],
            "Q": [ 1563 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1564 ],
            "I0": [ 1563 ],
            "I1": [ 1565 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1565 ],
            "I0": [ 1566 ],
            "I1": [ 236 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1567 ],
            "Q": [ 1566 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1567 ],
            "I0": [ 1566 ],
            "I1": [ 1568 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1568 ],
            "I0": [ 1569 ],
            "I1": [ 239 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1570 ],
            "Q": [ 1569 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1570 ],
            "I0": [ 1569 ],
            "I1": [ 1571 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1571 ],
            "I0": [ 1541 ],
            "I1": [ 242 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1572 ],
            "Q": [ 1573 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_19_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1572 ],
            "I0": [ 1378 ],
            "I1": [ 1574 ],
            "I2": [ 1573 ],
            "I3": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1542 ],
            "I0": [ 1355 ],
            "I1": [ 1543 ],
            "I2": [ 1357 ],
            "I3": [ 1575 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1576 ],
            "Q": [ 1575 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1577 ],
            "Q": [ 1574 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1577 ],
            "I0": [ 1378 ],
            "I1": [ 1578 ],
            "I2": [ 1574 ],
            "I3": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1579 ],
            "Q": [ 1578 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1579 ],
            "I0": [ 1378 ],
            "I1": [ 1580 ],
            "I2": [ 1578 ],
            "I3": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1581 ],
            "Q": [ 1580 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1581 ],
            "I0": [ 1378 ],
            "I1": [ 1582 ],
            "I2": [ 1580 ],
            "I3": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1583 ],
            "Q": [ 1582 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1583 ],
            "I0": [ 1378 ],
            "I1": [ 1584 ],
            "I2": [ 1582 ],
            "I3": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1576 ],
            "I0": [ 1355 ],
            "I1": [ 1575 ],
            "I2": [ 1357 ],
            "I3": [ 1585 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1586 ],
            "Q": [ 1585 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1586 ],
            "I0": [ 1355 ],
            "I1": [ 1585 ],
            "I2": [ 1357 ],
            "I3": [ 1587 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1588 ],
            "Q": [ 1587 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1588 ],
            "I0": [ 1355 ],
            "I1": [ 1587 ],
            "I2": [ 1357 ],
            "I3": [ 1589 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1590 ],
            "Q": [ 1589 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1590 ],
            "I0": [ 1355 ],
            "I1": [ 1589 ],
            "I2": [ 1357 ],
            "I3": [ 1591 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1592 ],
            "Q": [ 1591 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1592 ],
            "I0": [ 1355 ],
            "I1": [ 1591 ],
            "I2": [ 1357 ],
            "I3": [ 1593 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1594 ],
            "Q": [ 1593 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1594 ],
            "I0": [ 1595 ],
            "I1": [ 1593 ],
            "I2": [ 1355 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1595 ],
            "I0": [ 1596 ],
            "I1": [ 1378 ],
            "I2": [ 1388 ],
            "I3": [ 1387 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1597 ],
            "Q": [ 1596 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1597 ],
            "I0": [ 1598 ],
            "I1": [ 1596 ],
            "I2": [ 1355 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1598 ],
            "I0": [ 1378 ],
            "I1": [ 1573 ],
            "I2": [ 1388 ],
            "I3": [ 1387 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1599 ],
            "Q": [ 1584 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1599 ],
            "I0": [ 1584 ],
            "I1": [ 1600 ],
            "I2": [ 1547 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1600 ],
            "I0": [ 1545 ],
            "I1": [ 213 ],
            "I2": [ 1369 ]
          }
        },
        "externalFlash.dataToSend_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1540 ],
            "I0": [ 217 ],
            "I1": [ 1369 ],
            "I2": [ 1547 ],
            "I3": [ 1541 ]
          }
        },
        "externalFlash.flashClk_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1601 ],
            "Q": [ 1602 ]
          }
        },
        "externalFlash.flashClk_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1601 ],
            "I0": [ 1494 ],
            "I1": [ 1408 ],
            "I2": [ 1382 ],
            "I3": [ 1603 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1603 ],
            "I0": [ 1370 ],
            "I1": [ 1408 ],
            "I2": [ 1602 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1382 ],
            "I0": [ 1604 ],
            "I1": [ 1370 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1604 ],
            "I0": [ 1605 ],
            "I1": [ 1606 ],
            "I2": [ 1538 ],
            "I3": [ 1607 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1538 ],
            "I0": [ 1608 ],
            "I1": [ 1609 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1609 ],
            "I0": [ 1513 ],
            "I1": [ 1514 ],
            "I2": [ 1515 ],
            "I3": [ 1510 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1608 ],
            "I0": [ 1507 ],
            "I1": [ 1456 ],
            "I2": [ 1457 ],
            "I3": [ 1412 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1607 ],
            "I0": [ 1449 ],
            "I1": [ 1450 ],
            "I2": [ 1437 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1606 ],
            "I0": [ 1422 ],
            "I1": [ 1521 ],
            "I2": [ 1410 ],
            "I3": [ 1610 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1610 ],
            "I0": [ 1448 ],
            "I1": [ 1438 ],
            "I2": [ 1431 ],
            "I3": [ 1427 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1355 ],
            "I0": [ 1604 ],
            "I1": [ 1387 ],
            "I2": [ 1378 ],
            "I3": [ 1388 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1357 ],
            "I0": [ 1378 ],
            "I1": [ 1388 ],
            "I2": [ 1387 ],
            "I3": [ 1604 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1547 ],
            "I0": [ 1382 ],
            "I1": [ 1388 ],
            "I2": [ 1387 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 1388 ],
            "I1": [ 1387 ],
            "I2": [ 1378 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1408 ],
            "I0": [ 1378 ],
            "I1": [ 1387 ],
            "I2": [ 1388 ]
          }
        },
        "externalFlash.flashClk_LUT3_I2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1370 ],
            "I0": [ 1378 ],
            "I1": [ 1388 ],
            "I2": [ 1387 ]
          }
        },
        "externalFlash.flashCs_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1611 ],
            "Q": [ 1612 ],
            "SET": [ 23 ]
          }
        },
        "externalFlash.flashCs_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1611 ],
            "I0": [ 1388 ],
            "I1": [ 1612 ],
            "I2": [ 1387 ],
            "I3": [ 1378 ]
          }
        },
        "externalFlash.flashMiso_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 9 ],
            "O": [ 1613 ]
          }
        },
        "externalFlash.flashMiso_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1534 ],
            "I0": [ 1408 ],
            "I1": [ 1613 ],
            "I2": [ 1405 ],
            "I3": [ 1528 ]
          }
        },
        "externalFlash.flashMosi_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1614 ],
            "Q": [ 1615 ]
          }
        },
        "externalFlash.flashMosi_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1614 ],
            "I0": [ 1615 ],
            "I1": [ 1543 ],
            "I2": [ 1357 ]
          }
        },
        "externalFlash.returnState_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1616 ],
            "Q": [ 1617 ]
          }
        },
        "externalFlash.returnState_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1618 ],
            "Q": [ 1619 ]
          }
        },
        "externalFlash.returnState_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1618 ],
            "I0": [ 1387 ],
            "I1": [ 1619 ],
            "I2": [ 1388 ],
            "I3": [ 1378 ]
          }
        },
        "externalFlash.returnState_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1616 ],
            "I0": [ 1387 ],
            "I1": [ 1617 ],
            "I2": [ 1388 ],
            "I3": [ 1378 ]
          }
        },
        "externalFlash.returnState_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1620 ],
            "I0": [ 1619 ],
            "I1": [ 1387 ],
            "I2": [ 1378 ],
            "I3": [ 1388 ]
          }
        },
        "externalFlash.state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1621 ],
            "Q": [ 1388 ]
          }
        },
        "externalFlash.state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1622 ],
            "Q": [ 1387 ]
          }
        },
        "externalFlash.state_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1622 ],
            "I0": [ 1387 ],
            "I1": [ 1620 ],
            "I2": [ 1623 ]
          }
        },
        "externalFlash.state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:36.3-100.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1624 ],
            "Q": [ 1378 ]
          }
        },
        "externalFlash.state_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1624 ],
            "I0": [ 1378 ],
            "I1": [ 1625 ],
            "I2": [ 1623 ]
          }
        },
        "externalFlash.state_DFF_Q_2_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1625 ],
            "I0": [ 1619 ],
            "I1": [ 1378 ],
            "I2": [ 1388 ],
            "I3": [ 1387 ]
          }
        },
        "externalFlash.state_DFF_Q_2_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1623 ],
            "I0": [ 1408 ],
            "I1": [ 1407 ],
            "I2": [ 1389 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1621 ],
            "I0": [ 1626 ],
            "I1": [ 1389 ],
            "I2": [ 1386 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1626 ],
            "I0": [ 1617 ],
            "I1": [ 1370 ],
            "I2": [ 1408 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1407 ],
            "I0": [ 1604 ],
            "I1": [ 1627 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1627 ],
            "I0": [ 1494 ],
            "I1": [ 1495 ],
            "I2": [ 1496 ],
            "I3": [ 1497 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1628 ],
            "I0": [ 1492 ],
            "I1": [ 1489 ],
            "I2": [ 1485 ],
            "I3": [ 1627 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1473 ],
            "I0": [ 1419 ],
            "I1": [ 1414 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_I3_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1471 ],
            "I0": [ 1439 ],
            "I1": [ 1434 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1629 ],
            "I0": [ 1464 ],
            "I1": [ 1465 ],
            "I2": [ 1466 ],
            "I3": [ 1467 ]
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_I3_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1605 ],
            "I0": [ 1628 ],
            "I1": [ 1629 ],
            "I2": [ 1471 ],
            "I3": [ 1473 ]
          }
        },
        "flashClk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1602 ],
            "O": [ 8 ]
          }
        },
        "flashCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1612 ],
            "O": [ 11 ]
          }
        },
        "flashMosi_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1615 ],
            "O": [ 10 ]
          }
        },
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1630 ],
            "O": [ 5 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1631 ],
            "O": [ 6 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1632 ],
            "O": [ 7 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1633 ],
            "O": [ 3 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 1634 ],
            "O": [ 4 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 246 ],
            "O": [ 19 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 248 ],
            "O": [ 18 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 251 ],
            "O": [ 17 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 253 ],
            "O": [ 16 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 255 ],
            "O": [ 15 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 257 ],
            "O": [ 14 ]
          }
        },
        "scr.bitNumber_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1635 ],
            "Q": [ 1636 ]
          }
        },
        "scr.bitNumber_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1637 ],
            "Q": [ 1638 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1637 ],
            "I0": [ 1639 ],
            "I1": [ 1640 ],
            "I2": [ 1638 ],
            "I3": [ 1641 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1640 ],
            "I0": [ 1642 ],
            "I1": [ 1643 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1644 ],
            "I0": [ 1638 ],
            "I1": [ 1640 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1645 ],
            "I0": [ 1646 ],
            "I1": [ 1647 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1647 ],
            "I0": [ 1648 ],
            "I1": [ 1649 ],
            "I2": [ 1650 ],
            "I3": [ 1651 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1646 ],
            "I0": [ 1652 ],
            "I1": [ 1653 ],
            "I2": [ 1654 ],
            "I3": [ 1655 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1655 ],
            "I0": [ 1656 ],
            "I1": [ 1657 ],
            "I2": [ 1658 ],
            "I3": [ 1659 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1654 ],
            "I0": [ 1660 ],
            "I1": [ 1661 ],
            "I2": [ 1662 ],
            "I3": [ 1663 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1662 ],
            "I0": [ 1664 ],
            "I1": [ 1665 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1663 ],
            "I0": [ 1666 ],
            "I1": [ 1667 ],
            "I2": [ 1668 ],
            "I3": [ 1669 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1670 ],
            "I0": [ 1668 ],
            "I1": [ 1671 ],
            "I2": [ 1669 ],
            "I3": [ 1662 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1672 ],
            "I0": [ 1670 ],
            "I1": [ 1652 ],
            "I2": [ 1653 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1673 ],
            "I0": [ 1665 ],
            "I1": [ 1674 ],
            "I2": [ 1652 ],
            "I3": [ 1653 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1674 ],
            "I0": [ 1675 ],
            "I1": [ 1669 ],
            "I2": [ 1664 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1675 ],
            "I0": [ 1676 ],
            "I1": [ 1656 ],
            "I2": [ 1657 ],
            "I3": [ 1668 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1676 ],
            "I0": [ 1667 ],
            "I1": [ 1677 ],
            "I2": [ 1666 ],
            "I3": [ 1651 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1678 ],
            "I0": [ 1672 ],
            "I1": [ 1673 ],
            "I2": [ 1658 ],
            "I3": [ 1659 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1671 ],
            "I0": [ 1679 ],
            "I1": [ 1656 ],
            "I2": [ 1657 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1679 ],
            "I0": [ 1680 ],
            "I1": [ 1681 ],
            "I2": [ 1682 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1681 ],
            "I0": [ 1667 ],
            "I1": [ 1666 ],
            "I2": [ 1683 ],
            "I3": [ 1684 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1648 ],
            "I0": [ 1685 ],
            "I1": [ 1686 ],
            "I2": [ 1687 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1651 ],
            "I0": [ 1683 ],
            "I1": [ 1684 ],
            "I2": [ 1680 ],
            "I3": [ 1682 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1650 ],
            "I0": [ 1688 ],
            "I1": [ 1689 ],
            "I2": [ 1690 ],
            "I3": [ 1677 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1649 ],
            "I0": [ 1691 ],
            "I1": [ 1692 ],
            "I2": [ 1693 ],
            "I3": [ 1694 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1695 ],
            "I0": [ 1696 ],
            "I1": [ 1697 ],
            "I2": [ 1698 ]
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1639 ],
            "I0": [ 1636 ],
            "I1": [ 1644 ],
            "I2": [ 1645 ],
            "I3": [ 1695 ]
          }
        },
        "scr.bitNumber_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1699 ],
            "Q": [ 1643 ]
          }
        },
        "scr.bitNumber_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1699 ],
            "I0": [ 1642 ],
            "I1": [ 1639 ],
            "I2": [ 1643 ],
            "I3": [ 1641 ]
          }
        },
        "scr.bitNumber_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1700 ],
            "Q": [ 1642 ]
          }
        },
        "scr.bitNumber_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1700 ],
            "I0": [ 1639 ],
            "I1": [ 1642 ],
            "I2": [ 1641 ]
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1635 ],
            "I0": [ 1644 ],
            "I1": [ 1639 ],
            "I2": [ 1641 ],
            "I3": [ 1636 ]
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1641 ],
            "I0": [ 1701 ],
            "I1": [ 1702 ]
          }
        },
        "scr.commandIndex_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1703 ],
            "Q": [ 1704 ],
            "SET": [ 23 ]
          }
        },
        "scr.commandIndex_DFFS_Q_1": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1705 ],
            "Q": [ 1706 ],
            "SET": [ 23 ]
          }
        },
        "scr.commandIndex_DFFS_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1705 ],
            "I0": [ 1707 ],
            "I1": [ 1708 ],
            "I2": [ 1702 ],
            "I3": [ 1706 ]
          }
        },
        "scr.commandIndex_DFFS_Q_2": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1709 ],
            "Q": [ 1708 ],
            "SET": [ 23 ]
          }
        },
        "scr.commandIndex_DFFS_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1709 ],
            "I0": [ 1707 ],
            "I1": [ 1702 ],
            "I2": [ 1708 ]
          }
        },
        "scr.commandIndex_DFFS_Q_3": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1710 ],
            "Q": [ 1707 ],
            "SET": [ 23 ]
          }
        },
        "scr.commandIndex_DFFS_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1710 ],
            "I0": [ 1702 ],
            "I1": [ 1707 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1703 ],
            "I0": [ 1702 ],
            "I1": [ 1711 ],
            "I2": [ 1704 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1712 ],
            "I0": [ 1711 ],
            "I1": [ 1704 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1713 ],
            "I0": [ 1714 ],
            "I1": [ 1712 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT2_I1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1714 ],
            "I0": [ 1708 ],
            "I1": [ 1715 ],
            "I2": [ 1707 ],
            "I3": [ 1706 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1716 ],
            "I0": [ 1706 ],
            "I1": [ 1712 ],
            "I2": [ 1708 ],
            "I3": [ 1707 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1717 ],
            "I0": [ 1708 ],
            "I1": [ 1706 ],
            "I2": [ 1712 ],
            "I3": [ 1707 ]
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1711 ],
            "I0": [ 1707 ],
            "I1": [ 1708 ],
            "I2": [ 1706 ],
            "I3": [ 1715 ]
          }
        },
        "scr.commandIndex_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1718 ],
            "Q": [ 1715 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1718 ],
            "I0": [ 1715 ],
            "I1": [ 1719 ],
            "I2": [ 1702 ]
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1719 ],
            "I0": [ 1707 ],
            "I1": [ 1708 ],
            "I2": [ 1706 ],
            "I3": [ 1715 ]
          }
        },
        "scr.counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1720 ],
            "Q": [ 1694 ]
          }
        },
        "scr.counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1721 ],
            "Q": [ 1661 ]
          }
        },
        "scr.counter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1722 ],
            "Q": [ 1659 ]
          }
        },
        "scr.counter_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1722 ],
            "I0": [ 1723 ],
            "I1": [ 1659 ],
            "I2": [ 1724 ]
          }
        },
        "scr.counter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1725 ],
            "Q": [ 1658 ]
          }
        },
        "scr.counter_DFF_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1725 ],
            "I0": [ 1724 ],
            "I1": [ 1726 ]
          }
        },
        "scr.counter_DFF_Q_11_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1724 ],
            "I0": [ 1723 ],
            "I1": [ 1727 ],
            "I2": [ 1728 ]
          }
        },
        "scr.counter_DFF_Q_11_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1726 ],
            "I0": [ 1729 ],
            "I1": [ 1723 ],
            "I2": [ 1653 ],
            "I3": [ 1658 ]
          }
        },
        "scr.counter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1730 ],
            "Q": [ 1653 ]
          }
        },
        "scr.counter_DFF_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1730 ],
            "I0": [ 1728 ],
            "I1": [ 1729 ],
            "I2": [ 1723 ],
            "I3": [ 1653 ]
          }
        },
        "scr.counter_DFF_Q_12_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1729 ],
            "I0": [ 1731 ],
            "I1": [ 1665 ],
            "I2": [ 1652 ]
          }
        },
        "scr.counter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1732 ],
            "Q": [ 1652 ]
          }
        },
        "scr.counter_DFF_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1732 ],
            "I0": [ 1728 ],
            "I1": [ 1733 ],
            "I2": [ 1723 ],
            "I3": [ 1652 ]
          }
        },
        "scr.counter_DFF_Q_13_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1733 ],
            "I0": [ 1731 ],
            "I1": [ 1665 ]
          }
        },
        "scr.counter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1734 ],
            "Q": [ 1665 ]
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1734 ],
            "I0": [ 1728 ],
            "I1": [ 1731 ],
            "I2": [ 1723 ],
            "I3": [ 1665 ]
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1731 ],
            "I0": [ 1735 ],
            "I1": [ 1669 ],
            "I2": [ 1664 ]
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1735 ],
            "I0": [ 1736 ],
            "I1": [ 1656 ],
            "I2": [ 1657 ],
            "I3": [ 1668 ]
          }
        },
        "scr.counter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1737 ],
            "Q": [ 1664 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1737 ],
            "I0": [ 1728 ],
            "I1": [ 1738 ],
            "I2": [ 1723 ],
            "I3": [ 1664 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1738 ],
            "I0": [ 1739 ],
            "I1": [ 1668 ],
            "I2": [ 1669 ]
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1740 ],
            "I0": [ 1738 ],
            "I1": [ 1664 ],
            "I2": [ 1665 ],
            "I3": [ 1652 ]
          }
        },
        "scr.counter_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1741 ],
            "Q": [ 1669 ]
          }
        },
        "scr.counter_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1741 ],
            "I0": [ 1742 ],
            "I1": [ 1669 ],
            "I2": [ 1743 ]
          }
        },
        "scr.counter_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1744 ],
            "Q": [ 1668 ]
          }
        },
        "scr.counter_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1744 ],
            "I0": [ 1668 ],
            "I1": [ 1742 ],
            "I2": [ 1743 ]
          }
        },
        "scr.counter_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1745 ],
            "Q": [ 1657 ]
          }
        },
        "scr.counter_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1745 ],
            "I0": [ 1746 ],
            "I1": [ 1657 ],
            "I2": [ 1747 ]
          }
        },
        "scr.counter_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1748 ],
            "Q": [ 1656 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1748 ],
            "I0": [ 1656 ],
            "I1": [ 1746 ],
            "I2": [ 1747 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1746 ],
            "I0": [ 1723 ],
            "I1": [ 1736 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1742 ],
            "I0": [ 1746 ],
            "I1": [ 1656 ],
            "I2": [ 1657 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I1_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1743 ],
            "I0": [ 1723 ],
            "I1": [ 1735 ],
            "I2": [ 1728 ]
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1747 ],
            "I0": [ 1736 ],
            "I1": [ 1656 ],
            "I2": [ 1723 ],
            "I3": [ 1728 ]
          }
        },
        "scr.counter_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1721 ],
            "I0": [ 1728 ],
            "I1": [ 1661 ]
          }
        },
        "scr.counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1749 ],
            "Q": [ 1750 ]
          }
        },
        "scr.counter_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1751 ],
            "Q": [ 1682 ]
          }
        },
        "scr.counter_DFF_Q_20_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1751 ],
            "I0": [ 1728 ],
            "I1": [ 1752 ],
            "I2": [ 1723 ],
            "I3": [ 1682 ]
          }
        },
        "scr.counter_DFF_Q_20_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1752 ],
            "I0": [ 1753 ],
            "I1": [ 1683 ],
            "I2": [ 1684 ],
            "I3": [ 1680 ]
          }
        },
        "scr.counter_DFF_Q_20_D_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1739 ],
            "I0": [ 1752 ],
            "I1": [ 1682 ],
            "I2": [ 1656 ],
            "I3": [ 1657 ]
          }
        },
        "scr.counter_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1754 ],
            "Q": [ 1680 ]
          }
        },
        "scr.counter_DFF_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1754 ],
            "I0": [ 1728 ],
            "I1": [ 1755 ],
            "I2": [ 1723 ],
            "I3": [ 1680 ]
          }
        },
        "scr.counter_DFF_Q_21_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1755 ],
            "I0": [ 1756 ],
            "I1": [ 1684 ]
          }
        },
        "scr.counter_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1757 ],
            "Q": [ 1684 ]
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1757 ],
            "I0": [ 1728 ],
            "I1": [ 1756 ],
            "I2": [ 1723 ],
            "I3": [ 1684 ]
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1756 ],
            "I0": [ 1758 ],
            "I1": [ 1666 ],
            "I2": [ 1667 ],
            "I3": [ 1683 ]
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1736 ],
            "I0": [ 1756 ],
            "I1": [ 1684 ],
            "I2": [ 1680 ],
            "I3": [ 1682 ]
          }
        },
        "scr.counter_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1759 ],
            "Q": [ 1683 ]
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1759 ],
            "I0": [ 1728 ],
            "I1": [ 1753 ],
            "I2": [ 1723 ],
            "I3": [ 1683 ]
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1753 ],
            "I0": [ 1760 ],
            "I1": [ 1677 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ]
          }
        },
        "scr.counter_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1761 ],
            "Q": [ 1667 ]
          }
        },
        "scr.counter_DFF_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1761 ],
            "I0": [ 1728 ],
            "I1": [ 1762 ],
            "I2": [ 1723 ],
            "I3": [ 1667 ]
          }
        },
        "scr.counter_DFF_Q_24_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1762 ],
            "I0": [ 1758 ],
            "I1": [ 1666 ]
          }
        },
        "scr.counter_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1763 ],
            "Q": [ 1666 ]
          }
        },
        "scr.counter_DFF_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1763 ],
            "I0": [ 1728 ],
            "I1": [ 1758 ],
            "I2": [ 1723 ],
            "I3": [ 1666 ]
          }
        },
        "scr.counter_DFF_Q_25_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1758 ],
            "I0": [ 1760 ],
            "I1": [ 1677 ]
          }
        },
        "scr.counter_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1764 ],
            "Q": [ 1677 ]
          }
        },
        "scr.counter_DFF_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1764 ],
            "I0": [ 1728 ],
            "I1": [ 1760 ],
            "I2": [ 1723 ],
            "I3": [ 1677 ]
          }
        },
        "scr.counter_DFF_Q_26_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1760 ],
            "I0": [ 1765 ],
            "I1": [ 1688 ],
            "I2": [ 1689 ],
            "I3": [ 1690 ]
          }
        },
        "scr.counter_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1766 ],
            "Q": [ 1690 ]
          }
        },
        "scr.counter_DFF_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1766 ],
            "I0": [ 1728 ],
            "I1": [ 1767 ],
            "I2": [ 1723 ],
            "I3": [ 1690 ]
          }
        },
        "scr.counter_DFF_Q_27_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1767 ],
            "I0": [ 1768 ],
            "I1": [ 1689 ]
          }
        },
        "scr.counter_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1769 ],
            "Q": [ 1689 ]
          }
        },
        "scr.counter_DFF_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1769 ],
            "I0": [ 1728 ],
            "I1": [ 1768 ],
            "I2": [ 1723 ],
            "I3": [ 1689 ]
          }
        },
        "scr.counter_DFF_Q_28_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1768 ],
            "I0": [ 1765 ],
            "I1": [ 1688 ]
          }
        },
        "scr.counter_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1770 ],
            "Q": [ 1688 ]
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1770 ],
            "I0": [ 1728 ],
            "I1": [ 1765 ],
            "I2": [ 1723 ],
            "I3": [ 1688 ]
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1765 ],
            "I0": [ 1771 ],
            "I1": [ 1692 ],
            "I2": [ 1693 ]
          }
        },
        "scr.counter_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1749 ],
            "I0": [ 1728 ],
            "I1": [ 1750 ]
          }
        },
        "scr.counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1772 ],
            "Q": [ 1773 ]
          }
        },
        "scr.counter_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1774 ],
            "Q": [ 1693 ]
          }
        },
        "scr.counter_DFF_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1774 ],
            "I0": [ 1728 ],
            "I1": [ 1775 ],
            "I2": [ 1723 ],
            "I3": [ 1693 ]
          }
        },
        "scr.counter_DFF_Q_30_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1775 ],
            "I0": [ 1771 ],
            "I1": [ 1692 ]
          }
        },
        "scr.counter_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1776 ],
            "Q": [ 1692 ]
          }
        },
        "scr.counter_DFF_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1776 ],
            "I0": [ 1728 ],
            "I1": [ 1771 ],
            "I2": [ 1723 ],
            "I3": [ 1692 ]
          }
        },
        "scr.counter_DFF_Q_31_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1771 ],
            "I0": [ 1691 ],
            "I1": [ 1694 ]
          }
        },
        "scr.counter_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1777 ],
            "Q": [ 1691 ]
          }
        },
        "scr.counter_DFF_Q_32_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1777 ],
            "I0": [ 1728 ],
            "I1": [ 1694 ],
            "I2": [ 1723 ],
            "I3": [ 1691 ]
          }
        },
        "scr.counter_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1772 ],
            "I0": [ 1728 ],
            "I1": [ 1773 ]
          }
        },
        "scr.counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1778 ],
            "Q": [ 1779 ]
          }
        },
        "scr.counter_DFF_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1778 ],
            "I0": [ 1728 ],
            "I1": [ 1779 ]
          }
        },
        "scr.counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1780 ],
            "Q": [ 1781 ]
          }
        },
        "scr.counter_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1780 ],
            "I0": [ 1728 ],
            "I1": [ 1781 ]
          }
        },
        "scr.counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1782 ],
            "Q": [ 1783 ]
          }
        },
        "scr.counter_DFF_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1782 ],
            "I0": [ 1728 ],
            "I1": [ 1783 ]
          }
        },
        "scr.counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1784 ],
            "Q": [ 1785 ]
          }
        },
        "scr.counter_DFF_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1784 ],
            "I0": [ 1728 ],
            "I1": [ 1785 ]
          }
        },
        "scr.counter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1786 ],
            "Q": [ 1685 ]
          }
        },
        "scr.counter_DFF_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1786 ],
            "I0": [ 1728 ],
            "I1": [ 1787 ],
            "I2": [ 1723 ],
            "I3": [ 1685 ]
          }
        },
        "scr.counter_DFF_Q_8_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1787 ],
            "I0": [ 1727 ],
            "I1": [ 1659 ],
            "I2": [ 1660 ]
          }
        },
        "scr.counter_DFF_Q_8_D_LUT4_F_I1_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1727 ],
            "I0": [ 1740 ],
            "I1": [ 1788 ]
          }
        },
        "scr.counter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1789 ],
            "Q": [ 1660 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1789 ],
            "I0": [ 1728 ],
            "I1": [ 1790 ],
            "I2": [ 1723 ],
            "I3": [ 1660 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1790 ],
            "I0": [ 1729 ],
            "I1": [ 1788 ],
            "I2": [ 1659 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1788 ],
            "I0": [ 1653 ],
            "I1": [ 1658 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1791 ],
            "I0": [ 1668 ],
            "I1": [ 1792 ],
            "I2": [ 1669 ],
            "I3": [ 1662 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1792 ],
            "I0": [ 1657 ],
            "I1": [ 1793 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1793 ],
            "I0": [ 1680 ],
            "I1": [ 1794 ],
            "I2": [ 1682 ],
            "I3": [ 1656 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1794 ],
            "I0": [ 1683 ],
            "I1": [ 1667 ],
            "I2": [ 1684 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1795 ],
            "I0": [ 1652 ],
            "I1": [ 1791 ],
            "I2": [ 1788 ],
            "I3": [ 1660 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1796 ],
            "I0": [ 1661 ],
            "I1": [ 1687 ],
            "I2": [ 1797 ],
            "I3": [ 1686 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1687 ],
            "I0": [ 1785 ],
            "I1": [ 1783 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1686 ],
            "I0": [ 1781 ],
            "I1": [ 1779 ],
            "I2": [ 1773 ],
            "I3": [ 1750 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1728 ],
            "I0": [ 1695 ],
            "I1": [ 1797 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I2_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1798 ],
            "I0": [ 1645 ],
            "I1": [ 1695 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1797 ],
            "I0": [ 1696 ],
            "I1": [ 1698 ],
            "I2": [ 1697 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1723 ],
            "I0": [ 1659 ],
            "I1": [ 1795 ],
            "I2": [ 1685 ],
            "I3": [ 1796 ]
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1799 ],
            "I0": [ 1678 ],
            "I1": [ 1660 ],
            "I2": [ 1648 ]
          }
        },
        "scr.counter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1720 ],
            "I0": [ 1723 ],
            "I1": [ 1728 ],
            "I2": [ 1798 ],
            "I3": [ 1694 ]
          }
        },
        "scr.cs_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1800 ],
            "Q": [ 1630 ]
          }
        },
        "scr.cs_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1800 ],
            "I0": [ 1698 ],
            "I1": [ 1697 ],
            "I2": [ 1696 ],
            "I3": [ 1630 ]
          }
        },
        "scr.dataToSend_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1801 ],
            "Q": [ 1802 ]
          }
        },
        "scr.dataToSend_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1803 ],
            "Q": [ 1804 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1803 ],
            "I0": [ 1804 ],
            "I1": [ 1641 ],
            "I2": [ 1805 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1805 ],
            "I0": [ 1806 ],
            "I1": [ 1807 ],
            "I2": [ 1641 ],
            "I3": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1807 ],
            "I0": [ 1708 ],
            "I1": [ 1707 ],
            "I2": [ 1808 ],
            "I3": [ 1712 ]
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F_I2_LUT4_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1808 ],
            "I0": [ 1707 ],
            "I1": [ 1715 ],
            "I2": [ 1708 ],
            "I3": [ 1706 ]
          }
        },
        "scr.dataToSend_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1809 ],
            "Q": [ 1810 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1809 ],
            "I0": [ 1716 ],
            "I1": [ 1713 ],
            "I2": [ 1702 ],
            "I3": [ 1811 ]
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1811 ],
            "I0": [ 1702 ],
            "I1": [ 1810 ],
            "I2": [ 1812 ],
            "I3": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1813 ],
            "Q": [ 1814 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1813 ],
            "I0": [ 1815 ],
            "I1": [ 1816 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1815 ],
            "I0": [ 1715 ],
            "I1": [ 1817 ],
            "I2": [ 1704 ],
            "I3": [ 1818 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1816 ],
            "I0": [ 1702 ],
            "I1": [ 1814 ],
            "I2": [ 1819 ],
            "I3": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1818 ],
            "I0": [ 1708 ],
            "I1": [ 1707 ],
            "I2": [ 1706 ],
            "I3": [ 1702 ]
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1817 ],
            "I0": [ 1706 ],
            "I1": [ 1708 ],
            "I2": [ 1707 ],
            "I3": [ 1702 ]
          }
        },
        "scr.dataToSend_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1820 ],
            "Q": [ 1821 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1820 ],
            "I0": [ 1822 ],
            "I1": [ 1821 ],
            "I2": [ 1641 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1822 ],
            "I0": [ 1823 ],
            "I1": [ 1824 ],
            "I2": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1824 ],
            "I0": [ 1707 ],
            "I1": [ 1825 ],
            "I2": [ 1826 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1826 ],
            "I0": [ 1708 ],
            "I1": [ 1715 ],
            "I2": [ 1704 ],
            "I3": [ 1706 ]
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101110111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1825 ],
            "I0": [ 1706 ],
            "I1": [ 1708 ],
            "I2": [ 1715 ],
            "I3": [ 1704 ]
          }
        },
        "scr.dataToSend_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1827 ],
            "Q": [ 1828 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1827 ],
            "I0": [ 1829 ],
            "I1": [ 1830 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1830 ],
            "I0": [ 1702 ],
            "I1": [ 1828 ],
            "I2": [ 1831 ],
            "I3": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1829 ],
            "I0": [ 1832 ],
            "I1": [ 1712 ],
            "I2": [ 1717 ],
            "I3": [ 1702 ]
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111011000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1832 ],
            "I0": [ 1708 ],
            "I1": [ 1715 ],
            "I2": [ 1707 ],
            "I3": [ 1706 ]
          }
        },
        "scr.dataToSend_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1833 ],
            "Q": [ 1834 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1833 ],
            "I0": [ 1717 ],
            "I1": [ 1835 ],
            "I2": [ 1836 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1835 ],
            "I0": [ 1704 ],
            "I1": [ 1837 ],
            "I2": [ 1715 ],
            "I3": [ 1702 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1836 ],
            "I0": [ 1834 ],
            "I1": [ 1702 ],
            "I2": [ 1838 ],
            "I3": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1837 ],
            "I0": [ 1707 ],
            "I1": [ 1715 ],
            "I2": [ 1708 ],
            "I3": [ 1706 ]
          }
        },
        "scr.dataToSend_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1839 ],
            "Q": [ 1840 ]
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1839 ],
            "I0": [ 1841 ],
            "I1": [ 1842 ],
            "I2": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1842 ],
            "I0": [ 1843 ],
            "I1": [ 1840 ],
            "I2": [ 1702 ]
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1843 ],
            "I0": [ 1704 ],
            "I1": [ 1844 ],
            "I2": [ 1845 ]
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1845 ],
            "I0": [ 1707 ],
            "I1": [ 1708 ],
            "I2": [ 1706 ]
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101010100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1844 ],
            "I0": [ 1707 ],
            "I1": [ 1706 ],
            "I2": [ 1708 ],
            "I3": [ 1715 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1801 ],
            "I0": [ 1802 ],
            "I1": [ 1846 ],
            "I2": [ 1641 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1846 ],
            "I0": [ 1847 ],
            "I1": [ 1848 ],
            "I2": [ 1849 ],
            "I3": [ 1701 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1848 ],
            "I0": [ 1850 ],
            "I1": [ 1712 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1850 ],
            "I0": [ 1715 ],
            "I1": [ 1708 ],
            "I2": [ 1706 ],
            "I3": [ 1707 ]
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1847 ],
            "I0": [ 1707 ],
            "I1": [ 1712 ],
            "I2": [ 1708 ],
            "I3": [ 1706 ]
          }
        },
        "scr.dc_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1851 ],
            "Q": [ 1631 ],
            "SET": [ 23 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1851 ],
            "I0": [ 1702 ],
            "I1": [ 1631 ],
            "I2": [ 1701 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1702 ],
            "I0": [ 1698 ],
            "I1": [ 1697 ],
            "I2": [ 1696 ]
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1701 ],
            "I0": [ 1696 ],
            "I1": [ 1698 ],
            "I2": [ 1697 ]
          }
        },
        "scr.pixelCounter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1852 ],
            "Q": [ 419 ]
          }
        },
        "scr.pixelCounter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1853 ],
            "Q": [ 422 ]
          }
        },
        "scr.pixelCounter_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1853 ],
            "I0": [ 1854 ],
            "I1": [ 1855 ],
            "I2": [ 422 ]
          }
        },
        "scr.pixelCounter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1856 ],
            "Q": [ 1855 ]
          }
        },
        "scr.pixelCounter_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1856 ],
            "I0": [ 1854 ],
            "I1": [ 1855 ]
          }
        },
        "scr.pixelCounter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1857 ],
            "Q": [ 426 ]
          }
        },
        "scr.pixelCounter_DFF_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1857 ],
            "I0": [ 1858 ],
            "I1": [ 425 ],
            "I2": [ 436 ],
            "I3": [ 426 ]
          }
        },
        "scr.pixelCounter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1859 ],
            "Q": [ 436 ]
          }
        },
        "scr.pixelCounter_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1859 ],
            "I0": [ 1858 ],
            "I1": [ 425 ],
            "I2": [ 436 ]
          }
        },
        "scr.pixelCounter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1860 ],
            "Q": [ 425 ]
          }
        },
        "scr.pixelCounter_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1860 ],
            "I0": [ 1858 ],
            "I1": [ 425 ]
          }
        },
        "scr.pixelCounter_DFF_Q_5_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1858 ],
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "I2": [ 1863 ],
            "I3": [ 435 ]
          }
        },
        "scr.pixelCounter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1864 ],
            "Q": [ 435 ]
          }
        },
        "scr.pixelCounter_DFF_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1864 ],
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "I2": [ 1863 ],
            "I3": [ 435 ]
          }
        },
        "scr.pixelCounter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1865 ],
            "Q": [ 1863 ]
          }
        },
        "scr.pixelCounter_DFF_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1865 ],
            "I0": [ 1861 ],
            "I1": [ 1862 ],
            "I2": [ 1863 ]
          }
        },
        "scr.pixelCounter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1866 ],
            "Q": [ 1862 ]
          }
        },
        "scr.pixelCounter_DFF_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1866 ],
            "I0": [ 1861 ],
            "I1": [ 1862 ]
          }
        },
        "scr.pixelCounter_DFF_Q_8_D_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1861 ],
            "I0": [ 1701 ],
            "I1": [ 1867 ]
          }
        },
        "scr.pixelCounter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1868 ],
            "Q": [ 1867 ]
          }
        },
        "scr.pixelCounter_DFF_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1868 ],
            "I0": [ 1701 ],
            "I1": [ 1867 ]
          }
        },
        "scr.pixelCounter_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1852 ],
            "I0": [ 1854 ],
            "I1": [ 1855 ],
            "I2": [ 422 ],
            "I3": [ 419 ]
          }
        },
        "scr.pixelCounter_DFF_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1854 ],
            "I0": [ 1858 ],
            "I1": [ 425 ],
            "I2": [ 436 ],
            "I3": [ 426 ]
          }
        },
        "scr.reset_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1869 ],
            "Q": [ 1632 ],
            "SET": [ 23 ]
          }
        },
        "scr.reset_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1869 ],
            "I0": [ 1632 ],
            "I1": [ 1799 ],
            "I2": [ 1723 ]
          }
        },
        "scr.sclk_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1870 ],
            "Q": [ 1633 ],
            "SET": [ 23 ]
          }
        },
        "scr.sclk_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1870 ],
            "I0": [ 1633 ],
            "I1": [ 1645 ],
            "I2": [ 1695 ]
          }
        },
        "scr.sdin_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1871 ],
            "Q": [ 1634 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1871 ],
            "I0": [ 1634 ],
            "I1": [ 1872 ],
            "I2": [ 1798 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1872 ],
            "I0": [ 1873 ],
            "I1": [ 1874 ],
            "I2": [ 1875 ],
            "I3": [ 1638 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1875 ],
            "I0": [ 1840 ],
            "I1": [ 1828 ],
            "I2": [ 1642 ],
            "I3": [ 1876 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1874 ],
            "I0": [ 1810 ],
            "I1": [ 1814 ],
            "I2": [ 1643 ],
            "I3": [ 1642 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1873 ],
            "I0": [ 1802 ],
            "I1": [ 1804 ],
            "I2": [ 1642 ],
            "I3": [ 1643 ]
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1876 ],
            "I0": [ 1834 ],
            "I1": [ 1821 ],
            "I2": [ 1642 ],
            "I3": [ 1643 ]
          }
        },
        "scr.state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1877 ],
            "Q": [ 1697 ]
          }
        },
        "scr.state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1878 ],
            "Q": [ 1698 ]
          }
        },
        "scr.state_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1878 ],
            "I0": [ 1697 ],
            "I1": [ 1698 ],
            "I2": [ 1696 ]
          }
        },
        "scr.state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1879 ],
            "Q": [ 1696 ]
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1879 ],
            "I0": [ 1880 ],
            "I1": [ 1881 ],
            "I2": [ 1696 ]
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1881 ],
            "I0": [ 1697 ],
            "I1": [ 1639 ],
            "I2": [ 1723 ]
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1880 ],
            "I0": [ 1645 ],
            "I1": [ 1882 ],
            "I2": [ 1696 ],
            "I3": [ 1698 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1877 ],
            "I0": [ 1882 ],
            "I1": [ 1697 ],
            "I2": [ 1696 ],
            "I3": [ 1698 ]
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1882 ],
            "I0": [ 1704 ],
            "I1": [ 1711 ]
          }
        },
        "screenBuffer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1883 ],
            "Q": [ 1299 ]
          }
        },
        "screenBuffer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1884 ],
            "Q": [ 599 ]
          }
        },
        "screenBuffer_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1885 ],
            "Q": [ 764 ]
          }
        },
        "screenBuffer_DFF_Q_100": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1886 ],
            "Q": [ 989 ]
          }
        },
        "screenBuffer_DFF_Q_100_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1886 ],
            "I0": [ 1887 ],
            "I1": [ 989 ],
            "I2": [ 1888 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_101": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1890 ],
            "Q": [ 1114 ]
          }
        },
        "screenBuffer_DFF_Q_101_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1890 ],
            "I0": [ 1114 ],
            "I1": [ 1891 ],
            "I2": [ 1892 ]
          }
        },
        "screenBuffer_DFF_Q_102": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1893 ],
            "Q": [ 1143 ]
          }
        },
        "screenBuffer_DFF_Q_102_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1893 ],
            "I0": [ 1143 ],
            "I1": [ 1894 ],
            "I2": [ 1892 ]
          }
        },
        "screenBuffer_DFF_Q_103": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1895 ],
            "Q": [ 447 ]
          }
        },
        "screenBuffer_DFF_Q_103_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1895 ],
            "I0": [ 1896 ],
            "I1": [ 447 ],
            "I2": [ 1888 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_104": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1897 ],
            "Q": [ 1265 ]
          }
        },
        "screenBuffer_DFF_Q_104_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1897 ],
            "I0": [ 1898 ],
            "I1": [ 1265 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_105": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1900 ],
            "Q": [ 565 ]
          }
        },
        "screenBuffer_DFF_Q_105_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1900 ],
            "I0": [ 1901 ],
            "I1": [ 565 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_106": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1902 ],
            "Q": [ 683 ]
          }
        },
        "screenBuffer_DFF_Q_106_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1902 ],
            "I0": [ 1903 ],
            "I1": [ 683 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_107": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1904 ],
            "Q": [ 807 ]
          }
        },
        "screenBuffer_DFF_Q_107_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1904 ],
            "I0": [ 1905 ],
            "I1": [ 807 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_108": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1906 ],
            "Q": [ 991 ]
          }
        },
        "screenBuffer_DFF_Q_108_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1906 ],
            "I0": [ 1907 ],
            "I1": [ 991 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_109": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1908 ],
            "Q": [ 1116 ]
          }
        },
        "screenBuffer_DFF_Q_109_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1908 ],
            "I0": [ 1909 ],
            "I1": [ 1116 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1885 ],
            "I0": [ 1910 ],
            "I1": [ 764 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_10_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1910 ],
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1916 ],
            "Q": [ 873 ]
          }
        },
        "screenBuffer_DFF_Q_110": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1917 ],
            "Q": [ 1145 ]
          }
        },
        "screenBuffer_DFF_Q_110_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1917 ],
            "I0": [ 1918 ],
            "I1": [ 1145 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_111": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1919 ],
            "Q": [ 445 ]
          }
        },
        "screenBuffer_DFF_Q_111_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1919 ],
            "I0": [ 1920 ],
            "I1": [ 445 ],
            "I2": [ 1899 ]
          }
        },
        "screenBuffer_DFF_Q_111_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1899 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 1921 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_112": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1922 ],
            "Q": [ 1267 ]
          }
        },
        "screenBuffer_DFF_Q_112_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1922 ],
            "I0": [ 1923 ],
            "I1": [ 1267 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_113": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1925 ],
            "Q": [ 567 ]
          }
        },
        "screenBuffer_DFF_Q_113_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1925 ],
            "I0": [ 1926 ],
            "I1": [ 567 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_114": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1927 ],
            "Q": [ 685 ]
          }
        },
        "screenBuffer_DFF_Q_114_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1927 ],
            "I0": [ 1928 ],
            "I1": [ 685 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_115": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1929 ],
            "Q": [ 803 ]
          }
        },
        "screenBuffer_DFF_Q_115_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1929 ],
            "I0": [ 1930 ],
            "I1": [ 803 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_116": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1931 ],
            "Q": [ 996 ]
          }
        },
        "screenBuffer_DFF_Q_116_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1931 ],
            "I0": [ 1932 ],
            "I1": [ 996 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_117": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1933 ],
            "Q": [ 1118 ]
          }
        },
        "screenBuffer_DFF_Q_117_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1933 ],
            "I0": [ 1934 ],
            "I1": [ 1118 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_118": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1935 ],
            "Q": [ 1181 ]
          }
        },
        "screenBuffer_DFF_Q_118_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1935 ],
            "I0": [ 1936 ],
            "I1": [ 1181 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_119": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1937 ],
            "Q": [ 437 ]
          }
        },
        "screenBuffer_DFF_Q_119_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1937 ],
            "I0": [ 1938 ],
            "I1": [ 437 ],
            "I2": [ 1924 ]
          }
        },
        "screenBuffer_DFF_Q_119_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1924 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 1939 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1916 ],
            "I0": [ 1940 ],
            "I1": [ 873 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_11_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1940 ],
            "I0": [ 1941 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1942 ],
            "Q": [ 986 ]
          }
        },
        "screenBuffer_DFF_Q_120": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1943 ],
            "Q": [ 1260 ]
          }
        },
        "screenBuffer_DFF_Q_120_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1943 ],
            "I0": [ 1260 ],
            "I1": [ 185 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_121": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1945 ],
            "Q": [ 560 ]
          }
        },
        "screenBuffer_DFF_Q_121_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1945 ],
            "I0": [ 560 ],
            "I1": [ 187 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_122": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1946 ],
            "Q": [ 678 ]
          }
        },
        "screenBuffer_DFF_Q_122_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1946 ],
            "I0": [ 678 ],
            "I1": [ 189 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_123": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1947 ],
            "Q": [ 800 ]
          }
        },
        "screenBuffer_DFF_Q_123_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1947 ],
            "I0": [ 800 ],
            "I1": [ 191 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_124": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1948 ],
            "Q": [ 993 ]
          }
        },
        "screenBuffer_DFF_Q_124_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1948 ],
            "I0": [ 993 ],
            "I1": [ 193 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_125": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1949 ],
            "Q": [ 1111 ]
          }
        },
        "screenBuffer_DFF_Q_125_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1949 ],
            "I0": [ 1111 ],
            "I1": [ 195 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_126": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1950 ],
            "Q": [ 1183 ]
          }
        },
        "screenBuffer_DFF_Q_126_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1950 ],
            "I0": [ 1183 ],
            "I1": [ 197 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_127": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1951 ],
            "Q": [ 433 ]
          }
        },
        "screenBuffer_DFF_Q_127_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1951 ],
            "I0": [ 433 ],
            "I1": [ 199 ],
            "I2": [ 1944 ]
          }
        },
        "screenBuffer_DFF_Q_127_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1944 ],
            "I0": [ 1952 ],
            "I1": [ 409 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_128": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1953 ],
            "Q": [ 1285 ]
          }
        },
        "screenBuffer_DFF_Q_128_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1953 ],
            "I0": [ 1954 ],
            "I1": [ 1285 ],
            "I2": [ 1889 ],
            "I3": [ 1955 ]
          }
        },
        "screenBuffer_DFF_Q_129": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1956 ],
            "Q": [ 585 ]
          }
        },
        "screenBuffer_DFF_Q_129_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1956 ],
            "I0": [ 585 ],
            "I1": [ 1957 ],
            "I2": [ 1958 ]
          }
        },
        "screenBuffer_DFF_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1942 ],
            "I0": [ 1959 ],
            "I1": [ 986 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_12_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1959 ],
            "I0": [ 1887 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1960 ],
            "Q": [ 1107 ]
          }
        },
        "screenBuffer_DFF_Q_130": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1961 ],
            "Q": [ 758 ]
          }
        },
        "screenBuffer_DFF_Q_130_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1961 ],
            "I0": [ 758 ],
            "I1": [ 1912 ],
            "I2": [ 1958 ]
          }
        },
        "screenBuffer_DFF_Q_131": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1962 ],
            "Q": [ 882 ]
          }
        },
        "screenBuffer_DFF_Q_131_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1962 ],
            "I0": [ 882 ],
            "I1": [ 1941 ],
            "I2": [ 1958 ]
          }
        },
        "screenBuffer_DFF_Q_132": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1963 ],
            "Q": [ 916 ]
          }
        },
        "screenBuffer_DFF_Q_132_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1963 ],
            "I0": [ 916 ],
            "I1": [ 1887 ],
            "I2": [ 1958 ]
          }
        },
        "screenBuffer_DFF_Q_133": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1964 ],
            "Q": [ 1081 ]
          }
        },
        "screenBuffer_DFF_Q_133_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1964 ],
            "I0": [ 1891 ],
            "I1": [ 1081 ],
            "I2": [ 1889 ],
            "I3": [ 1955 ]
          }
        },
        "screenBuffer_DFF_Q_134": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1965 ],
            "Q": [ 1155 ]
          }
        },
        "screenBuffer_DFF_Q_134_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1965 ],
            "I0": [ 1155 ],
            "I1": [ 1894 ],
            "I2": [ 1958 ]
          }
        },
        "screenBuffer_DFF_Q_135": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1966 ],
            "Q": [ 480 ]
          }
        },
        "screenBuffer_DFF_Q_135_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1966 ],
            "I0": [ 480 ],
            "I1": [ 1896 ],
            "I2": [ 1958 ]
          }
        },
        "screenBuffer_DFF_Q_135_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1958 ],
            "I0": [ 1889 ],
            "I1": [ 1955 ]
          }
        },
        "screenBuffer_DFF_Q_136": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1967 ],
            "Q": [ 1284 ]
          }
        },
        "screenBuffer_DFF_Q_136_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1967 ],
            "I0": [ 1968 ],
            "I1": [ 1284 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_137": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1970 ],
            "Q": [ 584 ]
          }
        },
        "screenBuffer_DFF_Q_137_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1970 ],
            "I0": [ 1971 ],
            "I1": [ 584 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_138": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1972 ],
            "Q": [ 760 ]
          }
        },
        "screenBuffer_DFF_Q_138_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1972 ],
            "I0": [ 1973 ],
            "I1": [ 760 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_139": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1974 ],
            "Q": [ 884 ]
          }
        },
        "screenBuffer_DFF_Q_139_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1974 ],
            "I0": [ 1975 ],
            "I1": [ 884 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1960 ],
            "I0": [ 1976 ],
            "I1": [ 1107 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_13_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1976 ],
            "I0": [ 1891 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1977 ],
            "Q": [ 1138 ]
          }
        },
        "screenBuffer_DFF_Q_140": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1978 ],
            "Q": [ 914 ]
          }
        },
        "screenBuffer_DFF_Q_140_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1978 ],
            "I0": [ 1979 ],
            "I1": [ 914 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_141": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1980 ],
            "Q": [ 1083 ]
          }
        },
        "screenBuffer_DFF_Q_141_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1980 ],
            "I0": [ 1981 ],
            "I1": [ 1083 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_142": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1982 ],
            "Q": [ 1153 ]
          }
        },
        "screenBuffer_DFF_Q_142_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1982 ],
            "I0": [ 1983 ],
            "I1": [ 1153 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_143": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1984 ],
            "Q": [ 482 ]
          }
        },
        "screenBuffer_DFF_Q_143_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1984 ],
            "I0": [ 1985 ],
            "I1": [ 482 ],
            "I2": [ 1969 ]
          }
        },
        "screenBuffer_DFF_Q_143_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1969 ],
            "I0": [ 174 ],
            "I1": [ 1915 ],
            "I2": [ 177 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_144": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1986 ],
            "Q": [ 1289 ]
          }
        },
        "screenBuffer_DFF_Q_144_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1986 ],
            "I0": [ 1987 ],
            "I1": [ 1289 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_145": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1989 ],
            "Q": [ 589 ]
          }
        },
        "screenBuffer_DFF_Q_145_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1989 ],
            "I0": [ 1990 ],
            "I1": [ 589 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_146": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1991 ],
            "Q": [ 752 ]
          }
        },
        "screenBuffer_DFF_Q_146_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1991 ],
            "I0": [ 1992 ],
            "I1": [ 752 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_147": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1993 ],
            "Q": [ 886 ]
          }
        },
        "screenBuffer_DFF_Q_147_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1993 ],
            "I0": [ 1994 ],
            "I1": [ 886 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_148": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1995 ],
            "Q": [ 910 ]
          }
        },
        "screenBuffer_DFF_Q_148_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1995 ],
            "I0": [ 1996 ],
            "I1": [ 910 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_149": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 1997 ],
            "Q": [ 1079 ]
          }
        },
        "screenBuffer_DFF_Q_149_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1997 ],
            "I0": [ 1998 ],
            "I1": [ 1079 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1977 ],
            "I0": [ 1999 ],
            "I1": [ 1138 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_14_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1999 ],
            "I0": [ 1894 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2000 ],
            "Q": [ 454 ]
          }
        },
        "screenBuffer_DFF_Q_150": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2001 ],
            "Q": [ 1164 ]
          }
        },
        "screenBuffer_DFF_Q_150_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2001 ],
            "I0": [ 2002 ],
            "I1": [ 1164 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_151": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2003 ],
            "Q": [ 476 ]
          }
        },
        "screenBuffer_DFF_Q_151_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2003 ],
            "I0": [ 2004 ],
            "I1": [ 476 ],
            "I2": [ 1988 ]
          }
        },
        "screenBuffer_DFF_Q_151_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1988 ],
            "I0": [ 174 ],
            "I1": [ 2005 ],
            "I2": [ 177 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_152": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2006 ],
            "Q": [ 1288 ]
          }
        },
        "screenBuffer_DFF_Q_152_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2006 ],
            "I0": [ 2007 ],
            "I1": [ 1288 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_153": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2009 ],
            "Q": [ 588 ]
          }
        },
        "screenBuffer_DFF_Q_153_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2009 ],
            "I0": [ 2010 ],
            "I1": [ 588 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_154": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2011 ],
            "Q": [ 754 ]
          }
        },
        "screenBuffer_DFF_Q_154_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2011 ],
            "I0": [ 2012 ],
            "I1": [ 754 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_155": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2013 ],
            "Q": [ 879 ]
          }
        },
        "screenBuffer_DFF_Q_155_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2013 ],
            "I0": [ 2014 ],
            "I1": [ 879 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_156": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2015 ],
            "Q": [ 908 ]
          }
        },
        "screenBuffer_DFF_Q_156_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2015 ],
            "I0": [ 2016 ],
            "I1": [ 908 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_157": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2017 ],
            "Q": [ 1077 ]
          }
        },
        "screenBuffer_DFF_Q_157_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2017 ],
            "I0": [ 2018 ],
            "I1": [ 1077 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_158": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2019 ],
            "Q": [ 1162 ]
          }
        },
        "screenBuffer_DFF_Q_158_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2019 ],
            "I0": [ 2020 ],
            "I1": [ 1162 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_159": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2021 ],
            "Q": [ 478 ]
          }
        },
        "screenBuffer_DFF_Q_159_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2021 ],
            "I0": [ 2022 ],
            "I1": [ 478 ],
            "I2": [ 2008 ]
          }
        },
        "screenBuffer_DFF_Q_159_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2008 ],
            "I0": [ 174 ],
            "I1": [ 2023 ],
            "I2": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2000 ],
            "I0": [ 2024 ],
            "I1": [ 454 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2025 ],
            "Q": [ 1298 ]
          }
        },
        "screenBuffer_DFF_Q_160": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2026 ],
            "Q": [ 1283 ]
          }
        },
        "screenBuffer_DFF_Q_160_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2026 ],
            "I0": [ 1283 ],
            "I1": [ 1954 ],
            "I2": [ 2027 ]
          }
        },
        "screenBuffer_DFF_Q_161": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2028 ],
            "Q": [ 583 ]
          }
        },
        "screenBuffer_DFF_Q_161_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2028 ],
            "I0": [ 1957 ],
            "I1": [ 583 ],
            "I2": [ 2029 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_162": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2030 ],
            "Q": [ 757 ]
          }
        },
        "screenBuffer_DFF_Q_162_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2030 ],
            "I0": [ 1912 ],
            "I1": [ 757 ],
            "I2": [ 2029 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_163": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2031 ],
            "Q": [ 881 ]
          }
        },
        "screenBuffer_DFF_Q_163_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2031 ],
            "I0": [ 881 ],
            "I1": [ 1941 ],
            "I2": [ 2027 ]
          }
        },
        "screenBuffer_DFF_Q_164": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2032 ],
            "Q": [ 915 ]
          }
        },
        "screenBuffer_DFF_Q_164_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2032 ],
            "I0": [ 915 ],
            "I1": [ 1887 ],
            "I2": [ 2027 ]
          }
        },
        "screenBuffer_DFF_Q_165": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2033 ],
            "Q": [ 1080 ]
          }
        },
        "screenBuffer_DFF_Q_165_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2033 ],
            "I0": [ 1080 ],
            "I1": [ 1891 ],
            "I2": [ 2027 ]
          }
        },
        "screenBuffer_DFF_Q_165_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2027 ],
            "I0": [ 2029 ],
            "I1": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_166": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2034 ],
            "Q": [ 1154 ]
          }
        },
        "screenBuffer_DFF_Q_166_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2034 ],
            "I0": [ 1894 ],
            "I1": [ 1154 ],
            "I2": [ 2029 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_167": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2035 ],
            "Q": [ 479 ]
          }
        },
        "screenBuffer_DFF_Q_167_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2035 ],
            "I0": [ 1896 ],
            "I1": [ 479 ],
            "I2": [ 2029 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_168": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2036 ],
            "Q": [ 1282 ]
          }
        },
        "screenBuffer_DFF_Q_168_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2036 ],
            "I0": [ 2037 ],
            "I1": [ 1282 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_169": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2039 ],
            "Q": [ 582 ]
          }
        },
        "screenBuffer_DFF_Q_169_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2039 ],
            "I0": [ 2040 ],
            "I1": [ 582 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2025 ],
            "I0": [ 2041 ],
            "I1": [ 1298 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_16_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2041 ],
            "I0": [ 1954 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2043 ],
            "Q": [ 598 ]
          }
        },
        "screenBuffer_DFF_Q_170": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2044 ],
            "Q": [ 759 ]
          }
        },
        "screenBuffer_DFF_Q_170_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2044 ],
            "I0": [ 2045 ],
            "I1": [ 759 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_171": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2046 ],
            "Q": [ 883 ]
          }
        },
        "screenBuffer_DFF_Q_171_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2046 ],
            "I0": [ 2047 ],
            "I1": [ 883 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_172": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2048 ],
            "Q": [ 913 ]
          }
        },
        "screenBuffer_DFF_Q_172_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2048 ],
            "I0": [ 2049 ],
            "I1": [ 913 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_173": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2050 ],
            "Q": [ 1082 ]
          }
        },
        "screenBuffer_DFF_Q_173_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2050 ],
            "I0": [ 2051 ],
            "I1": [ 1082 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_174": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2052 ],
            "Q": [ 1152 ]
          }
        },
        "screenBuffer_DFF_Q_174_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2052 ],
            "I0": [ 2053 ],
            "I1": [ 1152 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_175": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2054 ],
            "Q": [ 481 ]
          }
        },
        "screenBuffer_DFF_Q_175_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2054 ],
            "I0": [ 2055 ],
            "I1": [ 481 ],
            "I2": [ 2038 ]
          }
        },
        "screenBuffer_DFF_Q_175_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2038 ],
            "I0": [ 174 ],
            "I1": [ 1921 ],
            "I2": [ 177 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_176": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2056 ],
            "Q": [ 1287 ]
          }
        },
        "screenBuffer_DFF_Q_176_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2056 ],
            "I0": [ 2057 ],
            "I1": [ 1287 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_177": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2059 ],
            "Q": [ 587 ]
          }
        },
        "screenBuffer_DFF_Q_177_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2059 ],
            "I0": [ 2060 ],
            "I1": [ 587 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_178": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2061 ],
            "Q": [ 751 ]
          }
        },
        "screenBuffer_DFF_Q_178_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2061 ],
            "I0": [ 2062 ],
            "I1": [ 751 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_179": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2063 ],
            "Q": [ 885 ]
          }
        },
        "screenBuffer_DFF_Q_179_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2063 ],
            "I0": [ 2064 ],
            "I1": [ 885 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2043 ],
            "I0": [ 2065 ],
            "I1": [ 598 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_17_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2065 ],
            "I0": [ 1957 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2066 ],
            "Q": [ 770 ]
          }
        },
        "screenBuffer_DFF_Q_180": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2067 ],
            "Q": [ 909 ]
          }
        },
        "screenBuffer_DFF_Q_180_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2067 ],
            "I0": [ 2068 ],
            "I1": [ 909 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_181": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2069 ],
            "Q": [ 1078 ]
          }
        },
        "screenBuffer_DFF_Q_181_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2069 ],
            "I0": [ 2070 ],
            "I1": [ 1078 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_182": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2071 ],
            "Q": [ 1163 ]
          }
        },
        "screenBuffer_DFF_Q_182_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2071 ],
            "I0": [ 2072 ],
            "I1": [ 1163 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_183": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2073 ],
            "Q": [ 475 ]
          }
        },
        "screenBuffer_DFF_Q_183_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2073 ],
            "I0": [ 2074 ],
            "I1": [ 475 ],
            "I2": [ 2058 ]
          }
        },
        "screenBuffer_DFF_Q_183_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2058 ],
            "I0": [ 174 ],
            "I1": [ 1939 ],
            "I2": [ 177 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_184": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2075 ],
            "Q": [ 1286 ]
          }
        },
        "screenBuffer_DFF_Q_184_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2075 ],
            "I0": [ 2076 ],
            "I1": [ 1286 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_185": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2078 ],
            "Q": [ 586 ]
          }
        },
        "screenBuffer_DFF_Q_185_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2078 ],
            "I0": [ 2079 ],
            "I1": [ 586 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_186": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2080 ],
            "Q": [ 753 ]
          }
        },
        "screenBuffer_DFF_Q_186_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2080 ],
            "I0": [ 2081 ],
            "I1": [ 753 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_187": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2082 ],
            "Q": [ 878 ]
          }
        },
        "screenBuffer_DFF_Q_187_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2082 ],
            "I0": [ 2083 ],
            "I1": [ 878 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_188": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2084 ],
            "Q": [ 907 ]
          }
        },
        "screenBuffer_DFF_Q_188_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2084 ],
            "I0": [ 2085 ],
            "I1": [ 907 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_189": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2086 ],
            "Q": [ 1076 ]
          }
        },
        "screenBuffer_DFF_Q_189_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2086 ],
            "I0": [ 2087 ],
            "I1": [ 1076 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2066 ],
            "I0": [ 2088 ],
            "I1": [ 770 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_18_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2088 ],
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2089 ],
            "Q": [ 876 ]
          }
        },
        "screenBuffer_DFF_Q_190": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2090 ],
            "Q": [ 1161 ]
          }
        },
        "screenBuffer_DFF_Q_190_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2090 ],
            "I0": [ 2091 ],
            "I1": [ 1161 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_191": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2092 ],
            "Q": [ 477 ]
          }
        },
        "screenBuffer_DFF_Q_191_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2092 ],
            "I0": [ 2093 ],
            "I1": [ 477 ],
            "I2": [ 2077 ]
          }
        },
        "screenBuffer_DFF_Q_191_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2077 ],
            "I0": [ 2094 ],
            "I1": [ 409 ]
          }
        },
        "screenBuffer_DFF_Q_192": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2095 ],
            "Q": [ 1257 ]
          }
        },
        "screenBuffer_DFF_Q_192_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2095 ],
            "I0": [ 1257 ],
            "I1": [ 1954 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_193": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2097 ],
            "Q": [ 557 ]
          }
        },
        "screenBuffer_DFF_Q_193_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2097 ],
            "I0": [ 1957 ],
            "I1": [ 557 ],
            "I2": [ 2098 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_194": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2099 ],
            "Q": [ 688 ]
          }
        },
        "screenBuffer_DFF_Q_194_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2099 ],
            "I0": [ 688 ],
            "I1": [ 1912 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_195": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2100 ],
            "Q": [ 792 ]
          }
        },
        "screenBuffer_DFF_Q_195_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2100 ],
            "I0": [ 792 ],
            "I1": [ 1941 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_196": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2101 ],
            "Q": [ 920 ]
          }
        },
        "screenBuffer_DFF_Q_196_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2101 ],
            "I0": [ 920 ],
            "I1": [ 1887 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_197": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2102 ],
            "Q": [ 1093 ]
          }
        },
        "screenBuffer_DFF_Q_197_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2102 ],
            "I0": [ 1093 ],
            "I1": [ 1891 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_198": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2103 ],
            "Q": [ 1172 ]
          }
        },
        "screenBuffer_DFF_Q_198_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2103 ],
            "I0": [ 1172 ],
            "I1": [ 1894 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_199": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2104 ],
            "Q": [ 465 ]
          }
        },
        "screenBuffer_DFF_Q_199_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2104 ],
            "I0": [ 465 ],
            "I1": [ 1896 ],
            "I2": [ 2096 ]
          }
        },
        "screenBuffer_DFF_Q_199_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2096 ],
            "I0": [ 2098 ],
            "I1": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2089 ],
            "I0": [ 2105 ],
            "I1": [ 876 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_19_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2105 ],
            "I0": [ 1941 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1884 ],
            "I0": [ 599 ],
            "I1": [ 1957 ],
            "I2": [ 2106 ]
          }
        },
        "screenBuffer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2107 ],
            "Q": [ 766 ]
          }
        },
        "screenBuffer_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2108 ],
            "Q": [ 1000 ]
          }
        },
        "screenBuffer_DFF_Q_200": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2109 ],
            "Q": [ 1255 ]
          }
        },
        "screenBuffer_DFF_Q_200_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2109 ],
            "I0": [ 2110 ],
            "I1": [ 1255 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_201": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2112 ],
            "Q": [ 555 ]
          }
        },
        "screenBuffer_DFF_Q_201_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2112 ],
            "I0": [ 2113 ],
            "I1": [ 555 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_202": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2114 ],
            "Q": [ 687 ]
          }
        },
        "screenBuffer_DFF_Q_202_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2114 ],
            "I0": [ 2115 ],
            "I1": [ 687 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_203": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2116 ],
            "Q": [ 790 ]
          }
        },
        "screenBuffer_DFF_Q_203_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2116 ],
            "I0": [ 2117 ],
            "I1": [ 790 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_204": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2118 ],
            "Q": [ 922 ]
          }
        },
        "screenBuffer_DFF_Q_204_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2118 ],
            "I0": [ 2119 ],
            "I1": [ 922 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_205": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2120 ],
            "Q": [ 1091 ]
          }
        },
        "screenBuffer_DFF_Q_205_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2120 ],
            "I0": [ 2121 ],
            "I1": [ 1091 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_206": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2122 ],
            "Q": [ 1174 ]
          }
        },
        "screenBuffer_DFF_Q_206_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2122 ],
            "I0": [ 2123 ],
            "I1": [ 1174 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_207": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2124 ],
            "Q": [ 463 ]
          }
        },
        "screenBuffer_DFF_Q_207_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2124 ],
            "I0": [ 2125 ],
            "I1": [ 463 ],
            "I2": [ 2111 ]
          }
        },
        "screenBuffer_DFF_Q_207_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2111 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 1915 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_208": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2126 ],
            "Q": [ 1259 ]
          }
        },
        "screenBuffer_DFF_Q_208_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2126 ],
            "I0": [ 2127 ],
            "I1": [ 1259 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_209": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2129 ],
            "Q": [ 559 ]
          }
        },
        "screenBuffer_DFF_Q_209_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2129 ],
            "I0": [ 2130 ],
            "I1": [ 559 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2108 ],
            "I0": [ 2131 ],
            "I1": [ 1000 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_20_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2131 ],
            "I0": [ 1887 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2132 ],
            "Q": [ 1103 ]
          }
        },
        "screenBuffer_DFF_Q_210": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2133 ],
            "Q": [ 672 ]
          }
        },
        "screenBuffer_DFF_Q_210_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2133 ],
            "I0": [ 2134 ],
            "I1": [ 672 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_211": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2135 ],
            "Q": [ 796 ]
          }
        },
        "screenBuffer_DFF_Q_211_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2135 ],
            "I0": [ 2136 ],
            "I1": [ 796 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_212": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2137 ],
            "Q": [ 912 ]
          }
        },
        "screenBuffer_DFF_Q_212_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2137 ],
            "I0": [ 2138 ],
            "I1": [ 912 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_213": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2139 ],
            "Q": [ 1095 ]
          }
        },
        "screenBuffer_DFF_Q_213_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2139 ],
            "I0": [ 2140 ],
            "I1": [ 1095 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_214": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2141 ],
            "Q": [ 1168 ]
          }
        },
        "screenBuffer_DFF_Q_214_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2141 ],
            "I0": [ 2142 ],
            "I1": [ 1168 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_215": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2143 ],
            "Q": [ 470 ]
          }
        },
        "screenBuffer_DFF_Q_215_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2143 ],
            "I0": [ 2144 ],
            "I1": [ 470 ],
            "I2": [ 2128 ]
          }
        },
        "screenBuffer_DFF_Q_215_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2128 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 2005 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_216": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2145 ],
            "Q": [ 1252 ]
          }
        },
        "screenBuffer_DFF_Q_216_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2145 ],
            "I0": [ 2146 ],
            "I1": [ 1252 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_217": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2148 ],
            "Q": [ 552 ]
          }
        },
        "screenBuffer_DFF_Q_217_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2148 ],
            "I0": [ 2149 ],
            "I1": [ 552 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_218": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2150 ],
            "Q": [ 671 ]
          }
        },
        "screenBuffer_DFF_Q_218_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2150 ],
            "I0": [ 2151 ],
            "I1": [ 671 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_219": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2152 ],
            "Q": [ 794 ]
          }
        },
        "screenBuffer_DFF_Q_219_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2152 ],
            "I0": [ 2153 ],
            "I1": [ 794 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2132 ],
            "I0": [ 2154 ],
            "I1": [ 1103 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_21_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2154 ],
            "I0": [ 1891 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2155 ],
            "Q": [ 1178 ]
          }
        },
        "screenBuffer_DFF_Q_220": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2156 ],
            "Q": [ 905 ]
          }
        },
        "screenBuffer_DFF_Q_220_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2156 ],
            "I0": [ 2157 ],
            "I1": [ 905 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_221": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2158 ],
            "Q": [ 1088 ]
          }
        },
        "screenBuffer_DFF_Q_221_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2158 ],
            "I0": [ 2159 ],
            "I1": [ 1088 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_222": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2160 ],
            "Q": [ 1170 ]
          }
        },
        "screenBuffer_DFF_Q_222_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2160 ],
            "I0": [ 2161 ],
            "I1": [ 1170 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_223": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2162 ],
            "Q": [ 472 ]
          }
        },
        "screenBuffer_DFF_Q_223_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2162 ],
            "I0": [ 2163 ],
            "I1": [ 472 ],
            "I2": [ 2147 ]
          }
        },
        "screenBuffer_DFF_Q_223_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2147 ],
            "I0": [ 174 ],
            "I1": [ 2164 ],
            "I2": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_224": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2165 ],
            "Q": [ 1256 ]
          }
        },
        "screenBuffer_DFF_Q_224_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2165 ],
            "I0": [ 1256 ],
            "I1": [ 1954 ],
            "I2": [ 2166 ]
          }
        },
        "screenBuffer_DFF_Q_225": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2167 ],
            "Q": [ 556 ]
          }
        },
        "screenBuffer_DFF_Q_225_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2167 ],
            "I0": [ 1957 ],
            "I1": [ 556 ],
            "I2": [ 2168 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_226": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2169 ],
            "Q": [ 690 ]
          }
        },
        "screenBuffer_DFF_Q_226_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2169 ],
            "I0": [ 690 ],
            "I1": [ 1912 ],
            "I2": [ 2166 ]
          }
        },
        "screenBuffer_DFF_Q_227": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2170 ],
            "Q": [ 791 ]
          }
        },
        "screenBuffer_DFF_Q_227_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2170 ],
            "I0": [ 791 ],
            "I1": [ 1941 ],
            "I2": [ 2166 ]
          }
        },
        "screenBuffer_DFF_Q_228": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2171 ],
            "Q": [ 919 ]
          }
        },
        "screenBuffer_DFF_Q_228_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2171 ],
            "I0": [ 1887 ],
            "I1": [ 919 ],
            "I2": [ 2168 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_229": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2172 ],
            "Q": [ 1092 ]
          }
        },
        "screenBuffer_DFF_Q_229_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2172 ],
            "I0": [ 1092 ],
            "I1": [ 1891 ],
            "I2": [ 2166 ]
          }
        },
        "screenBuffer_DFF_Q_229_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2166 ],
            "I0": [ 2168 ],
            "I1": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2155 ],
            "I0": [ 2173 ],
            "I1": [ 1178 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_22_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2173 ],
            "I0": [ 1894 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2174 ],
            "Q": [ 442 ]
          }
        },
        "screenBuffer_DFF_Q_230": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2175 ],
            "Q": [ 1171 ]
          }
        },
        "screenBuffer_DFF_Q_230_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2175 ],
            "I0": [ 1894 ],
            "I1": [ 1171 ],
            "I2": [ 2168 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_231": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2176 ],
            "Q": [ 464 ]
          }
        },
        "screenBuffer_DFF_Q_231_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2176 ],
            "I0": [ 1896 ],
            "I1": [ 464 ],
            "I2": [ 2168 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_232": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2177 ],
            "Q": [ 1254 ]
          }
        },
        "screenBuffer_DFF_Q_232_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2177 ],
            "I0": [ 2178 ],
            "I1": [ 1254 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_233": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2180 ],
            "Q": [ 554 ]
          }
        },
        "screenBuffer_DFF_Q_233_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2180 ],
            "I0": [ 2181 ],
            "I1": [ 554 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_234": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2182 ],
            "Q": [ 689 ]
          }
        },
        "screenBuffer_DFF_Q_234_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2182 ],
            "I0": [ 2183 ],
            "I1": [ 689 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_235": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2184 ],
            "Q": [ 789 ]
          }
        },
        "screenBuffer_DFF_Q_235_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2184 ],
            "I0": [ 2185 ],
            "I1": [ 789 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_236": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2186 ],
            "Q": [ 921 ]
          }
        },
        "screenBuffer_DFF_Q_236_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2186 ],
            "I0": [ 2187 ],
            "I1": [ 921 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_237": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2188 ],
            "Q": [ 1090 ]
          }
        },
        "screenBuffer_DFF_Q_237_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2188 ],
            "I0": [ 2189 ],
            "I1": [ 1090 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_238": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2190 ],
            "Q": [ 1173 ]
          }
        },
        "screenBuffer_DFF_Q_238_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2190 ],
            "I0": [ 2191 ],
            "I1": [ 1173 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_239": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2192 ],
            "Q": [ 462 ]
          }
        },
        "screenBuffer_DFF_Q_239_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2192 ],
            "I0": [ 2193 ],
            "I1": [ 462 ],
            "I2": [ 2179 ]
          }
        },
        "screenBuffer_DFF_Q_239_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2179 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 1921 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2174 ],
            "I0": [ 2194 ],
            "I1": [ 442 ],
            "I2": [ 2042 ]
          }
        },
        "screenBuffer_DFF_Q_23_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2042 ],
            "I0": [ 2005 ],
            "I1": [ 409 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2195 ],
            "Q": [ 1294 ]
          }
        },
        "screenBuffer_DFF_Q_240": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2196 ],
            "Q": [ 1258 ]
          }
        },
        "screenBuffer_DFF_Q_240_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2196 ],
            "I0": [ 2197 ],
            "I1": [ 1258 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_241": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2199 ],
            "Q": [ 558 ]
          }
        },
        "screenBuffer_DFF_Q_241_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2199 ],
            "I0": [ 2200 ],
            "I1": [ 558 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_242": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2201 ],
            "Q": [ 674 ]
          }
        },
        "screenBuffer_DFF_Q_242_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2201 ],
            "I0": [ 2202 ],
            "I1": [ 674 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_243": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2203 ],
            "Q": [ 795 ]
          }
        },
        "screenBuffer_DFF_Q_243_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2203 ],
            "I0": [ 2204 ],
            "I1": [ 795 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_244": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2205 ],
            "Q": [ 911 ]
          }
        },
        "screenBuffer_DFF_Q_244_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2205 ],
            "I0": [ 2206 ],
            "I1": [ 911 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_245": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2207 ],
            "Q": [ 1094 ]
          }
        },
        "screenBuffer_DFF_Q_245_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2207 ],
            "I0": [ 2208 ],
            "I1": [ 1094 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_246": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2209 ],
            "Q": [ 1167 ]
          }
        },
        "screenBuffer_DFF_Q_246_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2209 ],
            "I0": [ 2210 ],
            "I1": [ 1167 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_247": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2211 ],
            "Q": [ 469 ]
          }
        },
        "screenBuffer_DFF_Q_247_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2211 ],
            "I0": [ 2212 ],
            "I1": [ 469 ],
            "I2": [ 2198 ]
          }
        },
        "screenBuffer_DFF_Q_247_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2198 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 1939 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_248": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2213 ],
            "Q": [ 1251 ]
          }
        },
        "screenBuffer_DFF_Q_248_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2213 ],
            "I0": [ 1251 ],
            "I1": [ 185 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_249": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2215 ],
            "Q": [ 551 ]
          }
        },
        "screenBuffer_DFF_Q_249_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2215 ],
            "I0": [ 551 ],
            "I1": [ 187 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2195 ],
            "I0": [ 2216 ],
            "I1": [ 1294 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_24_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2216 ],
            "I0": [ 1954 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2218 ],
            "Q": [ 594 ]
          }
        },
        "screenBuffer_DFF_Q_250": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2219 ],
            "Q": [ 673 ]
          }
        },
        "screenBuffer_DFF_Q_250_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2219 ],
            "I0": [ 673 ],
            "I1": [ 189 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_251": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2220 ],
            "Q": [ 793 ]
          }
        },
        "screenBuffer_DFF_Q_251_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2220 ],
            "I0": [ 793 ],
            "I1": [ 191 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_252": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2221 ],
            "Q": [ 904 ]
          }
        },
        "screenBuffer_DFF_Q_252_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2221 ],
            "I0": [ 904 ],
            "I1": [ 193 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_253": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2222 ],
            "Q": [ 1087 ]
          }
        },
        "screenBuffer_DFF_Q_253_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2222 ],
            "I0": [ 1087 ],
            "I1": [ 195 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_254": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2223 ],
            "Q": [ 1169 ]
          }
        },
        "screenBuffer_DFF_Q_254_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2223 ],
            "I0": [ 1169 ],
            "I1": [ 197 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_255": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2224 ],
            "Q": [ 471 ]
          }
        },
        "screenBuffer_DFF_Q_255_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2224 ],
            "I0": [ 471 ],
            "I1": [ 199 ],
            "I2": [ 2214 ]
          }
        },
        "screenBuffer_DFF_Q_255_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2214 ],
            "I0": [ 174 ],
            "I1": [ 409 ],
            "I2": [ 1952 ]
          }
        },
        "screenBuffer_DFF_Q_256": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2225 ],
            "Q": [ 1323 ]
          }
        },
        "screenBuffer_DFF_Q_256_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2225 ],
            "I0": [ 1954 ],
            "I1": [ 1323 ],
            "I2": [ 2226 ],
            "I3": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_257": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2228 ],
            "Q": [ 617 ]
          }
        },
        "screenBuffer_DFF_Q_257_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2228 ],
            "I0": [ 617 ],
            "I1": [ 1957 ],
            "I2": [ 2229 ]
          }
        },
        "screenBuffer_DFF_Q_258": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2230 ],
            "Q": [ 731 ]
          }
        },
        "screenBuffer_DFF_Q_258_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2230 ],
            "I0": [ 731 ],
            "I1": [ 1912 ],
            "I2": [ 2229 ]
          }
        },
        "screenBuffer_DFF_Q_259": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2231 ],
            "Q": [ 848 ]
          }
        },
        "screenBuffer_DFF_Q_259_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2231 ],
            "I0": [ 848 ],
            "I1": [ 1941 ],
            "I2": [ 2229 ]
          }
        },
        "screenBuffer_DFF_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2218 ],
            "I0": [ 2232 ],
            "I1": [ 594 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_25_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2232 ],
            "I0": [ 1957 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2233 ],
            "Q": [ 768 ]
          }
        },
        "screenBuffer_DFF_Q_260": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2234 ],
            "Q": [ 954 ]
          }
        },
        "screenBuffer_DFF_Q_260_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2234 ],
            "I0": [ 954 ],
            "I1": [ 1887 ],
            "I2": [ 2229 ]
          }
        },
        "screenBuffer_DFF_Q_261": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2235 ],
            "Q": [ 1019 ]
          }
        },
        "screenBuffer_DFF_Q_261_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2235 ],
            "I0": [ 1891 ],
            "I1": [ 1019 ],
            "I2": [ 2226 ],
            "I3": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_262": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2236 ],
            "Q": [ 1197 ]
          }
        },
        "screenBuffer_DFF_Q_262_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2236 ],
            "I0": [ 1197 ],
            "I1": [ 1894 ],
            "I2": [ 2229 ]
          }
        },
        "screenBuffer_DFF_Q_262_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2229 ],
            "I0": [ 2226 ],
            "I1": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_263": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2237 ],
            "Q": [ 495 ]
          }
        },
        "screenBuffer_DFF_Q_263_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2237 ],
            "I0": [ 1896 ],
            "I1": [ 495 ],
            "I2": [ 2226 ],
            "I3": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_264": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2238 ],
            "Q": [ 1325 ]
          }
        },
        "screenBuffer_DFF_Q_264_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2238 ],
            "I0": [ 2239 ],
            "I1": [ 1325 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_265": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2241 ],
            "Q": [ 623 ]
          }
        },
        "screenBuffer_DFF_Q_265_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2241 ],
            "I0": [ 2242 ],
            "I1": [ 623 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_266": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2243 ],
            "Q": [ 729 ]
          }
        },
        "screenBuffer_DFF_Q_266_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2243 ],
            "I0": [ 1910 ],
            "I1": [ 729 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_267": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2244 ],
            "Q": [ 846 ]
          }
        },
        "screenBuffer_DFF_Q_267_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2244 ],
            "I0": [ 1940 ],
            "I1": [ 846 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_268": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2245 ],
            "Q": [ 956 ]
          }
        },
        "screenBuffer_DFF_Q_268_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2245 ],
            "I0": [ 1959 ],
            "I1": [ 956 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_269": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2246 ],
            "Q": [ 1021 ]
          }
        },
        "screenBuffer_DFF_Q_269_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2246 ],
            "I0": [ 1976 ],
            "I1": [ 1021 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_26_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2233 ],
            "I0": [ 2247 ],
            "I1": [ 768 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_26_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2247 ],
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2248 ],
            "Q": [ 872 ]
          }
        },
        "screenBuffer_DFF_Q_270": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2249 ],
            "Q": [ 1201 ]
          }
        },
        "screenBuffer_DFF_Q_270_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2249 ],
            "I0": [ 1999 ],
            "I1": [ 1201 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_271": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2250 ],
            "Q": [ 497 ]
          }
        },
        "screenBuffer_DFF_Q_271_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2250 ],
            "I0": [ 2024 ],
            "I1": [ 497 ],
            "I2": [ 2240 ]
          }
        },
        "screenBuffer_DFF_Q_272": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2251 ],
            "Q": [ 1319 ]
          }
        },
        "screenBuffer_DFF_Q_272_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2251 ],
            "I0": [ 2041 ],
            "I1": [ 1319 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_273": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2253 ],
            "Q": [ 616 ]
          }
        },
        "screenBuffer_DFF_Q_273_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2253 ],
            "I0": [ 2065 ],
            "I1": [ 616 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_274": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2254 ],
            "Q": [ 735 ]
          }
        },
        "screenBuffer_DFF_Q_274_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2254 ],
            "I0": [ 2088 ],
            "I1": [ 735 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_275": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2255 ],
            "Q": [ 852 ]
          }
        },
        "screenBuffer_DFF_Q_275_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2255 ],
            "I0": [ 2105 ],
            "I1": [ 852 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_276": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2256 ],
            "Q": [ 958 ]
          }
        },
        "screenBuffer_DFF_Q_276_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2256 ],
            "I0": [ 2131 ],
            "I1": [ 958 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_277": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2257 ],
            "Q": [ 1027 ]
          }
        },
        "screenBuffer_DFF_Q_277_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2257 ],
            "I0": [ 2154 ],
            "I1": [ 1027 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_278": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2258 ],
            "Q": [ 1196 ]
          }
        },
        "screenBuffer_DFF_Q_278_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2258 ],
            "I0": [ 2173 ],
            "I1": [ 1196 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_279": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2259 ],
            "Q": [ 524 ]
          }
        },
        "screenBuffer_DFF_Q_279_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2259 ],
            "I0": [ 2194 ],
            "I1": [ 524 ],
            "I2": [ 2252 ]
          }
        },
        "screenBuffer_DFF_Q_27_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2248 ],
            "I0": [ 2260 ],
            "I1": [ 872 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_27_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2260 ],
            "I0": [ 1941 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2261 ],
            "Q": [ 1002 ]
          }
        },
        "screenBuffer_DFF_Q_280": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2262 ],
            "Q": [ 1317 ]
          }
        },
        "screenBuffer_DFF_Q_280_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2262 ],
            "I0": [ 2216 ],
            "I1": [ 1317 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_281": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2264 ],
            "Q": [ 622 ]
          }
        },
        "screenBuffer_DFF_Q_281_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2264 ],
            "I0": [ 2232 ],
            "I1": [ 622 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_282": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2265 ],
            "Q": [ 733 ]
          }
        },
        "screenBuffer_DFF_Q_282_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2265 ],
            "I0": [ 2247 ],
            "I1": [ 733 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_283": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2266 ],
            "Q": [ 850 ]
          }
        },
        "screenBuffer_DFF_Q_283_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2266 ],
            "I0": [ 2260 ],
            "I1": [ 850 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_284": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2267 ],
            "Q": [ 951 ]
          }
        },
        "screenBuffer_DFF_Q_284_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2267 ],
            "I0": [ 2268 ],
            "I1": [ 951 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_285": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2269 ],
            "Q": [ 1025 ]
          }
        },
        "screenBuffer_DFF_Q_285_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2269 ],
            "I0": [ 2270 ],
            "I1": [ 1025 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_286": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2271 ],
            "Q": [ 1194 ]
          }
        },
        "screenBuffer_DFF_Q_286_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2271 ],
            "I0": [ 2272 ],
            "I1": [ 1194 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_287": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2273 ],
            "Q": [ 522 ]
          }
        },
        "screenBuffer_DFF_Q_287_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2273 ],
            "I0": [ 2274 ],
            "I1": [ 522 ],
            "I2": [ 2263 ]
          }
        },
        "screenBuffer_DFF_Q_288": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2275 ],
            "Q": [ 1322 ]
          }
        },
        "screenBuffer_DFF_Q_288_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2275 ],
            "I0": [ 1322 ],
            "I1": [ 1954 ],
            "I2": [ 2276 ]
          }
        },
        "screenBuffer_DFF_Q_289": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2277 ],
            "Q": [ 619 ]
          }
        },
        "screenBuffer_DFF_Q_289_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2277 ],
            "I0": [ 619 ],
            "I1": [ 1957 ],
            "I2": [ 2276 ]
          }
        },
        "screenBuffer_DFF_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2261 ],
            "I0": [ 2268 ],
            "I1": [ 1002 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_28_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2268 ],
            "I0": [ 1887 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2278 ],
            "Q": [ 1101 ]
          }
        },
        "screenBuffer_DFF_Q_290": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2279 ],
            "Q": [ 730 ]
          }
        },
        "screenBuffer_DFF_Q_290_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2279 ],
            "I0": [ 1912 ],
            "I1": [ 730 ],
            "I2": [ 2226 ],
            "I3": [ 2280 ]
          }
        },
        "screenBuffer_DFF_Q_291": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2281 ],
            "Q": [ 847 ]
          }
        },
        "screenBuffer_DFF_Q_291_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2281 ],
            "I0": [ 1941 ],
            "I1": [ 847 ],
            "I2": [ 2226 ],
            "I3": [ 2280 ]
          }
        },
        "screenBuffer_DFF_Q_292": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2282 ],
            "Q": [ 953 ]
          }
        },
        "screenBuffer_DFF_Q_292_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2282 ],
            "I0": [ 1887 ],
            "I1": [ 953 ],
            "I2": [ 2226 ],
            "I3": [ 2280 ]
          }
        },
        "screenBuffer_DFF_Q_293": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2283 ],
            "Q": [ 1018 ]
          }
        },
        "screenBuffer_DFF_Q_293_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2283 ],
            "I0": [ 1018 ],
            "I1": [ 1891 ],
            "I2": [ 2276 ]
          }
        },
        "screenBuffer_DFF_Q_294": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2284 ],
            "Q": [ 1199 ]
          }
        },
        "screenBuffer_DFF_Q_294_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2284 ],
            "I0": [ 1894 ],
            "I1": [ 1199 ],
            "I2": [ 2226 ],
            "I3": [ 2280 ]
          }
        },
        "screenBuffer_DFF_Q_295": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2285 ],
            "Q": [ 494 ]
          }
        },
        "screenBuffer_DFF_Q_295_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2285 ],
            "I0": [ 494 ],
            "I1": [ 1896 ],
            "I2": [ 2276 ]
          }
        },
        "screenBuffer_DFF_Q_295_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2276 ],
            "I0": [ 2226 ],
            "I1": [ 2280 ]
          }
        },
        "screenBuffer_DFF_Q_296": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2286 ],
            "Q": [ 1324 ]
          }
        },
        "screenBuffer_DFF_Q_296_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2286 ],
            "I0": [ 2287 ],
            "I1": [ 1324 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_297": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2289 ],
            "Q": [ 625 ]
          }
        },
        "screenBuffer_DFF_Q_297_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2289 ],
            "I0": [ 2290 ],
            "I1": [ 625 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_298": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2291 ],
            "Q": [ 728 ]
          }
        },
        "screenBuffer_DFF_Q_298_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2291 ],
            "I0": [ 2292 ],
            "I1": [ 728 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_299": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2293 ],
            "Q": [ 845 ]
          }
        },
        "screenBuffer_DFF_Q_299_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2293 ],
            "I0": [ 2294 ],
            "I1": [ 845 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_29_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2278 ],
            "I0": [ 2270 ],
            "I1": [ 1101 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_29_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2270 ],
            "I0": [ 1891 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2107 ],
            "I0": [ 766 ],
            "I1": [ 1912 ],
            "I2": [ 2106 ]
          }
        },
        "screenBuffer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2295 ],
            "Q": [ 877 ]
          }
        },
        "screenBuffer_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2296 ],
            "Q": [ 1176 ]
          }
        },
        "screenBuffer_DFF_Q_300": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2297 ],
            "Q": [ 955 ]
          }
        },
        "screenBuffer_DFF_Q_300_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2297 ],
            "I0": [ 2298 ],
            "I1": [ 955 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_301": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2299 ],
            "Q": [ 1020 ]
          }
        },
        "screenBuffer_DFF_Q_301_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2299 ],
            "I0": [ 2300 ],
            "I1": [ 1020 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_302": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2301 ],
            "Q": [ 1200 ]
          }
        },
        "screenBuffer_DFF_Q_302_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2301 ],
            "I0": [ 2302 ],
            "I1": [ 1200 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_303": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2303 ],
            "Q": [ 496 ]
          }
        },
        "screenBuffer_DFF_Q_303_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2303 ],
            "I0": [ 2304 ],
            "I1": [ 496 ],
            "I2": [ 2288 ]
          }
        },
        "screenBuffer_DFF_Q_304": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2305 ],
            "Q": [ 1318 ]
          }
        },
        "screenBuffer_DFF_Q_304_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2305 ],
            "I0": [ 2306 ],
            "I1": [ 1318 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_305": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2308 ],
            "Q": [ 618 ]
          }
        },
        "screenBuffer_DFF_Q_305_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2308 ],
            "I0": [ 2309 ],
            "I1": [ 618 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_306": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2310 ],
            "Q": [ 734 ]
          }
        },
        "screenBuffer_DFF_Q_306_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2310 ],
            "I0": [ 2311 ],
            "I1": [ 734 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_307": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2312 ],
            "Q": [ 851 ]
          }
        },
        "screenBuffer_DFF_Q_307_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2312 ],
            "I0": [ 2313 ],
            "I1": [ 851 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_308": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2314 ],
            "Q": [ 957 ]
          }
        },
        "screenBuffer_DFF_Q_308_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2314 ],
            "I0": [ 2315 ],
            "I1": [ 957 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_309": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2316 ],
            "Q": [ 1026 ]
          }
        },
        "screenBuffer_DFF_Q_309_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2316 ],
            "I0": [ 2317 ],
            "I1": [ 1026 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_30_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2296 ],
            "I0": [ 2272 ],
            "I1": [ 1176 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_30_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2272 ],
            "I0": [ 1894 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_30_D_LUT3_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2023 ],
            "I0": [ 183 ],
            "I1": [ 181 ],
            "I2": [ 179 ],
            "I3": [ 177 ]
          }
        },
        "screenBuffer_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2318 ],
            "Q": [ 444 ]
          }
        },
        "screenBuffer_DFF_Q_310": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2319 ],
            "Q": [ 1198 ]
          }
        },
        "screenBuffer_DFF_Q_310_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2319 ],
            "I0": [ 2320 ],
            "I1": [ 1198 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_311": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2321 ],
            "Q": [ 523 ]
          }
        },
        "screenBuffer_DFF_Q_311_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2321 ],
            "I0": [ 2322 ],
            "I1": [ 523 ],
            "I2": [ 2307 ]
          }
        },
        "screenBuffer_DFF_Q_312": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2323 ],
            "Q": [ 1316 ]
          }
        },
        "screenBuffer_DFF_Q_312_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2323 ],
            "I0": [ 2324 ],
            "I1": [ 1316 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_313": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2326 ],
            "Q": [ 624 ]
          }
        },
        "screenBuffer_DFF_Q_313_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2326 ],
            "I0": [ 2327 ],
            "I1": [ 624 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_314": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2328 ],
            "Q": [ 732 ]
          }
        },
        "screenBuffer_DFF_Q_314_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2328 ],
            "I0": [ 2329 ],
            "I1": [ 732 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_315": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2330 ],
            "Q": [ 849 ]
          }
        },
        "screenBuffer_DFF_Q_315_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2330 ],
            "I0": [ 2331 ],
            "I1": [ 849 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_316": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2332 ],
            "Q": [ 950 ]
          }
        },
        "screenBuffer_DFF_Q_316_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2332 ],
            "I0": [ 2333 ],
            "I1": [ 950 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_317": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2334 ],
            "Q": [ 1024 ]
          }
        },
        "screenBuffer_DFF_Q_317_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2334 ],
            "I0": [ 2335 ],
            "I1": [ 1024 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_318": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2336 ],
            "Q": [ 1193 ]
          }
        },
        "screenBuffer_DFF_Q_318_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2336 ],
            "I0": [ 2337 ],
            "I1": [ 1193 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_319": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2338 ],
            "Q": [ 521 ]
          }
        },
        "screenBuffer_DFF_Q_319_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2338 ],
            "I0": [ 2339 ],
            "I1": [ 521 ],
            "I2": [ 2325 ]
          }
        },
        "screenBuffer_DFF_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2318 ],
            "I0": [ 2274 ],
            "I1": [ 444 ],
            "I2": [ 2217 ]
          }
        },
        "screenBuffer_DFF_Q_31_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2217 ],
            "I0": [ 2023 ],
            "I1": [ 409 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_32": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2340 ],
            "Q": [ 1297 ]
          }
        },
        "screenBuffer_DFF_Q_320": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2341 ],
            "Q": [ 1338 ]
          }
        },
        "screenBuffer_DFF_Q_320_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2341 ],
            "I0": [ 1954 ],
            "I1": [ 1338 ],
            "I2": [ 2226 ],
            "I3": [ 2342 ]
          }
        },
        "screenBuffer_DFF_Q_321": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2343 ],
            "Q": [ 648 ]
          }
        },
        "screenBuffer_DFF_Q_321_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2343 ],
            "I0": [ 648 ],
            "I1": [ 1957 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_322": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2345 ],
            "Q": [ 696 ]
          }
        },
        "screenBuffer_DFF_Q_322_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2345 ],
            "I0": [ 696 ],
            "I1": [ 1912 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_323": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2346 ],
            "Q": [ 818 ]
          }
        },
        "screenBuffer_DFF_Q_323_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2346 ],
            "I0": [ 818 ],
            "I1": [ 1941 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_324": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2347 ],
            "Q": [ 966 ]
          }
        },
        "screenBuffer_DFF_Q_324_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2347 ],
            "I0": [ 966 ],
            "I1": [ 1887 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_325": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2348 ],
            "Q": [ 1059 ]
          }
        },
        "screenBuffer_DFF_Q_325_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2348 ],
            "I0": [ 1059 ],
            "I1": [ 1891 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_326": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2349 ],
            "Q": [ 1228 ]
          }
        },
        "screenBuffer_DFF_Q_326_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2349 ],
            "I0": [ 1228 ],
            "I1": [ 1894 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_327": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2350 ],
            "Q": [ 489 ]
          }
        },
        "screenBuffer_DFF_Q_327_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2350 ],
            "I0": [ 489 ],
            "I1": [ 1896 ],
            "I2": [ 2344 ]
          }
        },
        "screenBuffer_DFF_Q_327_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2344 ],
            "I0": [ 2226 ],
            "I1": [ 2342 ]
          }
        },
        "screenBuffer_DFF_Q_328": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2351 ],
            "Q": [ 1336 ]
          }
        },
        "screenBuffer_DFF_Q_328_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2351 ],
            "I0": [ 2352 ],
            "I1": [ 1336 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_329": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2354 ],
            "Q": [ 642 ]
          }
        },
        "screenBuffer_DFF_Q_329_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2354 ],
            "I0": [ 2355 ],
            "I1": [ 642 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_32_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2340 ],
            "I0": [ 1297 ],
            "I1": [ 1954 ],
            "I2": [ 2356 ]
          }
        },
        "screenBuffer_DFF_Q_33": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2357 ],
            "Q": [ 597 ]
          }
        },
        "screenBuffer_DFF_Q_330": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2358 ],
            "Q": [ 698 ]
          }
        },
        "screenBuffer_DFF_Q_330_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2358 ],
            "I0": [ 2359 ],
            "I1": [ 698 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_331": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2360 ],
            "Q": [ 820 ]
          }
        },
        "screenBuffer_DFF_Q_331_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2360 ],
            "I0": [ 2361 ],
            "I1": [ 820 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_332": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2362 ],
            "Q": [ 965 ]
          }
        },
        "screenBuffer_DFF_Q_332_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2362 ],
            "I0": [ 2363 ],
            "I1": [ 965 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_333": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2364 ],
            "Q": [ 1057 ]
          }
        },
        "screenBuffer_DFF_Q_333_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2364 ],
            "I0": [ 2365 ],
            "I1": [ 1057 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_334": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2366 ],
            "Q": [ 1230 ]
          }
        },
        "screenBuffer_DFF_Q_334_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2366 ],
            "I0": [ 2367 ],
            "I1": [ 1230 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_335": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2368 ],
            "Q": [ 491 ]
          }
        },
        "screenBuffer_DFF_Q_335_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2368 ],
            "I0": [ 2369 ],
            "I1": [ 491 ],
            "I2": [ 2353 ]
          }
        },
        "screenBuffer_DFF_Q_336": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2370 ],
            "Q": [ 1340 ]
          }
        },
        "screenBuffer_DFF_Q_336_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2370 ],
            "I0": [ 2371 ],
            "I1": [ 1340 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_337": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2373 ],
            "Q": [ 650 ]
          }
        },
        "screenBuffer_DFF_Q_337_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2373 ],
            "I0": [ 2374 ],
            "I1": [ 650 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_338": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2375 ],
            "Q": [ 702 ]
          }
        },
        "screenBuffer_DFF_Q_338_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2375 ],
            "I0": [ 2376 ],
            "I1": [ 702 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_339": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2377 ],
            "Q": [ 814 ]
          }
        },
        "screenBuffer_DFF_Q_339_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2377 ],
            "I0": [ 2378 ],
            "I1": [ 814 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_33_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2357 ],
            "I0": [ 597 ],
            "I1": [ 1957 ],
            "I2": [ 2356 ]
          }
        },
        "screenBuffer_DFF_Q_34": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2379 ],
            "Q": [ 765 ]
          }
        },
        "screenBuffer_DFF_Q_340": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2380 ],
            "Q": [ 960 ]
          }
        },
        "screenBuffer_DFF_Q_340_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2380 ],
            "I0": [ 2381 ],
            "I1": [ 960 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_341": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2382 ],
            "Q": [ 1065 ]
          }
        },
        "screenBuffer_DFF_Q_341_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2382 ],
            "I0": [ 2383 ],
            "I1": [ 1065 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_342": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2384 ],
            "Q": [ 1234 ]
          }
        },
        "screenBuffer_DFF_Q_342_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2384 ],
            "I0": [ 2385 ],
            "I1": [ 1234 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_343": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2386 ],
            "Q": [ 516 ]
          }
        },
        "screenBuffer_DFF_Q_343_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2386 ],
            "I0": [ 2387 ],
            "I1": [ 516 ],
            "I2": [ 2372 ]
          }
        },
        "screenBuffer_DFF_Q_344": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2388 ],
            "Q": [ 1333 ]
          }
        },
        "screenBuffer_DFF_Q_344_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2388 ],
            "I0": [ 2389 ],
            "I1": [ 1333 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_345": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2391 ],
            "Q": [ 644 ]
          }
        },
        "screenBuffer_DFF_Q_345_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2391 ],
            "I0": [ 2392 ],
            "I1": [ 644 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_346": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2393 ],
            "Q": [ 700 ]
          }
        },
        "screenBuffer_DFF_Q_346_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2393 ],
            "I0": [ 2394 ],
            "I1": [ 700 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_347": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2395 ],
            "Q": [ 816 ]
          }
        },
        "screenBuffer_DFF_Q_347_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2395 ],
            "I0": [ 2396 ],
            "I1": [ 816 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_348": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2397 ],
            "Q": [ 959 ]
          }
        },
        "screenBuffer_DFF_Q_348_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2397 ],
            "I0": [ 2398 ],
            "I1": [ 959 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_349": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2399 ],
            "Q": [ 1063 ]
          }
        },
        "screenBuffer_DFF_Q_349_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2399 ],
            "I0": [ 2400 ],
            "I1": [ 1063 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_34_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2379 ],
            "I0": [ 1912 ],
            "I1": [ 765 ],
            "I2": [ 2280 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_35": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2401 ],
            "Q": [ 875 ]
          }
        },
        "screenBuffer_DFF_Q_350": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2402 ],
            "Q": [ 1236 ]
          }
        },
        "screenBuffer_DFF_Q_350_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2402 ],
            "I0": [ 2403 ],
            "I1": [ 1236 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_351": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2404 ],
            "Q": [ 518 ]
          }
        },
        "screenBuffer_DFF_Q_351_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2404 ],
            "I0": [ 2405 ],
            "I1": [ 518 ],
            "I2": [ 2390 ]
          }
        },
        "screenBuffer_DFF_Q_352": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2406 ],
            "Q": [ 1337 ]
          }
        },
        "screenBuffer_DFF_Q_352_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2406 ],
            "I0": [ 1337 ],
            "I1": [ 1954 ],
            "I2": [ 2407 ]
          }
        },
        "screenBuffer_DFF_Q_353": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2408 ],
            "Q": [ 647 ]
          }
        },
        "screenBuffer_DFF_Q_353_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2408 ],
            "I0": [ 647 ],
            "I1": [ 1957 ],
            "I2": [ 2407 ]
          }
        },
        "screenBuffer_DFF_Q_354": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2409 ],
            "Q": [ 695 ]
          }
        },
        "screenBuffer_DFF_Q_354_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2409 ],
            "I0": [ 695 ],
            "I1": [ 1912 ],
            "I2": [ 2407 ]
          }
        },
        "screenBuffer_DFF_Q_355": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2410 ],
            "Q": [ 817 ]
          }
        },
        "screenBuffer_DFF_Q_355_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2410 ],
            "I0": [ 817 ],
            "I1": [ 1941 ],
            "I2": [ 2407 ]
          }
        },
        "screenBuffer_DFF_Q_356": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2411 ],
            "Q": [ 968 ]
          }
        },
        "screenBuffer_DFF_Q_356_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2411 ],
            "I0": [ 1887 ],
            "I1": [ 968 ],
            "I2": [ 2226 ],
            "I3": [ 1888 ]
          }
        },
        "screenBuffer_DFF_Q_357": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2412 ],
            "Q": [ 1058 ]
          }
        },
        "screenBuffer_DFF_Q_357_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2412 ],
            "I0": [ 1058 ],
            "I1": [ 1891 ],
            "I2": [ 2407 ]
          }
        },
        "screenBuffer_DFF_Q_358": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2413 ],
            "Q": [ 1227 ]
          }
        },
        "screenBuffer_DFF_Q_358_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2413 ],
            "I0": [ 1227 ],
            "I1": [ 1894 ],
            "I2": [ 2407 ]
          }
        },
        "screenBuffer_DFF_Q_358_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2407 ],
            "I0": [ 2226 ],
            "I1": [ 1888 ]
          }
        },
        "screenBuffer_DFF_Q_359": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2414 ],
            "Q": [ 488 ]
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2414 ],
            "I0": [ 1896 ],
            "I1": [ 488 ],
            "I2": [ 2226 ],
            "I3": [ 1888 ]
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1888 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 2415 ]
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2415 ],
            "I0": [ 179 ],
            "I1": [ 181 ],
            "I2": [ 183 ]
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2280 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 2415 ]
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2029 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 2415 ]
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2168 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 2415 ]
          }
        },
        "screenBuffer_DFF_Q_35_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2401 ],
            "I0": [ 1941 ],
            "I1": [ 875 ],
            "I2": [ 2280 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_36": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2416 ],
            "Q": [ 983 ]
          }
        },
        "screenBuffer_DFF_Q_360": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2417 ],
            "Q": [ 1335 ]
          }
        },
        "screenBuffer_DFF_Q_360_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2417 ],
            "I0": [ 1898 ],
            "I1": [ 1335 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_360_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1898 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1954 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_361": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2419 ],
            "Q": [ 641 ]
          }
        },
        "screenBuffer_DFF_Q_361_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2419 ],
            "I0": [ 1901 ],
            "I1": [ 641 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_361_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1901 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1957 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_362": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2420 ],
            "Q": [ 697 ]
          }
        },
        "screenBuffer_DFF_Q_362_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2420 ],
            "I0": [ 1903 ],
            "I1": [ 697 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_362_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1903 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1912 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_363": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2421 ],
            "Q": [ 819 ]
          }
        },
        "screenBuffer_DFF_Q_363_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2421 ],
            "I0": [ 1905 ],
            "I1": [ 819 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_363_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1905 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1941 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_364": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2422 ],
            "Q": [ 967 ]
          }
        },
        "screenBuffer_DFF_Q_364_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2422 ],
            "I0": [ 1907 ],
            "I1": [ 967 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_364_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1907 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1887 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_365": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2423 ],
            "Q": [ 1056 ]
          }
        },
        "screenBuffer_DFF_Q_365_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2423 ],
            "I0": [ 1909 ],
            "I1": [ 1056 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_365_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1909 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1891 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_366": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2424 ],
            "Q": [ 1229 ]
          }
        },
        "screenBuffer_DFF_Q_366_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2424 ],
            "I0": [ 1918 ],
            "I1": [ 1229 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_366_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1918 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1894 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_367": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2425 ],
            "Q": [ 490 ]
          }
        },
        "screenBuffer_DFF_Q_367_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2425 ],
            "I0": [ 1920 ],
            "I1": [ 490 ],
            "I2": [ 2418 ]
          }
        },
        "screenBuffer_DFF_Q_367_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1920 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1896 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_367_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2418 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 1921 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_368": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2426 ],
            "Q": [ 1339 ]
          }
        },
        "screenBuffer_DFF_Q_368_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2426 ],
            "I0": [ 1923 ],
            "I1": [ 1339 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_368_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1923 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1954 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_369": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2428 ],
            "Q": [ 649 ]
          }
        },
        "screenBuffer_DFF_Q_369_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2428 ],
            "I0": [ 1926 ],
            "I1": [ 649 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_369_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1926 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1957 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_36_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2416 ],
            "I0": [ 1887 ],
            "I1": [ 983 ],
            "I2": [ 2280 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_37": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2429 ],
            "Q": [ 1104 ]
          }
        },
        "screenBuffer_DFF_Q_370": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2430 ],
            "Q": [ 701 ]
          }
        },
        "screenBuffer_DFF_Q_370_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2430 ],
            "I0": [ 1928 ],
            "I1": [ 701 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_370_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1928 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1912 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_371": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2431 ],
            "Q": [ 813 ]
          }
        },
        "screenBuffer_DFF_Q_371_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2431 ],
            "I0": [ 1930 ],
            "I1": [ 813 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_371_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1930 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1941 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_372": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2432 ],
            "Q": [ 962 ]
          }
        },
        "screenBuffer_DFF_Q_372_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2432 ],
            "I0": [ 1932 ],
            "I1": [ 962 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_372_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1932 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1887 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_373": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2433 ],
            "Q": [ 1064 ]
          }
        },
        "screenBuffer_DFF_Q_373_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2433 ],
            "I0": [ 1934 ],
            "I1": [ 1064 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_373_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1934 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1891 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_374": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2434 ],
            "Q": [ 1233 ]
          }
        },
        "screenBuffer_DFF_Q_374_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2434 ],
            "I0": [ 1936 ],
            "I1": [ 1233 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_374_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1936 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1894 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_375": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2435 ],
            "Q": [ 515 ]
          }
        },
        "screenBuffer_DFF_Q_375_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2435 ],
            "I0": [ 1938 ],
            "I1": [ 515 ],
            "I2": [ 2427 ]
          }
        },
        "screenBuffer_DFF_Q_375_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2427 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 1939 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_375_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1938 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1896 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_376": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2436 ],
            "Q": [ 1332 ]
          }
        },
        "screenBuffer_DFF_Q_376_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2436 ],
            "I0": [ 1332 ],
            "I1": [ 1954 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_377": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2438 ],
            "Q": [ 643 ]
          }
        },
        "screenBuffer_DFF_Q_377_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2438 ],
            "I0": [ 643 ],
            "I1": [ 187 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_378": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2439 ],
            "Q": [ 699 ]
          }
        },
        "screenBuffer_DFF_Q_378_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2439 ],
            "I0": [ 699 ],
            "I1": [ 189 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_379": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2440 ],
            "Q": [ 815 ]
          }
        },
        "screenBuffer_DFF_Q_379_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2440 ],
            "I0": [ 815 ],
            "I1": [ 1941 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_37_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2429 ],
            "I0": [ 1104 ],
            "I1": [ 1891 ],
            "I2": [ 2356 ]
          }
        },
        "screenBuffer_DFF_Q_38": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2441 ],
            "Q": [ 1139 ]
          }
        },
        "screenBuffer_DFF_Q_380": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2442 ],
            "Q": [ 961 ]
          }
        },
        "screenBuffer_DFF_Q_380_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2442 ],
            "I0": [ 961 ],
            "I1": [ 1887 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_381": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2443 ],
            "Q": [ 1062 ]
          }
        },
        "screenBuffer_DFF_Q_381_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2443 ],
            "I0": [ 1062 ],
            "I1": [ 195 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_382": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2444 ],
            "Q": [ 1235 ]
          }
        },
        "screenBuffer_DFF_Q_382_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2444 ],
            "I0": [ 1235 ],
            "I1": [ 197 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_383": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2445 ],
            "Q": [ 517 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2445 ],
            "I0": [ 517 ],
            "I1": [ 1896 ],
            "I2": [ 2437 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2437 ],
            "I0": [ 1952 ],
            "I1": [ 2446 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1952 ],
            "I0": [ 177 ],
            "I1": [ 2447 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2447 ],
            "I0": [ 183 ],
            "I1": [ 181 ],
            "I2": [ 179 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2448 ],
            "I0": [ 2447 ],
            "I1": [ 177 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2094 ],
            "I0": [ 174 ],
            "I1": [ 177 ],
            "I2": [ 2447 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1913 ],
            "I0": [ 1952 ],
            "I1": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2226 ],
            "I0": [ 2449 ],
            "I1": [ 408 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1939 ],
            "I0": [ 181 ],
            "I1": [ 179 ],
            "I2": [ 183 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2449 ],
            "I0": [ 174 ],
            "I1": [ 1952 ],
            "I2": [ 172 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT3_I1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1889 ],
            "I0": [ 2449 ],
            "I1": [ 408 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2446 ],
            "I0": [ 172 ],
            "I1": [ 408 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2325 ],
            "I0": [ 2448 ],
            "I1": [ 2446 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2450 ],
            "I0": [ 2094 ],
            "I1": [ 2446 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2093 ],
            "I0": [ 1896 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2339 ],
            "I0": [ 1896 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2263 ],
            "I0": [ 2446 ],
            "I1": [ 2023 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2390 ],
            "I0": [ 2446 ],
            "I1": [ 2164 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT3_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2405 ],
            "I0": [ 1896 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2274 ],
            "I0": [ 1896 ],
            "I1": [ 1913 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2240 ],
            "I0": [ 2446 ],
            "I1": [ 1915 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2252 ],
            "I0": [ 2446 ],
            "I1": [ 2005 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2194 ],
            "I0": [ 1896 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2288 ],
            "I0": [ 2446 ],
            "I1": [ 1921 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2304 ],
            "I0": [ 1896 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2307 ],
            "I0": [ 2446 ],
            "I1": [ 1939 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2322 ],
            "I0": [ 1896 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2024 ],
            "I0": [ 1896 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_384": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2451 ],
            "Q": [ 1307 ]
          }
        },
        "screenBuffer_DFF_Q_384_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2451 ],
            "I0": [ 1954 ],
            "I1": [ 1307 ],
            "I2": [ 2226 ],
            "I3": [ 1955 ]
          }
        },
        "screenBuffer_DFF_Q_385": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2452 ],
            "Q": [ 613 ]
          }
        },
        "screenBuffer_DFF_Q_385_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2452 ],
            "I0": [ 613 ],
            "I1": [ 1957 ],
            "I2": [ 2453 ]
          }
        },
        "screenBuffer_DFF_Q_386": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2454 ],
            "Q": [ 740 ]
          }
        },
        "screenBuffer_DFF_Q_386_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2454 ],
            "I0": [ 740 ],
            "I1": [ 1912 ],
            "I2": [ 2453 ]
          }
        },
        "screenBuffer_DFF_Q_387": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2455 ],
            "Q": [ 857 ]
          }
        },
        "screenBuffer_DFF_Q_387_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2455 ],
            "I0": [ 857 ],
            "I1": [ 1941 ],
            "I2": [ 2453 ]
          }
        },
        "screenBuffer_DFF_Q_388": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2456 ],
            "Q": [ 941 ]
          }
        },
        "screenBuffer_DFF_Q_388_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2456 ],
            "I0": [ 941 ],
            "I1": [ 1887 ],
            "I2": [ 2453 ]
          }
        },
        "screenBuffer_DFF_Q_389": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2457 ],
            "Q": [ 1043 ]
          }
        },
        "screenBuffer_DFF_Q_389_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2457 ],
            "I0": [ 1891 ],
            "I1": [ 1043 ],
            "I2": [ 2226 ],
            "I3": [ 1955 ]
          }
        },
        "screenBuffer_DFF_Q_389_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1955 ],
            "I0": [ 174 ],
            "I1": [ 177 ],
            "I2": [ 2458 ]
          }
        },
        "screenBuffer_DFF_Q_38_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2441 ],
            "I0": [ 1894 ],
            "I1": [ 1139 ],
            "I2": [ 2280 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_39": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2459 ],
            "Q": [ 451 ]
          }
        },
        "screenBuffer_DFF_Q_390": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2460 ],
            "Q": [ 1206 ]
          }
        },
        "screenBuffer_DFF_Q_390_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2460 ],
            "I0": [ 1206 ],
            "I1": [ 1894 ],
            "I2": [ 2453 ]
          }
        },
        "screenBuffer_DFF_Q_391": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2461 ],
            "Q": [ 528 ]
          }
        },
        "screenBuffer_DFF_Q_391_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2461 ],
            "I0": [ 528 ],
            "I1": [ 1896 ],
            "I2": [ 2453 ]
          }
        },
        "screenBuffer_DFF_Q_391_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2453 ],
            "I0": [ 2226 ],
            "I1": [ 1955 ]
          }
        },
        "screenBuffer_DFF_Q_392": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2462 ],
            "Q": [ 1309 ]
          }
        },
        "screenBuffer_DFF_Q_392_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2462 ],
            "I0": [ 1968 ],
            "I1": [ 1309 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_392_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1968 ],
            "I0": [ 1913 ],
            "I1": [ 1954 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_393": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2464 ],
            "Q": [ 607 ]
          }
        },
        "screenBuffer_DFF_Q_393_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2464 ],
            "I0": [ 1971 ],
            "I1": [ 607 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_393_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1971 ],
            "I0": [ 1913 ],
            "I1": [ 1957 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_394": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2465 ],
            "Q": [ 739 ]
          }
        },
        "screenBuffer_DFF_Q_394_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2465 ],
            "I0": [ 1973 ],
            "I1": [ 739 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_394_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1973 ],
            "I0": [ 1913 ],
            "I1": [ 1912 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_395": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2466 ],
            "Q": [ 856 ]
          }
        },
        "screenBuffer_DFF_Q_395_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2466 ],
            "I0": [ 1975 ],
            "I1": [ 856 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_395_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1975 ],
            "I0": [ 1913 ],
            "I1": [ 1941 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_396": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2467 ],
            "Q": [ 935 ]
          }
        },
        "screenBuffer_DFF_Q_396_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2467 ],
            "I0": [ 1979 ],
            "I1": [ 935 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_396_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1979 ],
            "I0": [ 1913 ],
            "I1": [ 1887 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_397": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2468 ],
            "Q": [ 1045 ]
          }
        },
        "screenBuffer_DFF_Q_397_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2468 ],
            "I0": [ 1981 ],
            "I1": [ 1045 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_397_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1981 ],
            "I0": [ 1913 ],
            "I1": [ 1891 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_398": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2469 ],
            "Q": [ 1210 ]
          }
        },
        "screenBuffer_DFF_Q_398_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2469 ],
            "I0": [ 1983 ],
            "I1": [ 1210 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_398_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1983 ],
            "I0": [ 1913 ],
            "I1": [ 1894 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_399": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2470 ],
            "Q": [ 530 ]
          }
        },
        "screenBuffer_DFF_Q_399_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2470 ],
            "I0": [ 1985 ],
            "I1": [ 530 ],
            "I2": [ 2463 ]
          }
        },
        "screenBuffer_DFF_Q_399_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1985 ],
            "I0": [ 1913 ],
            "I1": [ 1896 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_399_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2463 ],
            "I0": [ 174 ],
            "I1": [ 1915 ],
            "I2": [ 177 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_39_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2459 ],
            "I0": [ 451 ],
            "I1": [ 1896 ],
            "I2": [ 2356 ]
          }
        },
        "screenBuffer_DFF_Q_39_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2356 ],
            "I0": [ 2280 ],
            "I1": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2295 ],
            "I0": [ 877 ],
            "I1": [ 1941 ],
            "I2": [ 2106 ]
          }
        },
        "screenBuffer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2471 ],
            "Q": [ 984 ]
          }
        },
        "screenBuffer_DFF_Q_40": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2472 ],
            "Q": [ 1293 ]
          }
        },
        "screenBuffer_DFF_Q_400": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2473 ],
            "Q": [ 1315 ]
          }
        },
        "screenBuffer_DFF_Q_400_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2473 ],
            "I0": [ 1987 ],
            "I1": [ 1315 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_400_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1987 ],
            "I0": [ 1913 ],
            "I1": [ 1954 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_401": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2475 ],
            "Q": [ 612 ]
          }
        },
        "screenBuffer_DFF_Q_401_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2475 ],
            "I0": [ 1990 ],
            "I1": [ 612 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_401_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1990 ],
            "I0": [ 1913 ],
            "I1": [ 1957 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_402": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2476 ],
            "Q": [ 744 ]
          }
        },
        "screenBuffer_DFF_Q_402_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2476 ],
            "I0": [ 1992 ],
            "I1": [ 744 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_402_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1992 ],
            "I0": [ 1913 ],
            "I1": [ 1912 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_403": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2477 ],
            "Q": [ 861 ]
          }
        },
        "screenBuffer_DFF_Q_403_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2477 ],
            "I0": [ 1994 ],
            "I1": [ 861 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_403_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1994 ],
            "I0": [ 1913 ],
            "I1": [ 1941 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_404": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2478 ],
            "Q": [ 940 ]
          }
        },
        "screenBuffer_DFF_Q_404_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2478 ],
            "I0": [ 1996 ],
            "I1": [ 940 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_404_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1996 ],
            "I0": [ 1913 ],
            "I1": [ 1887 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_405": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2479 ],
            "Q": [ 1039 ]
          }
        },
        "screenBuffer_DFF_Q_405_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2479 ],
            "I0": [ 1998 ],
            "I1": [ 1039 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_405_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1998 ],
            "I0": [ 1913 ],
            "I1": [ 1891 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_406": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2480 ],
            "Q": [ 1205 ]
          }
        },
        "screenBuffer_DFF_Q_406_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2480 ],
            "I0": [ 2002 ],
            "I1": [ 1205 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_406_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2002 ],
            "I0": [ 1913 ],
            "I1": [ 1894 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_407": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2481 ],
            "Q": [ 510 ]
          }
        },
        "screenBuffer_DFF_Q_407_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2481 ],
            "I0": [ 2004 ],
            "I1": [ 510 ],
            "I2": [ 2474 ]
          }
        },
        "screenBuffer_DFF_Q_407_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2004 ],
            "I0": [ 1913 ],
            "I1": [ 1896 ],
            "I2": [ 1914 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_407_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2474 ],
            "I0": [ 174 ],
            "I1": [ 2005 ],
            "I2": [ 177 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_408": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2482 ],
            "Q": [ 1313 ]
          }
        },
        "screenBuffer_DFF_Q_408_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2482 ],
            "I0": [ 2007 ],
            "I1": [ 1313 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_408_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2007 ],
            "I0": [ 1913 ],
            "I1": [ 1954 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_409": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2484 ],
            "Q": [ 606 ]
          }
        },
        "screenBuffer_DFF_Q_409_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2484 ],
            "I0": [ 2010 ],
            "I1": [ 606 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_409_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2010 ],
            "I0": [ 1913 ],
            "I1": [ 1957 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_40_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2472 ],
            "I0": [ 2287 ],
            "I1": [ 1293 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_40_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2287 ],
            "I0": [ 1954 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_41": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2486 ],
            "Q": [ 593 ]
          }
        },
        "screenBuffer_DFF_Q_410": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2487 ],
            "Q": [ 737 ]
          }
        },
        "screenBuffer_DFF_Q_410_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2487 ],
            "I0": [ 2012 ],
            "I1": [ 737 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_410_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2012 ],
            "I0": [ 1913 ],
            "I1": [ 1912 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_411": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2488 ],
            "Q": [ 854 ]
          }
        },
        "screenBuffer_DFF_Q_411_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2488 ],
            "I0": [ 2014 ],
            "I1": [ 854 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_411_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2014 ],
            "I0": [ 1913 ],
            "I1": [ 1941 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_412": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2489 ],
            "Q": [ 934 ]
          }
        },
        "screenBuffer_DFF_Q_412_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2489 ],
            "I0": [ 2016 ],
            "I1": [ 934 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_412_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2016 ],
            "I0": [ 1913 ],
            "I1": [ 1887 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_413": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2490 ],
            "Q": [ 1037 ]
          }
        },
        "screenBuffer_DFF_Q_413_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2490 ],
            "I0": [ 2018 ],
            "I1": [ 1037 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_413_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2018 ],
            "I0": [ 1913 ],
            "I1": [ 1891 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_414": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2491 ],
            "Q": [ 1203 ]
          }
        },
        "screenBuffer_DFF_Q_414_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2491 ],
            "I0": [ 2020 ],
            "I1": [ 1203 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_414_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2020 ],
            "I0": [ 1913 ],
            "I1": [ 1894 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_415": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2492 ],
            "Q": [ 512 ]
          }
        },
        "screenBuffer_DFF_Q_415_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2492 ],
            "I0": [ 2022 ],
            "I1": [ 512 ],
            "I2": [ 2483 ]
          }
        },
        "screenBuffer_DFF_Q_415_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2022 ],
            "I0": [ 1913 ],
            "I1": [ 1896 ],
            "I2": [ 2023 ]
          }
        },
        "screenBuffer_DFF_Q_415_D_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2483 ],
            "I0": [ 174 ],
            "I1": [ 2023 ],
            "I2": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_416": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2493 ],
            "Q": [ 1306 ]
          }
        },
        "screenBuffer_DFF_Q_416_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2493 ],
            "I0": [ 1306 ],
            "I1": [ 1954 ],
            "I2": [ 2494 ]
          }
        },
        "screenBuffer_DFF_Q_417": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2495 ],
            "Q": [ 615 ]
          }
        },
        "screenBuffer_DFF_Q_417_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2495 ],
            "I0": [ 1957 ],
            "I1": [ 615 ],
            "I2": [ 2226 ],
            "I3": [ 2029 ]
          }
        },
        "screenBuffer_DFF_Q_418": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2496 ],
            "Q": [ 742 ]
          }
        },
        "screenBuffer_DFF_Q_418_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2496 ],
            "I0": [ 1912 ],
            "I1": [ 742 ],
            "I2": [ 2226 ],
            "I3": [ 2029 ]
          }
        },
        "screenBuffer_DFF_Q_419": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2497 ],
            "Q": [ 859 ]
          }
        },
        "screenBuffer_DFF_Q_419_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2497 ],
            "I0": [ 859 ],
            "I1": [ 1941 ],
            "I2": [ 2494 ]
          }
        },
        "screenBuffer_DFF_Q_41_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2486 ],
            "I0": [ 2290 ],
            "I1": [ 593 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_41_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2290 ],
            "I0": [ 1957 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_42": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2498 ],
            "Q": [ 763 ]
          }
        },
        "screenBuffer_DFF_Q_420": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2499 ],
            "Q": [ 939 ]
          }
        },
        "screenBuffer_DFF_Q_420_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2499 ],
            "I0": [ 939 ],
            "I1": [ 1887 ],
            "I2": [ 2494 ]
          }
        },
        "screenBuffer_DFF_Q_421": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2500 ],
            "Q": [ 1042 ]
          }
        },
        "screenBuffer_DFF_Q_421_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2500 ],
            "I0": [ 1042 ],
            "I1": [ 1891 ],
            "I2": [ 2494 ]
          }
        },
        "screenBuffer_DFF_Q_421_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2494 ],
            "I0": [ 2226 ],
            "I1": [ 2029 ]
          }
        },
        "screenBuffer_DFF_Q_422": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2501 ],
            "Q": [ 1208 ]
          }
        },
        "screenBuffer_DFF_Q_422_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2501 ],
            "I0": [ 1894 ],
            "I1": [ 1208 ],
            "I2": [ 2226 ],
            "I3": [ 2029 ]
          }
        },
        "screenBuffer_DFF_Q_423": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2502 ],
            "Q": [ 527 ]
          }
        },
        "screenBuffer_DFF_Q_423_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2502 ],
            "I0": [ 1896 ],
            "I1": [ 527 ],
            "I2": [ 2226 ],
            "I3": [ 2029 ]
          }
        },
        "screenBuffer_DFF_Q_424": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2503 ],
            "Q": [ 1308 ]
          }
        },
        "screenBuffer_DFF_Q_424_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2503 ],
            "I0": [ 2037 ],
            "I1": [ 1308 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_424_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2037 ],
            "I0": [ 1913 ],
            "I1": [ 1954 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_425": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2505 ],
            "Q": [ 609 ]
          }
        },
        "screenBuffer_DFF_Q_425_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2505 ],
            "I0": [ 2040 ],
            "I1": [ 609 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_425_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2040 ],
            "I0": [ 1913 ],
            "I1": [ 1957 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_426": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2506 ],
            "Q": [ 741 ]
          }
        },
        "screenBuffer_DFF_Q_426_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2506 ],
            "I0": [ 2045 ],
            "I1": [ 741 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_426_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2045 ],
            "I0": [ 1913 ],
            "I1": [ 1912 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_427": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2507 ],
            "Q": [ 858 ]
          }
        },
        "screenBuffer_DFF_Q_427_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2507 ],
            "I0": [ 2047 ],
            "I1": [ 858 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_427_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2047 ],
            "I0": [ 1913 ],
            "I1": [ 1941 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_428": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2508 ],
            "Q": [ 933 ]
          }
        },
        "screenBuffer_DFF_Q_428_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2508 ],
            "I0": [ 2049 ],
            "I1": [ 933 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_428_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2049 ],
            "I0": [ 1913 ],
            "I1": [ 1887 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_429": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2509 ],
            "Q": [ 1044 ]
          }
        },
        "screenBuffer_DFF_Q_429_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2509 ],
            "I0": [ 2051 ],
            "I1": [ 1044 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_429_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2051 ],
            "I0": [ 1913 ],
            "I1": [ 1891 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_42_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2498 ],
            "I0": [ 2292 ],
            "I1": [ 763 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_42_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2292 ],
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_43": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2510 ],
            "Q": [ 871 ]
          }
        },
        "screenBuffer_DFF_Q_430": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2511 ],
            "Q": [ 1209 ]
          }
        },
        "screenBuffer_DFF_Q_430_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2511 ],
            "I0": [ 2053 ],
            "I1": [ 1209 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_430_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2053 ],
            "I0": [ 1913 ],
            "I1": [ 1894 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_431": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2512 ],
            "Q": [ 529 ]
          }
        },
        "screenBuffer_DFF_Q_431_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2512 ],
            "I0": [ 2055 ],
            "I1": [ 529 ],
            "I2": [ 2504 ]
          }
        },
        "screenBuffer_DFF_Q_431_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2504 ],
            "I0": [ 174 ],
            "I1": [ 1921 ],
            "I2": [ 177 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_431_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2055 ],
            "I0": [ 1913 ],
            "I1": [ 1896 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_432": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2513 ],
            "Q": [ 1314 ]
          }
        },
        "screenBuffer_DFF_Q_432_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2513 ],
            "I0": [ 2057 ],
            "I1": [ 1314 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_432_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2057 ],
            "I0": [ 1913 ],
            "I1": [ 1954 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_433": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2515 ],
            "Q": [ 614 ]
          }
        },
        "screenBuffer_DFF_Q_433_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2515 ],
            "I0": [ 2060 ],
            "I1": [ 614 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_433_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2060 ],
            "I0": [ 1913 ],
            "I1": [ 1957 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_434": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2516 ],
            "Q": [ 743 ]
          }
        },
        "screenBuffer_DFF_Q_434_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2516 ],
            "I0": [ 2062 ],
            "I1": [ 743 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_434_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2062 ],
            "I0": [ 1913 ],
            "I1": [ 1912 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_435": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2517 ],
            "Q": [ 860 ]
          }
        },
        "screenBuffer_DFF_Q_435_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2517 ],
            "I0": [ 2064 ],
            "I1": [ 860 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_435_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2064 ],
            "I0": [ 1913 ],
            "I1": [ 1941 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_436": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2518 ],
            "Q": [ 938 ]
          }
        },
        "screenBuffer_DFF_Q_436_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2518 ],
            "I0": [ 2068 ],
            "I1": [ 938 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_436_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2068 ],
            "I0": [ 1913 ],
            "I1": [ 1887 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_437": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2519 ],
            "Q": [ 1038 ]
          }
        },
        "screenBuffer_DFF_Q_437_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2519 ],
            "I0": [ 2070 ],
            "I1": [ 1038 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_437_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2070 ],
            "I0": [ 1913 ],
            "I1": [ 1891 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_438": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2520 ],
            "Q": [ 1207 ]
          }
        },
        "screenBuffer_DFF_Q_438_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2520 ],
            "I0": [ 2072 ],
            "I1": [ 1207 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_438_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2072 ],
            "I0": [ 1913 ],
            "I1": [ 1894 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_439": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2521 ],
            "Q": [ 509 ]
          }
        },
        "screenBuffer_DFF_Q_439_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2521 ],
            "I0": [ 2074 ],
            "I1": [ 509 ],
            "I2": [ 2514 ]
          }
        },
        "screenBuffer_DFF_Q_439_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2074 ],
            "I0": [ 1913 ],
            "I1": [ 1896 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_439_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2514 ],
            "I0": [ 174 ],
            "I1": [ 1939 ],
            "I2": [ 177 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_43_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2510 ],
            "I0": [ 2294 ],
            "I1": [ 871 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_43_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2294 ],
            "I0": [ 1941 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_44": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2522 ],
            "Q": [ 985 ]
          }
        },
        "screenBuffer_DFF_Q_440": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2523 ],
            "Q": [ 1312 ]
          }
        },
        "screenBuffer_DFF_Q_440_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2523 ],
            "I0": [ 2076 ],
            "I1": [ 1312 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_440_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2076 ],
            "I0": [ 1954 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_441": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2524 ],
            "Q": [ 608 ]
          }
        },
        "screenBuffer_DFF_Q_441_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2524 ],
            "I0": [ 2079 ],
            "I1": [ 608 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_441_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2079 ],
            "I0": [ 1957 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_442": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2525 ],
            "Q": [ 736 ]
          }
        },
        "screenBuffer_DFF_Q_442_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2525 ],
            "I0": [ 2081 ],
            "I1": [ 736 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_442_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2081 ],
            "I0": [ 1912 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_443": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2526 ],
            "Q": [ 853 ]
          }
        },
        "screenBuffer_DFF_Q_443_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2526 ],
            "I0": [ 2083 ],
            "I1": [ 853 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_443_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2083 ],
            "I0": [ 1941 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_444": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2527 ],
            "Q": [ 932 ]
          }
        },
        "screenBuffer_DFF_Q_444_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2527 ],
            "I0": [ 2085 ],
            "I1": [ 932 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_444_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2085 ],
            "I0": [ 1887 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_445": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2528 ],
            "Q": [ 1036 ]
          }
        },
        "screenBuffer_DFF_Q_445_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2528 ],
            "I0": [ 2087 ],
            "I1": [ 1036 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_445_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2087 ],
            "I0": [ 1891 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_446": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2529 ],
            "Q": [ 1202 ]
          }
        },
        "screenBuffer_DFF_Q_446_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2529 ],
            "I0": [ 2091 ],
            "I1": [ 1202 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_446_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2091 ],
            "I0": [ 1894 ],
            "I1": [ 2094 ]
          }
        },
        "screenBuffer_DFF_Q_447": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2530 ],
            "Q": [ 511 ]
          }
        },
        "screenBuffer_DFF_Q_447_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2530 ],
            "I0": [ 2093 ],
            "I1": [ 511 ],
            "I2": [ 2450 ]
          }
        },
        "screenBuffer_DFF_Q_448": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2531 ],
            "Q": [ 1350 ]
          }
        },
        "screenBuffer_DFF_Q_448_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2531 ],
            "I0": [ 1350 ],
            "I1": [ 1954 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_449": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2533 ],
            "Q": [ 638 ]
          }
        },
        "screenBuffer_DFF_Q_449_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2533 ],
            "I0": [ 1957 ],
            "I1": [ 638 ],
            "I2": [ 2226 ],
            "I3": [ 2098 ]
          }
        },
        "screenBuffer_DFF_Q_449_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2098 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 2458 ]
          }
        },
        "screenBuffer_DFF_Q_44_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2522 ],
            "I0": [ 2298 ],
            "I1": [ 985 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_44_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2298 ],
            "I0": [ 1887 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_45": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2534 ],
            "Q": [ 1106 ]
          }
        },
        "screenBuffer_DFF_Q_450": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2535 ],
            "Q": [ 713 ]
          }
        },
        "screenBuffer_DFF_Q_450_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2535 ],
            "I0": [ 713 ],
            "I1": [ 1912 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_451": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2536 ],
            "Q": [ 832 ]
          }
        },
        "screenBuffer_DFF_Q_451_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2536 ],
            "I0": [ 832 ],
            "I1": [ 1941 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_452": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2537 ],
            "Q": [ 976 ]
          }
        },
        "screenBuffer_DFF_Q_452_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2537 ],
            "I0": [ 976 ],
            "I1": [ 1887 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_453": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2538 ],
            "Q": [ 1049 ]
          }
        },
        "screenBuffer_DFF_Q_453_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2538 ],
            "I0": [ 1049 ],
            "I1": [ 1891 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_454": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2539 ],
            "Q": [ 1224 ]
          }
        },
        "screenBuffer_DFF_Q_454_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2539 ],
            "I0": [ 1224 ],
            "I1": [ 1894 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_455": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2540 ],
            "Q": [ 534 ]
          }
        },
        "screenBuffer_DFF_Q_455_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2540 ],
            "I0": [ 534 ],
            "I1": [ 1896 ],
            "I2": [ 2532 ]
          }
        },
        "screenBuffer_DFF_Q_455_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2532 ],
            "I0": [ 2226 ],
            "I1": [ 2098 ]
          }
        },
        "screenBuffer_DFF_Q_456": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2541 ],
            "Q": [ 1348 ]
          }
        },
        "screenBuffer_DFF_Q_456_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2541 ],
            "I0": [ 2110 ],
            "I1": [ 1348 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_456_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2110 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1954 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_457": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2543 ],
            "Q": [ 636 ]
          }
        },
        "screenBuffer_DFF_Q_457_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2543 ],
            "I0": [ 2113 ],
            "I1": [ 636 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_457_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2113 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1957 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_458": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2544 ],
            "Q": [ 712 ]
          }
        },
        "screenBuffer_DFF_Q_458_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2544 ],
            "I0": [ 2115 ],
            "I1": [ 712 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_458_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2115 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1912 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_459": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2545 ],
            "Q": [ 825 ]
          }
        },
        "screenBuffer_DFF_Q_459_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2545 ],
            "I0": [ 2117 ],
            "I1": [ 825 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_459_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2117 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1941 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_45_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2534 ],
            "I0": [ 2300 ],
            "I1": [ 1106 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_45_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2300 ],
            "I0": [ 1891 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_46": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2546 ],
            "Q": [ 1137 ]
          }
        },
        "screenBuffer_DFF_Q_460": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2547 ],
            "Q": [ 978 ]
          }
        },
        "screenBuffer_DFF_Q_460_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2547 ],
            "I0": [ 2119 ],
            "I1": [ 978 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_460_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2119 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1887 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_461": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2548 ],
            "Q": [ 1047 ]
          }
        },
        "screenBuffer_DFF_Q_461_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2548 ],
            "I0": [ 2121 ],
            "I1": [ 1047 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_461_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2121 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1891 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_462": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2549 ],
            "Q": [ 1226 ]
          }
        },
        "screenBuffer_DFF_Q_462_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2549 ],
            "I0": [ 2123 ],
            "I1": [ 1226 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_462_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2123 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1894 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_463": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2550 ],
            "Q": [ 536 ]
          }
        },
        "screenBuffer_DFF_Q_463_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2550 ],
            "I0": [ 2125 ],
            "I1": [ 536 ],
            "I2": [ 2542 ]
          }
        },
        "screenBuffer_DFF_Q_463_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2125 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1896 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_463_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2542 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 1915 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_464": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2551 ],
            "Q": [ 1344 ]
          }
        },
        "screenBuffer_DFF_Q_464_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2551 ],
            "I0": [ 2127 ],
            "I1": [ 1344 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_464_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2127 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1954 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_465": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2553 ],
            "Q": [ 640 ]
          }
        },
        "screenBuffer_DFF_Q_465_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2553 ],
            "I0": [ 2130 ],
            "I1": [ 640 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_465_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2130 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1957 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_466": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2554 ],
            "Q": [ 707 ]
          }
        },
        "screenBuffer_DFF_Q_466_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2554 ],
            "I0": [ 2134 ],
            "I1": [ 707 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_466_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2134 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1912 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_467": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2555 ],
            "Q": [ 830 ]
          }
        },
        "screenBuffer_DFF_Q_467_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2555 ],
            "I0": [ 2136 ],
            "I1": [ 830 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_467_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2136 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1941 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_468": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2556 ],
            "Q": [ 970 ]
          }
        },
        "screenBuffer_DFF_Q_468_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2556 ],
            "I0": [ 2138 ],
            "I1": [ 970 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_468_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2138 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1887 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_469": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2557 ],
            "Q": [ 1055 ]
          }
        },
        "screenBuffer_DFF_Q_469_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2557 ],
            "I0": [ 2140 ],
            "I1": [ 1055 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_469_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2140 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1891 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_46_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2546 ],
            "I0": [ 2302 ],
            "I1": [ 1137 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_46_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2302 ],
            "I0": [ 1894 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_46_D_LUT3_F_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1921 ],
            "I0": [ 183 ],
            "I1": [ 179 ],
            "I2": [ 181 ]
          }
        },
        "screenBuffer_DFF_Q_47": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2558 ],
            "Q": [ 453 ]
          }
        },
        "screenBuffer_DFF_Q_470": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2559 ],
            "Q": [ 1218 ]
          }
        },
        "screenBuffer_DFF_Q_470_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2559 ],
            "I0": [ 2142 ],
            "I1": [ 1218 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_470_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2142 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1894 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_471": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2560 ],
            "Q": [ 514 ]
          }
        },
        "screenBuffer_DFF_Q_471_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2560 ],
            "I0": [ 2144 ],
            "I1": [ 514 ],
            "I2": [ 2552 ]
          }
        },
        "screenBuffer_DFF_Q_471_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2552 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 2005 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_471_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2144 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1896 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_472": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2561 ],
            "Q": [ 1342 ]
          }
        },
        "screenBuffer_DFF_Q_472_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2561 ],
            "I0": [ 2146 ],
            "I1": [ 1342 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_472_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2146 ],
            "I0": [ 1913 ],
            "I1": [ 1954 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_473": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2563 ],
            "Q": [ 633 ]
          }
        },
        "screenBuffer_DFF_Q_473_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2563 ],
            "I0": [ 2149 ],
            "I1": [ 633 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_473_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2149 ],
            "I0": [ 1913 ],
            "I1": [ 1957 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_474": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2564 ],
            "Q": [ 706 ]
          }
        },
        "screenBuffer_DFF_Q_474_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2564 ],
            "I0": [ 2151 ],
            "I1": [ 706 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_474_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2151 ],
            "I0": [ 1913 ],
            "I1": [ 1912 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_475": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2565 ],
            "Q": [ 828 ]
          }
        },
        "screenBuffer_DFF_Q_475_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2565 ],
            "I0": [ 2153 ],
            "I1": [ 828 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_475_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2153 ],
            "I0": [ 1913 ],
            "I1": [ 1941 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_476": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2566 ],
            "Q": [ 972 ]
          }
        },
        "screenBuffer_DFF_Q_476_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2566 ],
            "I0": [ 2157 ],
            "I1": [ 972 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_476_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2157 ],
            "I0": [ 1913 ],
            "I1": [ 1887 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_477": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2567 ],
            "Q": [ 1053 ]
          }
        },
        "screenBuffer_DFF_Q_477_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2567 ],
            "I0": [ 2159 ],
            "I1": [ 1053 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_477_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2159 ],
            "I0": [ 1913 ],
            "I1": [ 1891 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_478": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2568 ],
            "Q": [ 1220 ]
          }
        },
        "screenBuffer_DFF_Q_478_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2568 ],
            "I0": [ 2161 ],
            "I1": [ 1220 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_478_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2161 ],
            "I0": [ 1913 ],
            "I1": [ 1894 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_479": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2569 ],
            "Q": [ 507 ]
          }
        },
        "screenBuffer_DFF_Q_479_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2569 ],
            "I0": [ 2163 ],
            "I1": [ 507 ],
            "I2": [ 2562 ]
          }
        },
        "screenBuffer_DFF_Q_479_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2562 ],
            "I0": [ 174 ],
            "I1": [ 2164 ],
            "I2": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_479_D_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2163 ],
            "I0": [ 1913 ],
            "I1": [ 1896 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_47_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2558 ],
            "I0": [ 2304 ],
            "I1": [ 453 ],
            "I2": [ 2485 ]
          }
        },
        "screenBuffer_DFF_Q_47_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2485 ],
            "I0": [ 1921 ],
            "I1": [ 409 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_48": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2570 ],
            "Q": [ 1296 ]
          }
        },
        "screenBuffer_DFF_Q_480": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2571 ],
            "Q": [ 1349 ]
          }
        },
        "screenBuffer_DFF_Q_480_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2571 ],
            "I0": [ 1349 ],
            "I1": [ 1954 ],
            "I2": [ 2572 ]
          }
        },
        "screenBuffer_DFF_Q_481": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2573 ],
            "Q": [ 637 ]
          }
        },
        "screenBuffer_DFF_Q_481_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2573 ],
            "I0": [ 1957 ],
            "I1": [ 637 ],
            "I2": [ 2226 ],
            "I3": [ 2168 ]
          }
        },
        "screenBuffer_DFF_Q_482": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2574 ],
            "Q": [ 715 ]
          }
        },
        "screenBuffer_DFF_Q_482_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2574 ],
            "I0": [ 715 ],
            "I1": [ 1912 ],
            "I2": [ 2572 ]
          }
        },
        "screenBuffer_DFF_Q_483": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2575 ],
            "Q": [ 831 ]
          }
        },
        "screenBuffer_DFF_Q_483_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2575 ],
            "I0": [ 831 ],
            "I1": [ 1941 ],
            "I2": [ 2572 ]
          }
        },
        "screenBuffer_DFF_Q_484": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2576 ],
            "Q": [ 975 ]
          }
        },
        "screenBuffer_DFF_Q_484_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2576 ],
            "I0": [ 1887 ],
            "I1": [ 975 ],
            "I2": [ 2226 ],
            "I3": [ 2168 ]
          }
        },
        "screenBuffer_DFF_Q_485": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2577 ],
            "Q": [ 1048 ]
          }
        },
        "screenBuffer_DFF_Q_485_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2577 ],
            "I0": [ 1048 ],
            "I1": [ 1891 ],
            "I2": [ 2572 ]
          }
        },
        "screenBuffer_DFF_Q_485_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2572 ],
            "I0": [ 2226 ],
            "I1": [ 2168 ]
          }
        },
        "screenBuffer_DFF_Q_486": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2578 ],
            "Q": [ 1223 ]
          }
        },
        "screenBuffer_DFF_Q_486_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2578 ],
            "I0": [ 1894 ],
            "I1": [ 1223 ],
            "I2": [ 2226 ],
            "I3": [ 2168 ]
          }
        },
        "screenBuffer_DFF_Q_487": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2579 ],
            "Q": [ 533 ]
          }
        },
        "screenBuffer_DFF_Q_487_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2579 ],
            "I0": [ 1896 ],
            "I1": [ 533 ],
            "I2": [ 2226 ],
            "I3": [ 2168 ]
          }
        },
        "screenBuffer_DFF_Q_488": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2580 ],
            "Q": [ 1347 ]
          }
        },
        "screenBuffer_DFF_Q_488_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2580 ],
            "I0": [ 2178 ],
            "I1": [ 1347 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_488_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2178 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1954 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_489": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2582 ],
            "Q": [ 635 ]
          }
        },
        "screenBuffer_DFF_Q_489_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2582 ],
            "I0": [ 2181 ],
            "I1": [ 635 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_489_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2181 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1957 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_48_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2570 ],
            "I0": [ 2306 ],
            "I1": [ 1296 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_48_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2306 ],
            "I0": [ 1954 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_49": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2584 ],
            "Q": [ 596 ]
          }
        },
        "screenBuffer_DFF_Q_490": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2585 ],
            "Q": [ 714 ]
          }
        },
        "screenBuffer_DFF_Q_490_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2585 ],
            "I0": [ 2183 ],
            "I1": [ 714 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_490_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2183 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1912 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_491": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2586 ],
            "Q": [ 824 ]
          }
        },
        "screenBuffer_DFF_Q_491_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2586 ],
            "I0": [ 2185 ],
            "I1": [ 824 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_491_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2185 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1941 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_492": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2587 ],
            "Q": [ 977 ]
          }
        },
        "screenBuffer_DFF_Q_492_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2587 ],
            "I0": [ 2187 ],
            "I1": [ 977 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_492_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2187 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1887 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_493": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2588 ],
            "Q": [ 1046 ]
          }
        },
        "screenBuffer_DFF_Q_493_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2588 ],
            "I0": [ 2189 ],
            "I1": [ 1046 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_493_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2189 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1891 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_494": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2589 ],
            "Q": [ 1225 ]
          }
        },
        "screenBuffer_DFF_Q_494_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2589 ],
            "I0": [ 2191 ],
            "I1": [ 1225 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_494_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2191 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1894 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_495": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2590 ],
            "Q": [ 535 ]
          }
        },
        "screenBuffer_DFF_Q_495_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2590 ],
            "I0": [ 2193 ],
            "I1": [ 535 ],
            "I2": [ 2581 ]
          }
        },
        "screenBuffer_DFF_Q_495_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2581 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 1921 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_495_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2193 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1896 ],
            "I3": [ 1921 ]
          }
        },
        "screenBuffer_DFF_Q_496": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2591 ],
            "Q": [ 1343 ]
          }
        },
        "screenBuffer_DFF_Q_496_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2591 ],
            "I0": [ 2197 ],
            "I1": [ 1343 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_496_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2197 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1954 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_497": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2593 ],
            "Q": [ 639 ]
          }
        },
        "screenBuffer_DFF_Q_497_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2593 ],
            "I0": [ 2200 ],
            "I1": [ 639 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_497_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2200 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1957 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_498": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2594 ],
            "Q": [ 709 ]
          }
        },
        "screenBuffer_DFF_Q_498_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2594 ],
            "I0": [ 2202 ],
            "I1": [ 709 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_498_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2202 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1912 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_499": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2595 ],
            "Q": [ 829 ]
          }
        },
        "screenBuffer_DFF_Q_499_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2595 ],
            "I0": [ 2204 ],
            "I1": [ 829 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_499_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2204 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1941 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_49_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2584 ],
            "I0": [ 2309 ],
            "I1": [ 596 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_49_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2309 ],
            "I0": [ 1957 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2471 ],
            "I0": [ 984 ],
            "I1": [ 1887 ],
            "I2": [ 2106 ]
          }
        },
        "screenBuffer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2596 ],
            "Q": [ 1105 ]
          }
        },
        "screenBuffer_DFF_Q_50": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2597 ],
            "Q": [ 769 ]
          }
        },
        "screenBuffer_DFF_Q_500": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2598 ],
            "Q": [ 969 ]
          }
        },
        "screenBuffer_DFF_Q_500_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2598 ],
            "I0": [ 2206 ],
            "I1": [ 969 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_500_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2206 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1887 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_501": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2599 ],
            "Q": [ 1054 ]
          }
        },
        "screenBuffer_DFF_Q_501_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2599 ],
            "I0": [ 2208 ],
            "I1": [ 1054 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_501_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2208 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1891 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_502": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2600 ],
            "Q": [ 1217 ]
          }
        },
        "screenBuffer_DFF_Q_502_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2600 ],
            "I0": [ 2210 ],
            "I1": [ 1217 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_502_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2210 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1894 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_503": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2601 ],
            "Q": [ 513 ]
          }
        },
        "screenBuffer_DFF_Q_503_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2601 ],
            "I0": [ 2212 ],
            "I1": [ 513 ],
            "I2": [ 2592 ]
          }
        },
        "screenBuffer_DFF_Q_503_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2212 ],
            "I0": [ 1913 ],
            "I1": [ 1914 ],
            "I2": [ 1896 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_503_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2592 ],
            "I0": [ 1913 ],
            "I1": [ 177 ],
            "I2": [ 1939 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_504": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2602 ],
            "Q": [ 1341 ]
          }
        },
        "screenBuffer_DFF_Q_504_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2602 ],
            "I0": [ 1341 ],
            "I1": [ 185 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_505": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2604 ],
            "Q": [ 632 ]
          }
        },
        "screenBuffer_DFF_Q_505_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2604 ],
            "I0": [ 632 ],
            "I1": [ 187 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_506": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2605 ],
            "Q": [ 708 ]
          }
        },
        "screenBuffer_DFF_Q_506_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2605 ],
            "I0": [ 708 ],
            "I1": [ 189 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_507": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2606 ],
            "Q": [ 827 ]
          }
        },
        "screenBuffer_DFF_Q_507_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2606 ],
            "I0": [ 827 ],
            "I1": [ 191 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_508": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2607 ],
            "Q": [ 971 ]
          }
        },
        "screenBuffer_DFF_Q_508_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2607 ],
            "I0": [ 971 ],
            "I1": [ 193 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_509": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2608 ],
            "Q": [ 1052 ]
          }
        },
        "screenBuffer_DFF_Q_509_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2608 ],
            "I0": [ 1052 ],
            "I1": [ 195 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_50_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2597 ],
            "I0": [ 2311 ],
            "I1": [ 769 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_50_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2311 ],
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_51": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2609 ],
            "Q": [ 874 ]
          }
        },
        "screenBuffer_DFF_Q_510": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2610 ],
            "Q": [ 1219 ]
          }
        },
        "screenBuffer_DFF_Q_510_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2610 ],
            "I0": [ 1219 ],
            "I1": [ 197 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_511": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2611 ],
            "Q": [ 506 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2611 ],
            "I0": [ 506 ],
            "I1": [ 199 ],
            "I2": [ 2603 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2603 ],
            "I0": [ 2612 ],
            "I1": [ 408 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1954 ],
            "I0": [ 2612 ],
            "I1": [ 185 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1957 ],
            "I0": [ 2612 ],
            "I1": [ 187 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1912 ],
            "I0": [ 2612 ],
            "I1": [ 189 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1941 ],
            "I0": [ 2612 ],
            "I1": [ 191 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1887 ],
            "I0": [ 2612 ],
            "I1": [ 193 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1891 ],
            "I0": [ 2612 ],
            "I1": [ 195 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1894 ],
            "I0": [ 2612 ],
            "I1": [ 197 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1896 ],
            "I0": [ 2612 ],
            "I1": [ 199 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_7_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1914 ],
            "I0": [ 2447 ],
            "I1": [ 177 ]
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2612 ],
            "I0": [ 174 ],
            "I1": [ 172 ],
            "I2": [ 1952 ]
          }
        },
        "screenBuffer_DFF_Q_51_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2609 ],
            "I0": [ 2313 ],
            "I1": [ 874 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_51_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2313 ],
            "I0": [ 1941 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_52": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2613 ],
            "Q": [ 997 ]
          }
        },
        "screenBuffer_DFF_Q_52_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2613 ],
            "I0": [ 2315 ],
            "I1": [ 997 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_52_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2315 ],
            "I0": [ 1887 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_53": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2614 ],
            "Q": [ 1102 ]
          }
        },
        "screenBuffer_DFF_Q_53_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2614 ],
            "I0": [ 2317 ],
            "I1": [ 1102 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_53_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2317 ],
            "I0": [ 1891 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_54": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2615 ],
            "Q": [ 1177 ]
          }
        },
        "screenBuffer_DFF_Q_54_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2615 ],
            "I0": [ 2320 ],
            "I1": [ 1177 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_54_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2320 ],
            "I0": [ 1894 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1939 ]
          }
        },
        "screenBuffer_DFF_Q_55": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2616 ],
            "Q": [ 441 ]
          }
        },
        "screenBuffer_DFF_Q_55_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2616 ],
            "I0": [ 2322 ],
            "I1": [ 441 ],
            "I2": [ 2583 ]
          }
        },
        "screenBuffer_DFF_Q_55_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2583 ],
            "I0": [ 1939 ],
            "I1": [ 409 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_56": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2617 ],
            "Q": [ 1292 ]
          }
        },
        "screenBuffer_DFF_Q_56_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2617 ],
            "I0": [ 2324 ],
            "I1": [ 1292 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_56_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2324 ],
            "I0": [ 1954 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_57": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2619 ],
            "Q": [ 592 ]
          }
        },
        "screenBuffer_DFF_Q_57_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2619 ],
            "I0": [ 2327 ],
            "I1": [ 592 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_57_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2327 ],
            "I0": [ 1957 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_58": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2620 ],
            "Q": [ 767 ]
          }
        },
        "screenBuffer_DFF_Q_58_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2620 ],
            "I0": [ 2329 ],
            "I1": [ 767 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_58_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2329 ],
            "I0": [ 1912 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_59": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2621 ],
            "Q": [ 870 ]
          }
        },
        "screenBuffer_DFF_Q_59_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2621 ],
            "I0": [ 2331 ],
            "I1": [ 870 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_59_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2331 ],
            "I0": [ 1941 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2596 ],
            "I0": [ 1891 ],
            "I1": [ 1105 ],
            "I2": [ 1889 ],
            "I3": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2622 ],
            "Q": [ 1140 ]
          }
        },
        "screenBuffer_DFF_Q_60": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2623 ],
            "Q": [ 994 ]
          }
        },
        "screenBuffer_DFF_Q_60_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2623 ],
            "I0": [ 2333 ],
            "I1": [ 994 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_60_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2333 ],
            "I0": [ 1887 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_61": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2624 ],
            "Q": [ 1100 ]
          }
        },
        "screenBuffer_DFF_Q_61_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2624 ],
            "I0": [ 2335 ],
            "I1": [ 1100 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_61_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2335 ],
            "I0": [ 1891 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_62": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2625 ],
            "Q": [ 1175 ]
          }
        },
        "screenBuffer_DFF_Q_62_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2625 ],
            "I0": [ 2337 ],
            "I1": [ 1175 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_62_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2337 ],
            "I0": [ 1894 ],
            "I1": [ 2448 ]
          }
        },
        "screenBuffer_DFF_Q_63": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2626 ],
            "Q": [ 443 ]
          }
        },
        "screenBuffer_DFF_Q_63_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2626 ],
            "I0": [ 2339 ],
            "I1": [ 443 ],
            "I2": [ 2618 ]
          }
        },
        "screenBuffer_DFF_Q_63_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2618 ],
            "I0": [ 2448 ],
            "I1": [ 409 ]
          }
        },
        "screenBuffer_DFF_Q_64": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2627 ],
            "Q": [ 1264 ]
          }
        },
        "screenBuffer_DFF_Q_64_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2627 ],
            "I0": [ 1954 ],
            "I1": [ 1264 ],
            "I2": [ 2342 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_64_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2342 ],
            "I0": [ 177 ],
            "I1": [ 2458 ],
            "I2": [ 1913 ]
          }
        },
        "screenBuffer_DFF_Q_65": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2628 ],
            "Q": [ 564 ]
          }
        },
        "screenBuffer_DFF_Q_65_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2628 ],
            "I0": [ 564 ],
            "I1": [ 1957 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_66": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2630 ],
            "Q": [ 682 ]
          }
        },
        "screenBuffer_DFF_Q_66_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2630 ],
            "I0": [ 682 ],
            "I1": [ 1912 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_67": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2631 ],
            "Q": [ 806 ]
          }
        },
        "screenBuffer_DFF_Q_67_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2631 ],
            "I0": [ 806 ],
            "I1": [ 1941 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_68": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2632 ],
            "Q": [ 990 ]
          }
        },
        "screenBuffer_DFF_Q_68_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2632 ],
            "I0": [ 990 ],
            "I1": [ 1887 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_69": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2633 ],
            "Q": [ 1115 ]
          }
        },
        "screenBuffer_DFF_Q_69_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2633 ],
            "I0": [ 1115 ],
            "I1": [ 1891 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2622 ],
            "I0": [ 1140 ],
            "I1": [ 1894 ],
            "I2": [ 2106 ]
          }
        },
        "screenBuffer_DFF_Q_6_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2106 ],
            "I0": [ 1889 ],
            "I1": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2634 ],
            "Q": [ 452 ]
          }
        },
        "screenBuffer_DFF_Q_70": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2635 ],
            "Q": [ 1144 ]
          }
        },
        "screenBuffer_DFF_Q_70_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2635 ],
            "I0": [ 1144 ],
            "I1": [ 1894 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_71": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2636 ],
            "Q": [ 448 ]
          }
        },
        "screenBuffer_DFF_Q_71_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2636 ],
            "I0": [ 448 ],
            "I1": [ 1896 ],
            "I2": [ 2629 ]
          }
        },
        "screenBuffer_DFF_Q_71_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2629 ],
            "I0": [ 2342 ],
            "I1": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_72": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2637 ],
            "Q": [ 1266 ]
          }
        },
        "screenBuffer_DFF_Q_72_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2637 ],
            "I0": [ 2352 ],
            "I1": [ 1266 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_72_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2352 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1954 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_73": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2639 ],
            "Q": [ 566 ]
          }
        },
        "screenBuffer_DFF_Q_73_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2639 ],
            "I0": [ 2355 ],
            "I1": [ 566 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_73_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2355 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1957 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_74": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2640 ],
            "Q": [ 684 ]
          }
        },
        "screenBuffer_DFF_Q_74_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2640 ],
            "I0": [ 2359 ],
            "I1": [ 684 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_74_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2359 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1912 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_75": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2641 ],
            "Q": [ 808 ]
          }
        },
        "screenBuffer_DFF_Q_75_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2641 ],
            "I0": [ 2361 ],
            "I1": [ 808 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_75_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2361 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1941 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_76": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2642 ],
            "Q": [ 992 ]
          }
        },
        "screenBuffer_DFF_Q_76_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2642 ],
            "I0": [ 2363 ],
            "I1": [ 992 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_76_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2363 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1887 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_77": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2643 ],
            "Q": [ 1117 ]
          }
        },
        "screenBuffer_DFF_Q_77_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2643 ],
            "I0": [ 2365 ],
            "I1": [ 1117 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_77_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2365 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1891 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_78": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2644 ],
            "Q": [ 1146 ]
          }
        },
        "screenBuffer_DFF_Q_78_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2644 ],
            "I0": [ 2367 ],
            "I1": [ 1146 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_78_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2367 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1894 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_79": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2645 ],
            "Q": [ 446 ]
          }
        },
        "screenBuffer_DFF_Q_79_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2645 ],
            "I0": [ 2369 ],
            "I1": [ 446 ],
            "I2": [ 2638 ]
          }
        },
        "screenBuffer_DFF_Q_79_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2369 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1896 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_79_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2353 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 1915 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_79_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2638 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 1915 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2634 ],
            "I0": [ 1896 ],
            "I1": [ 452 ],
            "I2": [ 1889 ],
            "I3": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2646 ],
            "Q": [ 1295 ]
          }
        },
        "screenBuffer_DFF_Q_80": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2647 ],
            "Q": [ 1268 ]
          }
        },
        "screenBuffer_DFF_Q_80_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2647 ],
            "I0": [ 2371 ],
            "I1": [ 1268 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_80_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2371 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1954 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_81": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2649 ],
            "Q": [ 568 ]
          }
        },
        "screenBuffer_DFF_Q_81_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2649 ],
            "I0": [ 2374 ],
            "I1": [ 568 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_81_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2374 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1957 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_82": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2650 ],
            "Q": [ 686 ]
          }
        },
        "screenBuffer_DFF_Q_82_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2650 ],
            "I0": [ 2376 ],
            "I1": [ 686 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_82_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2376 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1912 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_83": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2651 ],
            "Q": [ 805 ]
          }
        },
        "screenBuffer_DFF_Q_83_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2651 ],
            "I0": [ 2378 ],
            "I1": [ 805 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_83_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2378 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1941 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_84": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2652 ],
            "Q": [ 999 ]
          }
        },
        "screenBuffer_DFF_Q_84_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2652 ],
            "I0": [ 2381 ],
            "I1": [ 999 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_84_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2381 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1887 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_85": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2653 ],
            "Q": [ 1119 ]
          }
        },
        "screenBuffer_DFF_Q_85_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2653 ],
            "I0": [ 2383 ],
            "I1": [ 1119 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_85_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2383 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1891 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_86": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2654 ],
            "Q": [ 1182 ]
          }
        },
        "screenBuffer_DFF_Q_86_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2654 ],
            "I0": [ 2385 ],
            "I1": [ 1182 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_86_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2385 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1894 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_87": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2655 ],
            "Q": [ 438 ]
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2655 ],
            "I0": [ 2387 ],
            "I1": [ 438 ],
            "I2": [ 2648 ]
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2387 ],
            "I0": [ 1914 ],
            "I1": [ 1913 ],
            "I2": [ 1896 ],
            "I3": [ 2005 ]
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2372 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 2005 ],
            "I3": [ 2226 ]
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2005 ],
            "I0": [ 181 ],
            "I1": [ 183 ],
            "I2": [ 179 ]
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2648 ],
            "I0": [ 177 ],
            "I1": [ 1913 ],
            "I2": [ 2005 ],
            "I3": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_88": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2656 ],
            "Q": [ 1261 ]
          }
        },
        "screenBuffer_DFF_Q_88_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2656 ],
            "I0": [ 2389 ],
            "I1": [ 1261 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_88_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2389 ],
            "I0": [ 1954 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_89": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2658 ],
            "Q": [ 561 ]
          }
        },
        "screenBuffer_DFF_Q_89_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2658 ],
            "I0": [ 2392 ],
            "I1": [ 561 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_89_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2392 ],
            "I0": [ 1957 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2646 ],
            "I0": [ 2239 ],
            "I1": [ 1295 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_8_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2239 ],
            "I0": [ 1954 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2659 ],
            "Q": [ 595 ]
          }
        },
        "screenBuffer_DFF_Q_90": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2660 ],
            "Q": [ 679 ]
          }
        },
        "screenBuffer_DFF_Q_90_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2660 ],
            "I0": [ 2394 ],
            "I1": [ 679 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_90_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2394 ],
            "I0": [ 1912 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_91": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2661 ],
            "Q": [ 801 ]
          }
        },
        "screenBuffer_DFF_Q_91_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2661 ],
            "I0": [ 2396 ],
            "I1": [ 801 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_91_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2396 ],
            "I0": [ 1941 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_92": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2662 ],
            "Q": [ 1001 ]
          }
        },
        "screenBuffer_DFF_Q_92_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2662 ],
            "I0": [ 2398 ],
            "I1": [ 1001 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_92_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2398 ],
            "I0": [ 1887 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_93": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2663 ],
            "Q": [ 1112 ]
          }
        },
        "screenBuffer_DFF_Q_93_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2663 ],
            "I0": [ 2400 ],
            "I1": [ 1112 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_93_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2400 ],
            "I0": [ 1891 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_94": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2664 ],
            "Q": [ 1184 ]
          }
        },
        "screenBuffer_DFF_Q_94_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2664 ],
            "I0": [ 2403 ],
            "I1": [ 1184 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_94_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2403 ],
            "I0": [ 1894 ],
            "I1": [ 1913 ],
            "I2": [ 2164 ]
          }
        },
        "screenBuffer_DFF_Q_94_D_LUT3_F_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2164 ],
            "I0": [ 183 ],
            "I1": [ 181 ],
            "I2": [ 177 ],
            "I3": [ 179 ]
          }
        },
        "screenBuffer_DFF_Q_95": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2665 ],
            "Q": [ 434 ]
          }
        },
        "screenBuffer_DFF_Q_95_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2665 ],
            "I0": [ 2405 ],
            "I1": [ 434 ],
            "I2": [ 2657 ]
          }
        },
        "screenBuffer_DFF_Q_95_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2657 ],
            "I0": [ 2164 ],
            "I1": [ 409 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_96": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2666 ],
            "Q": [ 1263 ]
          }
        },
        "screenBuffer_DFF_Q_96_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2666 ],
            "I0": [ 1263 ],
            "I1": [ 1954 ],
            "I2": [ 1892 ]
          }
        },
        "screenBuffer_DFF_Q_97": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2667 ],
            "Q": [ 563 ]
          }
        },
        "screenBuffer_DFF_Q_97_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2667 ],
            "I0": [ 563 ],
            "I1": [ 1957 ],
            "I2": [ 1892 ]
          }
        },
        "screenBuffer_DFF_Q_98": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2668 ],
            "Q": [ 681 ]
          }
        },
        "screenBuffer_DFF_Q_98_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2668 ],
            "I0": [ 681 ],
            "I1": [ 1912 ],
            "I2": [ 1892 ]
          }
        },
        "screenBuffer_DFF_Q_99": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:88.5-93.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2669 ],
            "Q": [ 804 ]
          }
        },
        "screenBuffer_DFF_Q_99_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2669 ],
            "I0": [ 804 ],
            "I1": [ 1941 ],
            "I2": [ 1892 ]
          }
        },
        "screenBuffer_DFF_Q_99_D_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1892 ],
            "I0": [ 1888 ],
            "I1": [ 1889 ]
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2659 ],
            "I0": [ 2242 ],
            "I1": [ 595 ],
            "I2": [ 1911 ]
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2242 ],
            "I0": [ 1957 ],
            "I1": [ 1913 ],
            "I2": [ 1914 ],
            "I3": [ 1915 ]
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1915 ],
            "I0": [ 183 ],
            "I1": [ 181 ],
            "I2": [ 179 ]
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1911 ],
            "I0": [ 1915 ],
            "I1": [ 409 ],
            "I2": [ 177 ],
            "I3": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1883 ],
            "I0": [ 1954 ],
            "I1": [ 1299 ],
            "I2": [ 1889 ],
            "I3": [ 2227 ]
          }
        },
        "screenBuffer_DFF_Q_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2227 ],
            "I0": [ 2458 ],
            "I1": [ 177 ],
            "I2": [ 174 ]
          }
        },
        "screenBuffer_DFF_Q_D_LUT4_F_I3_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2458 ],
            "I0": [ 183 ],
            "I1": [ 181 ],
            "I2": [ 179 ]
          }
        },
        "te.outputBuffer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2670 ],
            "Q": [ 1849 ]
          }
        },
        "te.outputBuffer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2671 ],
            "Q": [ 1806 ]
          }
        },
        "te.outputBuffer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2672 ],
            "Q": [ 1812 ]
          }
        },
        "te.outputBuffer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2673 ],
            "Q": [ 1819 ]
          }
        },
        "te.outputBuffer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2674 ],
            "Q": [ 1823 ]
          }
        },
        "te.outputBuffer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2675 ],
            "Q": [ 1831 ]
          }
        },
        "te.outputBuffer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2676 ],
            "Q": [ 1838 ]
          }
        },
        "te.outputBuffer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 2677 ],
            "Q": [ 1841 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2671 ],
            "I0": [ 2678 ],
            "I1": [ 2679 ],
            "I2": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2672 ],
            "I0": [ 2681 ],
            "I1": [ 2682 ],
            "I2": [ 2683 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2683 ],
            "I0": [ 2684 ],
            "I1": [ 2685 ],
            "I2": [ 2686 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2682 ],
            "I0": [ 2687 ],
            "I1": [ 2688 ],
            "I2": [ 2689 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2688 ],
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2692 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2687 ],
            "I0": [ 2693 ],
            "I1": [ 2694 ],
            "I2": [ 888 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2694 ],
            "I0": [ 1004 ],
            "I1": [ 2695 ],
            "I2": [ 2696 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2695 ],
            "I0": [ 2697 ],
            "I1": [ 1867 ],
            "I2": [ 2698 ],
            "I3": [ 2699 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2696 ],
            "I0": [ 2700 ],
            "I1": [ 2701 ],
            "I2": [ 2702 ],
            "I3": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2703 ],
            "I0": [ 1867 ],
            "I1": [ 2698 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2698 ],
            "I0": [ 1862 ],
            "I1": [ 1855 ],
            "I2": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2693 ],
            "I0": [ 1004 ],
            "I1": [ 2704 ],
            "I2": [ 1121 ],
            "I3": [ 2705 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2692 ],
            "I0": [ 2706 ],
            "I1": [ 2707 ],
            "I2": [ 2708 ],
            "I3": [ 2709 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2691 ],
            "I0": [ 2710 ],
            "I1": [ 2711 ],
            "I2": [ 2712 ],
            "I3": [ 2713 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2706 ],
            "I0": [ 1121 ],
            "I1": [ 2714 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2707 ],
            "I0": [ 2715 ],
            "I1": [ 2716 ],
            "I2": [ 2717 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2709 ],
            "I0": [ 1004 ],
            "I1": [ 2718 ],
            "I2": [ 1121 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2681 ],
            "I0": [ 2719 ],
            "I1": [ 772 ],
            "I2": [ 2720 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2719 ],
            "I0": [ 2721 ],
            "I1": [ 2705 ],
            "I2": [ 2722 ],
            "I3": [ 2723 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2720 ],
            "I0": [ 2690 ],
            "I1": [ 2724 ],
            "I2": [ 2725 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2724 ],
            "I0": [ 2708 ],
            "I1": [ 2726 ],
            "I2": [ 2704 ],
            "I3": [ 2727 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2725 ],
            "I0": [ 2728 ],
            "I1": [ 2729 ],
            "I2": [ 2730 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2730 ],
            "I0": [ 2716 ],
            "I1": [ 2731 ],
            "I2": [ 2732 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2729 ],
            "I0": [ 1867 ],
            "I1": [ 2700 ],
            "I2": [ 2733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2728 ],
            "I0": [ 2734 ],
            "I1": [ 2714 ],
            "I2": [ 2716 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2704 ],
            "I0": [ 2697 ],
            "I1": [ 2698 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2727 ],
            "I0": [ 2735 ],
            "I1": [ 2726 ],
            "I2": [ 2716 ],
            "I3": [ 2736 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2684 ],
            "I0": [ 2737 ],
            "I1": [ 2738 ],
            "I2": [ 2690 ],
            "I3": [ 2739 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2685 ],
            "I0": [ 2740 ],
            "I1": [ 2741 ],
            "I2": [ 2742 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2741 ],
            "I0": [ 2743 ],
            "I1": [ 2744 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2744 ],
            "I0": [ 2715 ],
            "I1": [ 1863 ],
            "I2": [ 1855 ],
            "I3": [ 1862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2740 ],
            "I0": [ 2745 ],
            "I1": [ 2746 ],
            "I2": [ 2733 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2742 ],
            "I0": [ 2747 ],
            "I1": [ 2748 ],
            "I2": [ 2700 ],
            "I3": [ 2749 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2746 ],
            "I0": [ 2750 ],
            "I1": [ 2735 ],
            "I2": [ 2751 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2738 ],
            "I0": [ 2703 ],
            "I1": [ 2697 ],
            "I2": [ 2715 ],
            "I3": [ 2743 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2737 ],
            "I0": [ 2752 ],
            "I1": [ 2753 ],
            "I2": [ 2708 ],
            "I3": [ 1121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2752 ],
            "I0": [ 2715 ],
            "I1": [ 2717 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2717 ],
            "I0": [ 2698 ],
            "I1": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2754 ],
            "I0": [ 2752 ],
            "I1": [ 1121 ],
            "I2": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2755 ],
            "I0": [ 2756 ],
            "I1": [ 2703 ],
            "I2": [ 2715 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2757 ],
            "I0": [ 2755 ],
            "I1": [ 2754 ],
            "I2": [ 2708 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2697 ],
            "I0": [ 1863 ],
            "I1": [ 1855 ],
            "I2": [ 1867 ],
            "I3": [ 1862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2678 ],
            "I0": [ 2758 ],
            "I1": [ 2759 ],
            "I2": [ 2686 ],
            "I3": [ 2760 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2679 ],
            "I0": [ 2761 ],
            "I1": [ 2762 ],
            "I2": [ 2763 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2763 ],
            "I0": [ 2764 ],
            "I1": [ 2765 ],
            "I2": [ 2766 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2762 ],
            "I0": [ 2767 ],
            "I1": [ 2768 ],
            "I2": [ 2690 ],
            "I3": [ 2769 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2768 ],
            "I0": [ 2745 ],
            "I1": [ 2770 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2770 ],
            "I0": [ 2771 ],
            "I1": [ 2716 ],
            "I2": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2767 ],
            "I0": [ 2772 ],
            "I1": [ 2773 ],
            "I2": [ 2716 ],
            "I3": [ 2712 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2769 ],
            "I0": [ 1004 ],
            "I1": [ 2703 ],
            "I2": [ 2709 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2761 ],
            "I0": [ 2774 ],
            "I1": [ 2775 ],
            "I2": [ 2690 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2774 ],
            "I0": [ 2708 ],
            "I1": [ 2776 ],
            "I2": [ 2777 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2777 ],
            "I0": [ 2778 ],
            "I1": [ 2703 ],
            "I2": [ 2708 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2776 ],
            "I0": [ 2779 ],
            "I1": [ 2744 ],
            "I2": [ 2780 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2780 ],
            "I0": [ 2781 ],
            "I1": [ 2717 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2775 ],
            "I0": [ 2782 ],
            "I1": [ 2783 ],
            "I2": [ 2708 ],
            "I3": [ 2784 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2783 ],
            "I0": [ 2718 ],
            "I1": [ 1121 ],
            "I2": [ 2785 ],
            "I3": [ 2786 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2784 ],
            "I0": [ 2706 ],
            "I1": [ 2787 ],
            "I2": [ 2788 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2788 ],
            "I0": [ 2778 ],
            "I1": [ 2703 ],
            "I2": [ 2716 ],
            "I3": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2765 ],
            "I0": [ 2789 ],
            "I1": [ 2790 ],
            "I2": [ 2733 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2764 ],
            "I0": [ 2708 ],
            "I1": [ 2791 ],
            "I2": [ 2792 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2766 ],
            "I0": [ 2793 ],
            "I1": [ 2686 ],
            "I2": [ 2794 ],
            "I3": [ 2795 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2793 ],
            "I0": [ 2778 ],
            "I1": [ 2715 ],
            "I2": [ 2716 ],
            "I3": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2795 ],
            "I0": [ 2686 ],
            "I1": [ 2707 ],
            "I2": [ 2708 ],
            "I3": [ 2778 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2794 ],
            "I0": [ 772 ],
            "I1": [ 2708 ],
            "I2": [ 2711 ],
            "I3": [ 2736 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2790 ],
            "I0": [ 2796 ],
            "I1": [ 2699 ],
            "I2": [ 2787 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2789 ],
            "I0": [ 2797 ],
            "I1": [ 1867 ],
            "I2": [ 2745 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2796 ],
            "I0": [ 1867 ],
            "I1": [ 1863 ],
            "I2": [ 1855 ],
            "I3": [ 1862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2699 ],
            "I0": [ 1121 ],
            "I1": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2745 ],
            "I0": [ 2699 ],
            "I1": [ 2703 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT2_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2798 ],
            "I0": [ 2799 ],
            "I1": [ 2745 ],
            "I2": [ 2747 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT2_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2713 ],
            "I0": [ 1867 ],
            "I1": [ 2797 ],
            "I2": [ 2708 ],
            "I3": [ 2745 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2759 ],
            "I0": [ 2711 ],
            "I1": [ 2748 ],
            "I2": [ 2800 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010111101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2760 ],
            "I0": [ 2686 ],
            "I1": [ 2801 ],
            "I2": [ 2690 ],
            "I3": [ 2802 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2801 ],
            "I0": [ 2715 ],
            "I1": [ 2708 ],
            "I2": [ 2716 ],
            "I3": [ 2703 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2802 ],
            "I0": [ 2743 ],
            "I1": [ 2803 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2803 ],
            "I0": [ 2715 ],
            "I1": [ 2697 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2747 ],
            "I0": [ 2716 ],
            "I1": [ 2803 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2710 ],
            "I0": [ 2703 ],
            "I1": [ 2803 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2711 ],
            "I0": [ 2715 ],
            "I1": [ 2716 ],
            "I2": [ 2703 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT3_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2712 ],
            "I0": [ 2716 ],
            "I1": [ 2779 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2702 ],
            "I0": [ 2716 ],
            "I1": [ 2735 ],
            "I2": [ 2803 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2739 ],
            "I0": [ 2804 ],
            "I1": [ 2805 ],
            "I2": [ 2802 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2804 ],
            "I0": [ 2806 ],
            "I1": [ 2807 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2808 ],
            "I0": [ 2804 ],
            "I1": [ 2809 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2810 ],
            "I0": [ 2811 ],
            "I1": [ 2812 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_I0_F_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2811 ],
            "I0": [ 2813 ],
            "I1": [ 2814 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_I0_F_LUT3_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2815 ],
            "I0": [ 2816 ],
            "I1": [ 2811 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2758 ],
            "I0": [ 2690 ],
            "I1": [ 2817 ],
            "I2": [ 2818 ],
            "I3": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2817 ],
            "I0": [ 2819 ],
            "I1": [ 2716 ],
            "I2": [ 2781 ],
            "I3": [ 413 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2819 ],
            "I0": [ 2781 ],
            "I1": [ 2697 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2773 ],
            "I0": [ 2698 ],
            "I1": [ 2819 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2782 ],
            "I0": [ 2819 ],
            "I1": [ 2786 ],
            "I2": [ 2716 ],
            "I3": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2781 ],
            "I0": [ 2778 ],
            "I1": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2771 ],
            "I0": [ 1855 ],
            "I1": [ 1862 ],
            "I2": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2748 ],
            "I0": [ 2786 ],
            "I1": [ 2785 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2749 ],
            "I0": [ 2735 ],
            "I1": [ 2753 ],
            "I2": [ 2716 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2800 ],
            "I0": [ 1121 ],
            "I1": [ 2751 ],
            "I2": [ 2733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2751 ],
            "I0": [ 2715 ],
            "I1": [ 2786 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2733 ],
            "I0": [ 2715 ],
            "I1": [ 2716 ],
            "I2": [ 2786 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2700 ],
            "I0": [ 2785 ],
            "I1": [ 2698 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2786 ],
            "I0": [ 1867 ],
            "I1": [ 1863 ],
            "I2": [ 1855 ],
            "I3": [ 1862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2673 ],
            "I0": [ 2818 ],
            "I1": [ 2820 ],
            "I2": [ 2821 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2674 ],
            "I0": [ 2822 ],
            "I1": [ 2823 ],
            "I2": [ 2824 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2823 ],
            "I0": [ 2690 ],
            "I1": [ 2825 ],
            "I2": [ 2826 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2824 ],
            "I0": [ 2827 ],
            "I1": [ 2828 ],
            "I2": [ 2829 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2829 ],
            "I0": [ 2830 ],
            "I1": [ 2831 ],
            "I2": [ 2690 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2828 ],
            "I0": [ 2832 ],
            "I1": [ 2833 ],
            "I2": [ 2834 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2834 ],
            "I0": [ 2806 ],
            "I1": [ 2835 ],
            "I2": [ 2836 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2827 ],
            "I0": [ 2837 ],
            "I1": [ 2838 ],
            "I2": [ 2839 ],
            "I3": [ 2840 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2831 ],
            "I0": [ 2841 ],
            "I1": [ 2842 ],
            "I2": [ 2843 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2830 ],
            "I0": [ 2805 ],
            "I1": [ 2844 ],
            "I2": [ 2686 ],
            "I3": [ 2845 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2845 ],
            "I0": [ 2846 ],
            "I1": [ 2847 ],
            "I2": [ 2743 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2846 ],
            "I0": [ 2715 ],
            "I1": [ 2848 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2849 ],
            "I0": [ 2716 ],
            "I1": [ 2846 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2850 ],
            "I0": [ 1121 ],
            "I1": [ 2813 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2844 ],
            "I0": [ 2851 ],
            "I1": [ 2686 ],
            "I2": [ 2852 ],
            "I3": [ 2847 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2853 ],
            "I0": [ 2854 ],
            "I1": [ 2852 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2852 ],
            "I0": [ 2855 ],
            "I1": [ 2856 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2843 ],
            "I0": [ 2805 ],
            "I1": [ 2857 ],
            "I2": [ 2858 ],
            "I3": [ 2859 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2842 ],
            "I0": [ 2816 ],
            "I1": [ 2860 ],
            "I2": [ 2743 ],
            "I3": [ 2861 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2861 ],
            "I0": [ 2862 ],
            "I1": [ 2852 ],
            "I2": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2859 ],
            "I0": [ 2836 ],
            "I1": [ 2846 ],
            "I2": [ 2847 ],
            "I3": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2858 ],
            "I0": [ 2753 ],
            "I1": [ 2864 ],
            "I2": [ 2807 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2822 ],
            "I0": [ 2865 ],
            "I1": [ 2866 ],
            "I2": [ 2686 ],
            "I3": [ 2867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2865 ],
            "I0": [ 2868 ],
            "I1": [ 2869 ],
            "I2": [ 2870 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2866 ],
            "I0": [ 2860 ],
            "I1": [ 2805 ],
            "I2": [ 2871 ],
            "I3": [ 2872 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2867 ],
            "I0": [ 2690 ],
            "I1": [ 2873 ],
            "I2": [ 2874 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2874 ],
            "I0": [ 2875 ],
            "I1": [ 2876 ],
            "I2": [ 2690 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2875 ],
            "I0": [ 2877 ],
            "I1": [ 2854 ],
            "I2": [ 2805 ],
            "I3": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2860 ],
            "I0": [ 2862 ],
            "I1": [ 2855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2753 ],
            "I0": [ 2860 ],
            "I1": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2708 ],
            "I0": [ 2818 ],
            "I1": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2750 ],
            "I0": [ 2715 ],
            "I1": [ 2860 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2872 ],
            "I0": [ 2848 ],
            "I1": [ 2708 ],
            "I2": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2876 ],
            "I0": [ 2878 ],
            "I1": [ 2846 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2879 ],
            "I0": [ 2880 ],
            "I1": [ 2881 ],
            "I2": [ 2708 ],
            "I3": [ 2882 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2883 ],
            "I0": [ 2880 ],
            "I1": [ 2884 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2880 ],
            "I0": [ 2813 ],
            "I1": [ 2857 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2884 ],
            "I0": [ 2753 ],
            "I1": [ 2857 ],
            "I2": [ 2716 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2882 ],
            "I0": [ 2853 ],
            "I1": [ 1004 ],
            "I2": [ 2716 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2825 ],
            "I0": [ 2885 ],
            "I1": [ 2886 ],
            "I2": [ 2887 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2826 ],
            "I0": [ 2888 ],
            "I1": [ 2889 ],
            "I2": [ 2690 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2889 ],
            "I0": [ 2841 ],
            "I1": [ 2890 ],
            "I2": [ 2891 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2890 ],
            "I0": [ 2806 ],
            "I1": [ 2753 ],
            "I2": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2841 ],
            "I0": [ 2857 ],
            "I1": [ 2753 ],
            "I2": [ 2833 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2891 ],
            "I0": [ 2857 ],
            "I1": [ 2853 ],
            "I2": [ 2743 ],
            "I3": [ 2892 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2892 ],
            "I0": [ 2750 ],
            "I1": [ 2813 ],
            "I2": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2888 ],
            "I0": [ 1121 ],
            "I1": [ 2753 ],
            "I2": [ 2893 ],
            "I3": [ 2894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2893 ],
            "I0": [ 2895 ],
            "I1": [ 2708 ],
            "I2": [ 2896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2896 ],
            "I0": [ 2851 ],
            "I1": [ 2753 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2894 ],
            "I0": [ 2848 ],
            "I1": [ 2897 ],
            "I2": [ 2715 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2885 ],
            "I0": [ 2898 ],
            "I1": [ 2708 ],
            "I2": [ 2899 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2898 ],
            "I0": [ 2785 ],
            "I1": [ 2855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2899 ],
            "I0": [ 2851 ],
            "I1": [ 2853 ],
            "I2": [ 2900 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2887 ],
            "I0": [ 2901 ],
            "I1": [ 2805 ],
            "I2": [ 2902 ],
            "I3": [ 2903 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2886 ],
            "I0": [ 2832 ],
            "I1": [ 2716 ],
            "I2": [ 2850 ],
            "I3": [ 2839 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2901 ],
            "I0": [ 2851 ],
            "I1": [ 2904 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2902 ],
            "I0": [ 2855 ],
            "I1": [ 1004 ],
            "I2": [ 2905 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2809 ],
            "I0": [ 2906 ],
            "I1": [ 2716 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2905 ],
            "I0": [ 2856 ],
            "I1": [ 2907 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2903 ],
            "I0": [ 2853 ],
            "I1": [ 2716 ],
            "I2": [ 2908 ],
            "I3": [ 2909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2908 ],
            "I0": [ 2715 ],
            "I1": [ 2716 ],
            "I2": [ 2856 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2910 ],
            "I0": [ 1121 ],
            "I1": [ 2753 ],
            "I2": [ 2908 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2870 ],
            "I0": [ 2753 ],
            "I1": [ 2832 ],
            "I2": [ 2833 ],
            "I3": [ 2910 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2868 ],
            "I0": [ 2848 ],
            "I1": [ 2750 ],
            "I2": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2869 ],
            "I0": [ 2750 ],
            "I1": [ 2853 ],
            "I2": [ 2805 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2909 ],
            "I0": [ 2904 ],
            "I1": [ 2847 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2670 ],
            "I0": [ 2911 ],
            "I1": [ 2912 ],
            "I2": [ 2913 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2913 ],
            "I0": [ 2914 ],
            "I1": [ 2915 ],
            "I2": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2914 ],
            "I0": [ 2916 ],
            "I1": [ 2917 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2916 ],
            "I0": [ 2791 ],
            "I1": [ 2797 ],
            "I2": [ 2918 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2917 ],
            "I0": [ 2716 ],
            "I1": [ 2726 ],
            "I2": [ 2919 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2919 ],
            "I0": [ 2700 ],
            "I1": [ 2748 ],
            "I2": [ 2920 ],
            "I3": [ 2736 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2797 ],
            "I0": [ 2771 ],
            "I1": [ 2785 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2918 ],
            "I0": [ 2703 ],
            "I1": [ 2819 ],
            "I2": [ 2716 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2915 ],
            "I0": [ 2722 ],
            "I1": [ 2921 ],
            "I2": [ 2922 ],
            "I3": [ 2923 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2705 ],
            "I0": [ 2697 ],
            "I1": [ 2698 ],
            "I2": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2723 ],
            "I0": [ 2924 ],
            "I1": [ 2923 ],
            "I2": [ 2925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2721 ],
            "I0": [ 2726 ],
            "I1": [ 2704 ],
            "I2": [ 2926 ],
            "I3": [ 2927 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2922 ],
            "I0": [ 2928 ],
            "I1": [ 2929 ],
            "I2": [ 2930 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2921 ],
            "I0": [ 2931 ],
            "I1": [ 2920 ],
            "I2": [ 2716 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2931 ],
            "I0": [ 2704 ],
            "I1": [ 2773 ],
            "I2": [ 2803 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2920 ],
            "I0": [ 2704 ],
            "I1": [ 2718 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2718 ],
            "I0": [ 2715 ],
            "I1": [ 2781 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2928 ],
            "I0": [ 2932 ],
            "I1": [ 2797 ],
            "I2": [ 2933 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2929 ],
            "I0": [ 2714 ],
            "I1": [ 2734 ],
            "I2": [ 2726 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2734 ],
            "I0": [ 2715 ],
            "I1": [ 2703 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2714 ],
            "I0": [ 2715 ],
            "I1": [ 2697 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2934 ],
            "I0": [ 2734 ],
            "I1": [ 2833 ],
            "I2": [ 2935 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2930 ],
            "I0": [ 2715 ],
            "I1": [ 2833 ],
            "I2": [ 2717 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2935 ],
            "I0": [ 2771 ],
            "I1": [ 2805 ],
            "I2": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2924 ],
            "I0": [ 2936 ],
            "I1": [ 2743 ],
            "I2": [ 2778 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2778 ],
            "I0": [ 1867 ],
            "I1": [ 1855 ],
            "I2": [ 1862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2923 ],
            "I0": [ 2735 ],
            "I1": [ 2779 ],
            "I2": [ 2833 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2779 ],
            "I0": [ 2715 ],
            "I1": [ 2778 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2787 ],
            "I0": [ 2716 ],
            "I1": [ 2778 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2912 ],
            "I0": [ 2690 ],
            "I1": [ 2937 ],
            "I2": [ 2938 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2911 ],
            "I0": [ 2939 ],
            "I1": [ 2940 ],
            "I2": [ 2941 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2939 ],
            "I0": [ 2735 ],
            "I1": [ 2772 ],
            "I2": [ 2805 ],
            "I3": [ 2942 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2941 ],
            "I0": [ 888 ],
            "I1": [ 2943 ],
            "I2": [ 2944 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2944 ],
            "I0": [ 2798 ],
            "I1": [ 2930 ],
            "I2": [ 2934 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2943 ],
            "I0": [ 2711 ],
            "I1": [ 2736 ],
            "I2": [ 2945 ],
            "I3": [ 2732 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F_1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2732 ],
            "I0": [ 2778 ],
            "I1": [ 2716 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2731 ],
            "I0": [ 2781 ],
            "I1": [ 2771 ],
            "I2": [ 2698 ],
            "I3": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2940 ],
            "I0": [ 2946 ],
            "I1": [ 2777 ],
            "I2": [ 2690 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2946 ],
            "I0": [ 2933 ],
            "I1": [ 2947 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2933 ],
            "I0": [ 2771 ],
            "I1": [ 2715 ],
            "I2": [ 2697 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2947 ],
            "I0": [ 2700 ],
            "I1": [ 2718 ],
            "I2": [ 2711 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2726 ],
            "I0": [ 2715 ],
            "I1": [ 2771 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2735 ],
            "I0": [ 2715 ],
            "I1": [ 2781 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2736 ],
            "I0": [ 2787 ],
            "I1": [ 2779 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2772 ],
            "I0": [ 2717 ],
            "I1": [ 2786 ],
            "I2": [ 2703 ],
            "I3": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2942 ],
            "I0": [ 2708 ],
            "I1": [ 2783 ],
            "I2": [ 2690 ],
            "I3": [ 2948 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2948 ],
            "I0": [ 2781 ],
            "I1": [ 2949 ],
            "I2": [ 2708 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2949 ],
            "I0": [ 2778 ],
            "I1": [ 2771 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2950 ],
            "I0": [ 2781 ],
            "I1": [ 2949 ],
            "I2": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2799 ],
            "I0": [ 2715 ],
            "I1": [ 2787 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2932 ],
            "I0": [ 2704 ],
            "I1": [ 1121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2925 ],
            "I0": [ 2932 ],
            "I1": [ 2799 ],
            "I2": [ 2708 ],
            "I3": [ 2950 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2722 ],
            "I0": [ 2797 ],
            "I1": [ 2932 ],
            "I2": [ 2708 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2937 ],
            "I0": [ 2951 ],
            "I1": [ 2952 ],
            "I2": [ 2757 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2938 ],
            "I0": [ 2953 ],
            "I1": [ 2954 ],
            "I2": [ 2690 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2953 ],
            "I0": [ 2945 ],
            "I1": [ 2955 ],
            "I2": [ 2956 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2954 ],
            "I0": [ 2701 ],
            "I1": [ 2716 ],
            "I2": [ 2713 ],
            "I3": [ 2957 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2701 ],
            "I0": [ 2781 ],
            "I1": [ 2771 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2957 ],
            "I0": [ 1121 ],
            "I1": [ 2698 ],
            "I2": [ 2772 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2945 ],
            "I0": [ 2751 ],
            "I1": [ 2799 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2955 ],
            "I0": [ 2756 ],
            "I1": [ 2778 ],
            "I2": [ 2716 ],
            "I3": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2956 ],
            "I0": [ 2716 ],
            "I1": [ 2715 ],
            "I2": [ 1863 ],
            "I3": [ 2778 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2958 ],
            "I0": [ 1121 ],
            "I1": [ 2936 ],
            "I2": [ 2756 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2959 ],
            "I0": [ 2771 ],
            "I1": [ 1867 ],
            "I2": [ 2715 ],
            "I3": [ 2926 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2756 ],
            "I0": [ 1863 ],
            "I1": [ 1862 ],
            "I2": [ 1867 ],
            "I3": [ 1855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2952 ],
            "I0": [ 2960 ],
            "I1": [ 2959 ],
            "I2": [ 2958 ],
            "I3": [ 2757 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2951 ],
            "I0": [ 2779 ],
            "I1": [ 2735 ],
            "I2": [ 2744 ],
            "I3": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2960 ],
            "I0": [ 2778 ],
            "I1": [ 2703 ],
            "I2": [ 2716 ],
            "I3": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2792 ],
            "I0": [ 2751 ],
            "I1": [ 2752 ],
            "I2": [ 2926 ],
            "I3": [ 2960 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2791 ],
            "I0": [ 2734 ],
            "I1": [ 2735 ],
            "I2": [ 2716 ],
            "I3": [ 2732 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_I3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2926 ],
            "I0": [ 2735 ],
            "I1": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_I3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2927 ],
            "I0": [ 2716 ],
            "I1": [ 2718 ],
            "I2": [ 2771 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2676 ],
            "I0": [ 2961 ],
            "I1": [ 2962 ],
            "I2": [ 2963 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2962 ],
            "I0": [ 2964 ],
            "I1": [ 2965 ],
            "I2": [ 2689 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2961 ],
            "I0": [ 2966 ],
            "I1": [ 2967 ],
            "I2": [ 2686 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2967 ],
            "I0": [ 2968 ],
            "I1": [ 2969 ],
            "I2": [ 2970 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2966 ],
            "I0": [ 2881 ],
            "I1": [ 2971 ],
            "I2": [ 2972 ],
            "I3": [ 2973 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2974 ],
            "I0": [ 2848 ],
            "I1": [ 2813 ],
            "I2": [ 1121 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2968 ],
            "I0": [ 2812 ],
            "I1": [ 2975 ],
            "I2": [ 2708 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2970 ],
            "I0": [ 2810 ],
            "I1": [ 2849 ],
            "I2": [ 2976 ],
            "I3": [ 2850 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2969 ],
            "I0": [ 1867 ],
            "I1": [ 2877 ],
            "I2": [ 2743 ],
            "I3": [ 2977 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2877 ],
            "I0": [ 2715 ],
            "I1": [ 2855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2976 ],
            "I0": [ 2708 ],
            "I1": [ 2895 ],
            "I2": [ 2978 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2978 ],
            "I0": [ 2856 ],
            "I1": [ 2851 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2963 ],
            "I0": [ 2708 ],
            "I1": [ 2979 ],
            "I2": [ 2686 ],
            "I3": [ 2980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2979 ],
            "I0": [ 2981 ],
            "I1": [ 2982 ],
            "I2": [ 2983 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2980 ],
            "I0": [ 2984 ],
            "I1": [ 2985 ],
            "I2": [ 2686 ],
            "I3": [ 2986 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2986 ],
            "I0": [ 2899 ],
            "I1": [ 2987 ],
            "I2": [ 2686 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2985 ],
            "I0": [ 2988 ],
            "I1": [ 2716 ],
            "I2": [ 2848 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2984 ],
            "I0": [ 2814 ],
            "I1": [ 1121 ],
            "I2": [ 2989 ],
            "I3": [ 2990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2990 ],
            "I0": [ 2806 ],
            "I1": [ 2753 ],
            "I2": [ 2716 ],
            "I3": [ 2809 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2991 ],
            "I0": [ 2987 ],
            "I1": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2992 ],
            "I0": [ 2993 ],
            "I1": [ 2991 ],
            "I2": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2994 ],
            "I0": [ 2708 ],
            "I1": [ 2995 ],
            "I2": [ 2996 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0_F_LUT3_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2997 ],
            "I0": [ 2690 ],
            "I1": [ 2994 ],
            "I2": [ 2992 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2993 ],
            "I0": [ 2998 ],
            "I1": [ 2981 ],
            "I2": [ 2878 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2987 ],
            "I0": [ 2814 ],
            "I1": [ 2900 ],
            "I2": [ 2906 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2981 ],
            "I0": [ 2904 ],
            "I1": [ 2851 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2878 ],
            "I0": [ 2715 ],
            "I1": [ 2999 ],
            "I2": [ 1121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2983 ],
            "I0": [ 2850 ],
            "I1": [ 3000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2982 ],
            "I0": [ 2854 ],
            "I1": [ 3001 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3001 ],
            "I0": [ 2904 ],
            "I1": [ 2816 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2965 ],
            "I0": [ 2690 ],
            "I1": [ 3002 ],
            "I2": [ 3003 ],
            "I3": [ 3004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2964 ],
            "I0": [ 2690 ],
            "I1": [ 3005 ],
            "I2": [ 3006 ],
            "I3": [ 3007 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3007 ],
            "I0": [ 3008 ],
            "I1": [ 1004 ],
            "I2": [ 3009 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3005 ],
            "I0": [ 2716 ],
            "I1": [ 3010 ],
            "I2": [ 2881 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3010 ],
            "I0": [ 3011 ],
            "I1": [ 2936 ],
            "I2": [ 2847 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3011 ],
            "I0": [ 1867 ],
            "I1": [ 1855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2906 ],
            "I0": [ 3011 ],
            "I1": [ 1862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2856 ],
            "I0": [ 2906 ],
            "I1": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2851 ],
            "I0": [ 2715 ],
            "I1": [ 2906 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0_F_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2743 ],
            "I0": [ 1121 ],
            "I1": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0_F_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2835 ],
            "I0": [ 2855 ],
            "I1": [ 2907 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2847 ],
            "I0": [ 2715 ],
            "I1": [ 2862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3009 ],
            "I0": [ 2848 ],
            "I1": [ 3012 ],
            "I2": [ 2708 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3013 ],
            "I0": [ 3012 ],
            "I1": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3014 ],
            "I0": [ 1867 ],
            "I1": [ 2715 ],
            "I2": [ 2855 ],
            "I3": [ 2833 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3015 ],
            "I0": [ 2807 ],
            "I1": [ 2716 ],
            "I2": [ 2832 ],
            "I3": [ 3016 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3017 ],
            "I0": [ 3015 ],
            "I1": [ 3013 ],
            "I2": [ 3014 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3012 ],
            "I0": [ 1863 ],
            "I1": [ 2715 ],
            "I2": [ 1862 ],
            "I3": [ 3011 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3018 ],
            "I0": [ 2816 ],
            "I1": [ 2750 ],
            "I2": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3006 ],
            "I0": [ 2977 ],
            "I1": [ 3008 ],
            "I2": [ 3019 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3020 ],
            "I0": [ 2750 ],
            "I1": [ 2848 ],
            "I2": [ 2743 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3003 ],
            "I0": [ 2785 ],
            "I1": [ 1867 ],
            "I2": [ 2708 ],
            "I3": [ 2855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3004 ],
            "I0": [ 2708 ],
            "I1": [ 3021 ],
            "I2": [ 3022 ],
            "I3": [ 3023 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3022 ],
            "I0": [ 2905 ],
            "I1": [ 2904 ],
            "I2": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3021 ],
            "I0": [ 2856 ],
            "I1": [ 2901 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3023 ],
            "I0": [ 2846 ],
            "I1": [ 2807 ],
            "I2": [ 2833 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2785 ],
            "I0": [ 413 ],
            "I1": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2677 ],
            "I0": [ 3024 ],
            "I1": [ 3025 ],
            "I2": [ 2680 ],
            "I3": [ 3026 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3025 ],
            "I0": [ 3027 ],
            "I1": [ 3028 ],
            "I2": [ 2689 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3026 ],
            "I0": [ 2997 ],
            "I1": [ 3029 ],
            "I2": [ 2686 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3024 ],
            "I0": [ 3030 ],
            "I1": [ 3031 ],
            "I2": [ 3032 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3028 ],
            "I0": [ 2871 ],
            "I1": [ 3033 ],
            "I2": [ 3034 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3027 ],
            "I0": [ 3006 ],
            "I1": [ 3018 ],
            "I2": [ 3020 ],
            "I3": [ 3017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2871 ],
            "I0": [ 2904 ],
            "I1": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I0_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2863 ],
            "I0": [ 2716 ],
            "I1": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3033 ],
            "I0": [ 1121 ],
            "I1": [ 2853 ],
            "I2": [ 3035 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3034 ],
            "I0": [ 2998 ],
            "I1": [ 2895 ],
            "I2": [ 2708 ],
            "I3": [ 3036 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2998 ],
            "I0": [ 2836 ],
            "I1": [ 2816 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3036 ],
            "I0": [ 2862 ],
            "I1": [ 2877 ],
            "I2": [ 2852 ],
            "I3": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2895 ],
            "I0": [ 2716 ],
            "I1": [ 2806 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3037 ],
            "I0": [ 2850 ],
            "I1": [ 2895 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3038 ],
            "I0": [ 2906 ],
            "I1": [ 3039 ],
            "I2": [ 2863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3040 ],
            "I0": [ 2816 ],
            "I1": [ 2854 ],
            "I2": [ 2833 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3041 ],
            "I0": [ 2708 ],
            "I1": [ 3037 ],
            "I2": [ 3038 ],
            "I3": [ 3040 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2904 ],
            "I0": [ 2715 ],
            "I1": [ 2848 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F_LUT4_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2832 ],
            "I0": [ 2816 ],
            "I1": [ 2857 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3035 ],
            "I0": [ 2750 ],
            "I1": [ 2853 ],
            "I2": [ 2848 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2675 ],
            "I0": [ 3042 ],
            "I1": [ 3043 ],
            "I2": [ 3044 ],
            "I3": [ 2680 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3044 ],
            "I0": [ 3045 ],
            "I1": [ 3046 ],
            "I2": [ 2686 ],
            "I3": [ 3047 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3042 ],
            "I0": [ 3048 ],
            "I1": [ 3049 ],
            "I2": [ 3050 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3049 ],
            "I0": [ 2708 ],
            "I1": [ 3051 ],
            "I2": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3051 ],
            "I0": [ 2690 ],
            "I1": [ 3052 ],
            "I2": [ 2981 ],
            "I3": [ 3053 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3052 ],
            "I0": [ 2900 ],
            "I1": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3053 ],
            "I0": [ 2906 ],
            "I1": [ 2848 ],
            "I2": [ 2716 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3048 ],
            "I0": [ 3054 ],
            "I1": [ 3055 ],
            "I2": [ 3056 ],
            "I3": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3050 ],
            "I0": [ 2872 ],
            "I1": [ 2876 ],
            "I2": [ 2879 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3000 ],
            "I0": [ 1863 ],
            "I1": [ 2715 ],
            "I2": [ 2897 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3054 ],
            "I0": [ 2877 ],
            "I1": [ 1867 ],
            "I2": [ 2816 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3055 ],
            "I0": [ 2907 ],
            "I1": [ 2785 ],
            "I2": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3056 ],
            "I0": [ 3057 ],
            "I1": [ 2901 ],
            "I2": [ 2690 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3057 ],
            "I0": [ 2813 ],
            "I1": [ 2856 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2838 ],
            "I0": [ 2708 ],
            "I1": [ 3057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2839 ],
            "I0": [ 2851 ],
            "I1": [ 2753 ],
            "I2": [ 2716 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2840 ],
            "I0": [ 2877 ],
            "I1": [ 2815 ],
            "I2": [ 2743 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3043 ],
            "I0": [ 3058 ],
            "I1": [ 3059 ],
            "I2": [ 2690 ],
            "I3": [ 2689 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3058 ],
            "I0": [ 3060 ],
            "I1": [ 3061 ],
            "I2": [ 3062 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3059 ],
            "I0": [ 3063 ],
            "I1": [ 2971 ],
            "I2": [ 3064 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3063 ],
            "I0": [ 2981 ],
            "I1": [ 3000 ],
            "I2": [ 3019 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3064 ],
            "I0": [ 1121 ],
            "I1": [ 2708 ],
            "I2": [ 2851 ],
            "I3": [ 3001 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3045 ],
            "I0": [ 2974 ],
            "I1": [ 2968 ],
            "I2": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3046 ],
            "I0": [ 3065 ],
            "I1": [ 2810 ],
            "I2": [ 2808 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3047 ],
            "I0": [ 3066 ],
            "I1": [ 2690 ],
            "I2": [ 2992 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3066 ],
            "I0": [ 1004 ],
            "I1": [ 3052 ],
            "I2": [ 2996 ],
            "I3": [ 3067 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2996 ],
            "I0": [ 2897 ],
            "I1": [ 2813 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2995 ],
            "I0": [ 2715 ],
            "I1": [ 2906 ],
            "I2": [ 2857 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3067 ],
            "I0": [ 1863 ],
            "I1": [ 2715 ],
            "I2": [ 2906 ],
            "I3": [ 2743 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3060 ],
            "I0": [ 2936 ],
            "I1": [ 2863 ],
            "I2": [ 2906 ],
            "I3": [ 3067 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2837 ],
            "I0": [ 2806 ],
            "I1": [ 2853 ],
            "I2": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3068 ],
            "I0": [ 3054 ],
            "I1": [ 3000 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2936 ],
            "I0": [ 2715 ],
            "I1": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3039 ],
            "I0": [ 2936 ],
            "I1": [ 3011 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_I0_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2805 ],
            "I0": [ 2716 ],
            "I1": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3069 ],
            "I0": [ 2851 ],
            "I1": [ 2743 ],
            "I2": [ 2835 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2989 ],
            "I0": [ 2897 ],
            "I1": [ 3065 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3070 ],
            "I0": [ 3071 ],
            "I1": [ 2849 ],
            "I2": [ 3072 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3072 ],
            "I0": [ 3073 ],
            "I1": [ 1867 ],
            "I2": [ 2708 ],
            "I3": [ 2850 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3071 ],
            "I0": [ 2999 ],
            "I1": [ 2855 ],
            "I2": [ 2836 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2999 ],
            "I0": [ 1867 ],
            "I1": [ 2907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3074 ],
            "I0": [ 2864 ],
            "I1": [ 2999 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2864 ],
            "I0": [ 2855 ],
            "I1": [ 2856 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3073 ],
            "I0": [ 2854 ],
            "I1": [ 2877 ],
            "I2": [ 2857 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3075 ],
            "I0": [ 2716 ],
            "I1": [ 2905 ],
            "I2": [ 2878 ],
            "I3": [ 2809 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3029 ],
            "I0": [ 2989 ],
            "I1": [ 3075 ],
            "I2": [ 3070 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2680 ],
            "I0": [ 3076 ],
            "I1": [ 654 ],
            "I2": [ 411 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3065 ],
            "I0": [ 2716 ],
            "I1": [ 2900 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2814 ],
            "I0": [ 2715 ],
            "I1": [ 3011 ],
            "I2": [ 1863 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2900 ],
            "I0": [ 2862 ],
            "I1": [ 2906 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2690 ],
            "I0": [ 2818 ],
            "I1": [ 888 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2686 ],
            "I0": [ 2818 ],
            "I1": [ 772 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2897 ],
            "I0": [ 2716 ],
            "I1": [ 2906 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3077 ],
            "I0": [ 2850 ],
            "I1": [ 2849 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2716 ],
            "I0": [ 2818 ],
            "I1": [ 1121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2813 ],
            "I0": [ 2715 ],
            "I1": [ 2906 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2857 ],
            "I0": [ 2855 ],
            "I1": [ 2907 ],
            "I2": [ 2715 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2715 ],
            "I0": [ 2818 ],
            "I1": [ 413 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2907 ],
            "I0": [ 1863 ],
            "I1": [ 1862 ],
            "I2": [ 1855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_3_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2855 ],
            "I0": [ 1862 ],
            "I1": [ 1863 ],
            "I2": [ 1855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3078 ],
            "I0": [ 3039 ],
            "I1": [ 2906 ],
            "I2": [ 2805 ],
            "I3": [ 3069 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3079 ],
            "I0": [ 2715 ],
            "I1": [ 3074 ],
            "I2": [ 2857 ],
            "I3": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3080 ],
            "I0": [ 2897 ],
            "I1": [ 3077 ],
            "I2": [ 2883 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2689 ],
            "I0": [ 654 ],
            "I1": [ 2818 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3031 ],
            "I0": [ 3081 ],
            "I1": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3081 ],
            "I0": [ 2708 ],
            "I1": [ 2716 ],
            "I2": [ 2848 ],
            "I3": [ 2686 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT2_F_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2848 ],
            "I0": [ 1867 ],
            "I1": [ 2855 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3030 ],
            "I0": [ 2904 ],
            "I1": [ 2832 ],
            "I2": [ 2805 ],
            "I3": [ 3041 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3032 ],
            "I0": [ 3079 ],
            "I1": [ 3078 ],
            "I2": [ 3080 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2818 ],
            "I0": [ 411 ],
            "I1": [ 654 ],
            "I2": [ 3076 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3076 ],
            "I0": [ 3082 ],
            "I1": [ 3083 ],
            "I2": [ 652 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT3_F_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3082 ],
            "I0": [ 413 ],
            "I1": [ 888 ],
            "I2": [ 772 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3083 ],
            "I0": [ 1121 ],
            "I1": [ 1004 ],
            "I2": [ 654 ],
            "I3": [ 411 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2820 ],
            "I0": [ 3084 ],
            "I1": [ 1121 ],
            "I2": [ 3085 ],
            "I3": [ 772 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2821 ],
            "I0": [ 772 ],
            "I1": [ 1004 ],
            "I2": [ 3086 ],
            "I3": [ 3087 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3087 ],
            "I0": [ 3088 ],
            "I1": [ 654 ],
            "I2": [ 888 ],
            "I3": [ 2818 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3086 ],
            "I0": [ 3008 ],
            "I1": [ 3089 ],
            "I2": [ 888 ],
            "I3": [ 772 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3008 ],
            "I0": [ 2847 ],
            "I1": [ 1121 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2977 ],
            "I0": [ 2716 ],
            "I1": [ 2904 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3019 ],
            "I0": [ 2716 ],
            "I1": [ 2836 ],
            "I2": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3089 ],
            "I0": [ 2743 ],
            "I1": [ 3090 ],
            "I2": [ 2716 ],
            "I3": [ 772 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3090 ],
            "I0": [ 2715 ],
            "I1": [ 2862 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2862 ],
            "I0": [ 2907 ],
            "I1": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2975 ],
            "I0": [ 2904 ],
            "I1": [ 3090 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3091 ],
            "I0": [ 3090 ],
            "I1": [ 3039 ],
            "I2": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT3_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2873 ],
            "I0": [ 3091 ],
            "I1": [ 3077 ],
            "I2": [ 3006 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3002 ],
            "I0": [ 3090 ],
            "I1": [ 2853 ],
            "I2": [ 2743 ],
            "I3": [ 3092 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT4_I0_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3092 ],
            "I0": [ 2856 ],
            "I1": [ 2851 ],
            "I2": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3088 ],
            "I0": [ 2836 ],
            "I1": [ 2807 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2836 ],
            "I0": [ 2715 ],
            "I1": [ 2855 ],
            "I2": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3093 ],
            "I0": [ 2854 ],
            "I1": [ 3088 ],
            "I2": [ 2812 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3061 ],
            "I0": [ 3093 ],
            "I1": [ 2716 ],
            "I2": [ 2988 ],
            "I3": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 3062 ],
            "I0": [ 3094 ],
            "I1": [ 2708 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2971 ],
            "I0": [ 3094 ],
            "I1": [ 1004 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2881 ],
            "I0": [ 2855 ],
            "I1": [ 1867 ],
            "I2": [ 2999 ],
            "I3": [ 2785 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2973 ],
            "I0": [ 2878 ],
            "I1": [ 2708 ],
            "I2": [ 2901 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0_LUT2_I0_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 2972 ],
            "I0": [ 2837 ],
            "I1": [ 3068 ],
            "I2": [ 3060 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 3094 ],
            "I0": [ 2895 ],
            "I1": [ 2813 ],
            "I2": [ 2897 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 2988 ],
            "I0": [ 2716 ],
            "I1": [ 2846 ],
            "I2": [ 2850 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2812 ],
            "I0": [ 2857 ],
            "I1": [ 1867 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3084 ],
            "I0": [ 2851 ],
            "I1": [ 2807 ],
            "I2": [ 1004 ],
            "I3": [ 2690 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3085 ],
            "I0": [ 2690 ],
            "I1": [ 2806 ],
            "I2": [ 2807 ],
            "I3": [ 2805 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2806 ],
            "I0": [ 2715 ],
            "I1": [ 2999 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2807 ],
            "I0": [ 2715 ],
            "I1": [ 2856 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2816 ],
            "I0": [ 2715 ],
            "I1": [ 2856 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2833 ],
            "I0": [ 1004 ],
            "I1": [ 2716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 2854 ],
            "I0": [ 2715 ],
            "I1": [ 2907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 3016 ],
            "I0": [ 2836 ],
            "I1": [ 2716 ],
            "I2": [ 2857 ],
            "I3": [ 2708 ]
          }
        }
      },
      "netnames": {
        "btn1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:18.11-18.15"
          }
        },
        "btn1Reg": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:22.9-22.16"
          }
        },
        "btn1Reg_DFFNS_Q_D": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:23.5-26.8"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:19.11-19.15"
          }
        },
        "btn2Reg": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:22.22-22.29"
          }
        },
        "btn2Reg_DFFNS_Q_D": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:23.5-26.8"
          }
        },
        "btn2Reg_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 32, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 33, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn2Reg_LUT4_I3_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 43, 48, 35, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn2Reg_LUT4_I3_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 206, 262, 52, 54 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn2_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteRead": {
          "hide_name": 0,
          "bits": [ 169, 167, 165, 163, 161, 159, 156, 170 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:53.16-53.24"
          }
        },
        "c.a": {
          "hide_name": 0,
          "bits": [ 81, 78, 75, 72, 69, 66, 62, 60 ],
          "attributes": {
            "hdlname": "c a",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:39.15-39.16"
          }
        },
        "c.a_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "c.a_DFFR_Q_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 49, 82, 81, 64 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.a_DFFR_Q_D_LUT4_F_I3_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 45, 46, 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "hdlname": "c ac",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:39.36-39.38"
          }
        },
        "c.ac_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_1_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 89, 41, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_1_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 90, 91, 41, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_2_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 95, 40, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_2_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 92, 93, 40, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_3_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 99, 39, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_3_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 96, 97, 39, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_4_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 103, 38, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_4_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 100, 101, 38, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_5_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 107, 37, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_5_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 104, 105, 37, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_6_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 110, 36, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_6_D_LUT4_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 51, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "c.ac_DFFR_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 113, 42, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.ac_DFFR_Q_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 114, 115, 42, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b": {
          "hide_name": 0,
          "bits": [ 133, 131, 129, 127, 125, 123, 119, 117 ],
          "attributes": {
            "hdlname": "c b",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:39.22-39.23"
          }
        },
        "c.b_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_1_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 63, 119, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_2_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 67, 123, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_3_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 70, 125, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_4_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 73, 127, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_5_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 76, 129, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_6_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 79, 131, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 49, 83, 117, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 121, 35 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.b_DFFR_Q_D_LUT4_F_I1_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 49, 82, 133, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.btn": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "c btn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:13.11-13.14"
          }
        },
        "c.c": {
          "hide_name": 0,
          "bits": [ 150, 148, 146, 144, 142, 140, 137, 135 ],
          "attributes": {
            "hdlname": "c c",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:39.29-39.30"
          }
        },
        "c.c_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "c.c_DFFR_Q_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 49, 35, 138, 150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.c_DFFR_Q_D_LUT4_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 29, 151, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "c clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:3.11-3.14"
          }
        },
        "c.command": {
          "hide_name": 0,
          "bits": [ 31, 152, 84, 85, 30, 86, 29, 154 ],
          "attributes": {
            "hdlname": "c command",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:40.26-40.33"
          }
        },
        "c.command_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "c.command_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "c.cpuChar": {
          "hide_name": 0,
          "bits": [ 199, 197, 195, 193, 191, 189, 187, 185 ],
          "attributes": {
            "hdlname": "c cpuChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:9.22-9.29"
          }
        },
        "c.cpuCharIndex": {
          "hide_name": 0,
          "bits": [ 183, 181, 179, 177, 174, 172 ],
          "attributes": {
            "hdlname": "c cpuCharIndex",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:10.22-10.34"
          }
        },
        "c.cpuCharIndex_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "c.cpuCharIndex_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "c.cpuCharIndex_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
          }
        },
        "c.cpuCharIndex_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "c.cpuCharIndex_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "c.cpuCharIndex_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "c.cpuChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "c.enableFlash": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "hdlname": "c enableFlash",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:6.16-6.27"
          }
        },
        "c.enableFlash_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 201, 22, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 217, 218, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 55, 208, 57, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 207, 206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I0_LUT4_I2_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 31, 169, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.enableFlash_DFFR_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 202, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.flashByteRead": {
          "hide_name": 0,
          "bits": [ 169, 167, 165, 163, 161, 159, 156, 170 ],
          "attributes": {
            "hdlname": "c flashByteRead",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:5.17-5.30"
          }
        },
        "c.flashDataReady": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "hdlname": "c flashDataReady",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:7.11-7.25"
          }
        },
        "c.flashReadAddr": {
          "hide_name": 0,
          "bits": [ 217, 242, 239, 236, 233, 230, 227, 224, 221, 215, 213 ],
          "attributes": {
            "hdlname": "c flashReadAddr",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:4.23-4.36"
          }
        },
        "c.flashReadAddr_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "c.flashReadAddr_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "c.leds": {
          "hide_name": 0,
          "bits": [ 257, 255, 253, 251, 248, 246 ],
          "attributes": {
            "hdlname": "c leds",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:8.22-8.26"
          }
        },
        "c.leds_DFFS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "c.leds_DFFS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "c.leds_DFFS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "c.leds_DFFS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "c.leds_DFFS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
          }
        },
        "c.leds_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "c.leds_DFFS_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 257, 35, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param": {
          "hide_name": 0,
          "bits": [ 50, 108, 105, 101, 97, 93, 91, 115 ],
          "attributes": {
            "hdlname": "c param",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:40.15-40.20"
          }
        },
        "c.param_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 91, 260, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 156, 262, 263, 264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 265, 91, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 266, 267, 115, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 262, 170, 270, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 60, 272, 85 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT3_F_I0_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 117, 273, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 62, 274, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 119, 275, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 277, 278, 93, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 159, 262, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 66, 280, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 123, 281, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_2_D_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 282, 97, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 97, 284, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 161, 262, 285, 286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 69, 287, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_3_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 125, 288, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 290, 291, 101, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 72, 293, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 127, 294, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_4_D_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 262, 163, 292, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 296, 297, 105, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 165, 262, 298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 75, 299, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_5_D_LUT4_F_I0_LUT3_F_I2_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 129, 300, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 108, 302, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 167, 262, 303, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 78, 305, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_6_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 131, 306, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "c.param_DFFR_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 115, 310, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.param_DFFR_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 308, 309, 50, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc": {
          "hide_name": 0,
          "bits": [ 218, 243, 240, 237, 234, 231, 228, 225, 222, 219, 244 ],
          "attributes": {
            "hdlname": "c pc",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:38.16-38.18"
          }
        },
        "c.pc_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_2_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 315, 318, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 115, 319, 225, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 321, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 314, 322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_3_D_LUT4_F_I1_LUT3_F_I1_LUT3_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 97, 323, 234, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_4_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 228, 325, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_5_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 315, 93, 327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_5_D_LUT3_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 314, 328, 329, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_7_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 237, 332, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_7_D_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 101, 333, 237, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_8_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 240, 336, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_8_D_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 105, 334, 240, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_8_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 46, 50, 314, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_9_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 243, 338, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.pc_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "c.pc_DFFR_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 315, 316, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.reset": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "c reset",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:12.11-12.16"
          }
        },
        "c.state": {
          "hide_name": 0,
          "bits": [ 56, 58, 55, 57, 23, 23 ],
          "attributes": {
            "hdlname": "c state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:37.15-37.20"
          }
        },
        "c.state_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 57, 55, 342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 30, 86, 46, 29 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 271, 210, 343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 81, 345, 85, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_1_D_LUT3_F_I1_LUT4_I3_F_LUT4_I3_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 133, 346, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "c.state_DFFR_Q_2_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 348, 408, 349, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_2_D_LUT4_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 183, 35, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 266, 351, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 353, 354, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I0_LUT3_I1_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 355, 360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_3_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 351, 341, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 348, 209, 58, 341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 341, 57, 361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 53, 29, 46, 363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFR_Q_D_LUT3_F_I2_LUT3_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 49, 50, 51, 35 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter": {
          "hide_name": 0,
          "bits": [ 357, 358, 359, 371, 372, 369, 397, 398, 393, 388, 389, 385, 382, 380, 367, 365 ],
          "attributes": {
            "hdlname": "c waitCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:42.16-42.27"
          }
        },
        "c.waitCounter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_10_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 370, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_12_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 356, 371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_3_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 381, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_4_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 384, 385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_6_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 387, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_7_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 392, 393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_7_D_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 353, 395, 357, 358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 355, 400, 397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 402, 405, 396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 357, 358, 403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 404, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_9_D_LUT3_F_I1_LUT2_F_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 365, 380, 367, 406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.waitCounter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "c.waitCounter_DFF_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 355, 378, 367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.writeScreen": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "hdlname": "c writeScreen",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:73.9-85.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/cpu.v:11.16-11.27"
          }
        },
        "c.writeScreen_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
          }
        },
        "charAddress": {
          "hide_name": 0,
          "bits": [ 435, 425, 436, 426, 422, 419 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:30.16-30.27"
          }
        },
        "charOutput": {
          "hide_name": 0,
          "bits": [ 413, 1121, 1004, 888, 772, 654, 411, 652 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:31.15-31.25"
          }
        },
        "charOutput_DFFS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 414, 415, 413, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 420, 421, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 423, 424, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 426, 430, 431, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 439, 440, 435, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 426, 427, 428, 429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 449, 450, 435, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 455, 456, 457, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 460, 461, 426, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 426, 466, 467, 468 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 473, 474, 435, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 458, 459, 435, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 416, 417, 418, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 485, 486, 426, 487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 492, 493, 426, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 422, 498, 425, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 503, 504, 505, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 506, 507, 435, 508 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 426, 500, 501, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 519, 520, 426, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 422, 483, 484, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 525, 526, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_1_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 531, 532, 426, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 411, 537, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 538, 539, 540, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 543, 544, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 548, 549, 550, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 551, 552, 435, 553 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 545, 546, 547, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 560, 561, 435, 562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 569, 570, 571, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 572, 573, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 425, 577, 578, 579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 580, 581, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 574, 575, 435, 576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 590, 591, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 603, 604, 435, 605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 610, 611, 435, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 600, 601, 435, 602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 620, 621, 435, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 541, 422, 542, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 629, 630, 631, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 632, 633, 435, 634 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 626, 627, 435, 628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFFS_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 645, 646, 435, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 654, 655, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 656, 657, 658, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 659, 660, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 664, 665, 666, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 669, 670, 425, 436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 675, 676, 677, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 678, 679, 435, 680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 667, 668, 436, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 661, 662, 663, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 693, 694, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 691, 692, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 425, 703, 704, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 710, 711, 436, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 718, 719, 419, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 425, 723, 724, 725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 726, 727, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 720, 721, 722, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 736, 737, 435, 738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 716, 717, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 425, 748, 749, 750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 755, 756, 435, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 425, 745, 746, 747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_1_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 761, 762, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 772, 773, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 774, 775, 776, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 777, 778, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 782, 783, 784, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 787, 788, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 785, 786, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 797, 798, 799, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 800, 801, 425, 802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 779, 780, 781, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 811, 812, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 809, 810, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 821, 822, 823, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 824, 825, 435, 826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 835, 836, 419, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 425, 840, 841, 842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 843, 844, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 837, 838, 839, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 853, 854, 435, 855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 833, 834, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 865, 866, 435, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 868, 869, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 862, 863, 864, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_2_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 878, 879, 435, 880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 889, 888, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 890, 891, 892, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 896, 897, 422, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 901, 902, 903, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 904, 905, 435, 906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 898, 899, 426, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 917, 918, 426, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 422, 923, 924, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 435, 929, 930, 931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_1_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 936, 937, 435, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 942, 943, 426, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 947, 948, 949, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 950, 951, 435, 952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 425, 944, 945, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 963, 964, 436, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 926, 927, 425, 928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 973, 974, 425, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 893, 894, 895, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 981, 982, 426, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 987, 988, 426, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 979, 980, 425, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 996, 997, 436, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_3_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 993, 994, 436, 995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1005, 1006, 1004, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1009, 1010, 422, 1011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1015, 1016, 425, 1017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1022, 1023, 425, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1028, 1029, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 425, 1033, 1034, 1035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1040, 1041, 425, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1030, 1031, 425, 1032 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1050, 1051, 425, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1012, 1013, 425, 1014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1060, 1061, 425, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1007, 1008, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1074, 1075, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1072, 1073, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1084, 1085, 1086, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1087, 1088, 435, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1066, 1067, 1068, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1098, 1099, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1096, 1097, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1108, 1109, 1110, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_4_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1111, 1112, 435, 1113 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1121, 1122, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1123, 1124, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1128, 1129, 1130, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1134, 1135, 426, 1136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 426, 1141, 1142, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1147, 1148, 1149, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1150, 1151, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1158, 1159, 426, 1160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1165, 1166, 426, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1156, 1157, 426, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1131, 1132, 426, 1133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 426, 1179, 1180, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1125, 1126, 1127, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1190, 1191, 1192, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1193, 1194, 425, 1195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1187, 1188, 1189, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1202, 1203, 425, 1204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1214, 1215, 425, 1216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 425, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1211, 1212, 425, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_5_D_LUT3_F_I1_LUT3_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1231, 1232, 425, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 652, 1237, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1238, 1239, 1240, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1243, 1244, 422, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1248, 1249, 1250, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1251, 1252, 435, 1253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1245, 1246, 1247, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1260, 1261, 435, 1262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1269, 1270, 1271, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1272, 1273, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 425, 1277, 1278, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1280, 1281, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1274, 1275, 435, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1290, 1291, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1303, 1304, 425, 1305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1310, 1311, 425, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 425, 1300, 1301, 1302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1320, 1321, 425, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1241, 422, 1242, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1329, 1330, 1331, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1332, 1333, 435, 1334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 425, 1326, 1327, 1328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charOutput_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1345, 1346, 425, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:8.11-8.14"
          }
        },
        "cpuChar": {
          "hide_name": 0,
          "bits": [ 199, 197, 195, 193, 191, 189, 187, 185 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:69.16-69.23"
          }
        },
        "cpuCharIndex": {
          "hide_name": 0,
          "bits": [ 183, 181, 179, 177, 174, 172 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:70.16-70.28"
          }
        },
        "enableFlash": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:54.10-54.21"
          }
        },
        "externalFlash.addr": {
          "hide_name": 0,
          "bits": [ 217, 242, 239, 236, 233, 230, 227, 224, 221, 215, 213 ],
          "attributes": {
            "hdlname": "externalFlash addr",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:13.18-13.22"
          }
        },
        "externalFlash.bitsToSend": {
          "hide_name": 0,
          "bits": [ 1375, 1376, 1372, 1364, 1365, 1361, 1358, 1354, 1352 ],
          "attributes": {
            "hdlname": "externalFlash bitsToSend",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:30.13-30.23"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_1_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1354, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_2_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1358, 1359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_3_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1361, 1362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_4_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1368, 1369, 1365, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_5_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1364, 1365, 1366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1374 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_6_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1372, 1373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1352, 1380, 1382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.bitsToSend_DFF_Q_D_LUT4_F_I1_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1383, 1381, 1357, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.byteRead": {
          "hide_name": 0,
          "bits": [ 169, 167, 165, 163, 161, 159, 156, 170 ],
          "attributes": {
            "hdlname": "externalFlash byteRead",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:14.22-14.30"
          }
        },
        "externalFlash.byteRead_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
          }
        },
        "externalFlash.byteRead_DFF_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 169, 1405, 1393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "externalFlash clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:8.11-8.14"
          }
        },
        "externalFlash.command": {
          "hide_name": 0,
          "bits": [ 3095, 3095, 23, 23, 23, 23, 23, 23 ],
          "attributes": {
            "hdlname": "externalFlash command",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:19.13-19.20",
            "unused_bits": "0 1"
          }
        },
        "externalFlash.counter": {
          "hide_name": 0,
          "bits": [ 1494, 1495, 1496, 1497, 1492, 1489, 1485, 1464, 1465, 1466, 1467, 1448, 1449, 1450, 1437, 1438, 1439, 1434, 1431, 1427, 1422, 1419, 1414, 1521, 1513, 1514, 1515, 1510, 1507, 1456, 1457, 1412, 1410 ],
          "attributes": {
            "hdlname": "externalFlash counter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:32.14-32.21"
          }
        },
        "externalFlash.counter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_10_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1417, 1414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_12_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1423, 1416, 1424, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_13_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1415, 1425, 1427, 1429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_13_D_LUT4_F_I3_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1426, 1415, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_14_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1432, 1431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1433, 1434 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_15_D_LUT4_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1415, 1418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_16_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1442, 1439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1445, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_17_D_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1443, 1438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_18_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1436, 1437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_19_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1452, 1450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_1_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1454, 1408, 1412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1460, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_20_D_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1453, 1449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1447, 1448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1465, 1464, 1463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1448, 1468, 1449, 1437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1450, 1469, 1438, 1471 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1431, 1470, 1440, 1473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_21_D_LUT4_F_I2_LUT4_F_I1_LUT3_I2_F_LUT4_I1_F_LUT4_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1521, 1472, 1410, 1538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1475, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_22_D_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1476, 1467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1479, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_23_D_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1477, 1466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_24_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1481, 1465 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1483, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_25_D_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1462, 1464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_26_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1486, 1487, 1485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_27_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1488, 1489 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_28_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1491, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_2_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1500, 1408, 1457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1415, 1416, 1503, 1496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_30_D_LUT4_F_I2_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1416, 1499, 1487, 1497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_4_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1508, 1408, 1507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_5_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1509, 1408, 1510 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_5_D_LUT4_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1416, 1455, 1408, 1456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_6_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1517, 1408, 1515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_7_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1518, 1408, 1514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_8_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1512, 1408, 1513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_9_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1523, 1524, 1521, 1487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
          }
        },
        "externalFlash.counter_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1416, 1525, 1408, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.currentByteOut": {
          "hide_name": 0,
          "bits": [ 1405, 1403, 1401, 1399, 1397, 1395, 1392, 1406 ],
          "attributes": {
            "hdlname": "externalFlash currentByteOut",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:20.13-20.27"
          }
        },
        "externalFlash.currentByteOut_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "externalFlash.currentByteOut_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
          }
        },
        "externalFlash.dataReady": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "hdlname": "externalFlash dataReady",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:16.16-16.25"
          }
        },
        "externalFlash.dataReady_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1494, 1408, 1536 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1537, 201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1384, 1385 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1415, 1357, 1494, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_I1_I2": {
          "hide_name": 0,
          "bits": [ 201, 1537, 1539 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1408, 1613, 1405, 1528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_DFF_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1536, 206, 1425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 206, 262, 344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataReady_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 268, 362, 211, 343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend": {
          "hide_name": 0,
          "bits": [ 1541, 1569, 1566, 1563, 1560, 1557, 1554, 1551, 1548, 1545, 1584, 1582, 1580, 1578, 1574, 1573, 1596, 1593, 1591, 1589, 1587, 1585, 1575, 1543 ],
          "attributes": {
            "hdlname": "externalFlash dataToSend",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:29.14-29.24"
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_10_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1545, 1546, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_11_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1548, 1550, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_12_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1551, 1553, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_13_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1554, 1556, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_14_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1557, 1559, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_15_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1560, 1562, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1564 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_16_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1563, 1565, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_17_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1566, 1568, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_18_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1569, 1571, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1577 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1576 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1586 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1588 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_7_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1595, 1593, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_8_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1598, 1596, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
          }
        },
        "externalFlash.dataToSend_DFF_Q_9_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1584, 1600, 1547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.dataToSend_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
          }
        },
        "externalFlash.enable": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "hdlname": "externalFlash enable",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:15.11-15.17"
          }
        },
        "externalFlash.flashClk": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
            "hdlname": "externalFlash flashClk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:9.16-9.24"
          }
        },
        "externalFlash.flashClk_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
          }
        },
        "externalFlash.flashClk_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1494, 1408, 1382, 1603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1378, 1388, 1387, 1604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1605, 1606, 1538, 1607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1608, 1609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1422, 1521, 1410, 1610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1355, 1585, 1357, 1587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT2_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1615, 1543, 1357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 217, 1369, 1547, 1541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashClk_LUT3_I2_I0": {
          "hide_name": 0,
          "bits": [ 1370, 1408, 1602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.flashCs": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "hdlname": "externalFlash flashCs",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:12.16-12.23"
          }
        },
        "externalFlash.flashCs_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
          }
        },
        "externalFlash.flashMiso": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "hdlname": "externalFlash flashMiso",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:10.11-10.20"
          }
        },
        "externalFlash.flashMosi": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
            "hdlname": "externalFlash flashMosi",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:11.16-11.25"
          }
        },
        "externalFlash.flashMosi_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
          }
        },
        "externalFlash.returnState": {
          "hide_name": 0,
          "bits": [ 1619, 1619, 1617 ],
          "attributes": {
            "hdlname": "externalFlash returnState",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:34.13-34.24"
          }
        },
        "externalFlash.returnState_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
          }
        },
        "externalFlash.returnState_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
          }
        },
        "externalFlash.state": {
          "hide_name": 0,
          "bits": [ 1378, 1387, 1388 ],
          "attributes": {
            "hdlname": "externalFlash state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:57.11-67.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/flash.v:33.13-33.18"
          }
        },
        "externalFlash.state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
          }
        },
        "externalFlash.state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
          }
        },
        "externalFlash.state_DFF_Q_2_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1378, 1625, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.state_DFF_Q_2_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1387, 1620, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1626, 1389, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1408, 1407, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1492, 1489, 1485, 1627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "externalFlash.state_DFF_Q_D_LUT3_F_I1_LUT2_F_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1628, 1629, 1471, 1473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "flashClk": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:14.12-14.20"
          }
        },
        "flashCs": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:17.12-17.19"
          }
        },
        "flashDataReady": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:55.10-55.24"
          }
        },
        "flashMiso": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:15.11-15.20"
          }
        },
        "flashMosi": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:16.12-16.21"
          }
        },
        "flashReadAddr": {
          "hide_name": 0,
          "bits": [ 217, 242, 239, 236, 233, 230, 227, 224, 221, 215, 213 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:52.17-52.30"
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:11.12-11.16"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:12.12-12.16"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:13.12-13.19"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:9.12-9.18"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:10.12-10.18"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:20.18-20.21"
          }
        },
        "pixelAddress": {
          "hide_name": 0,
          "bits": [ 1867, 1862, 1863, 435, 425, 436, 426, 1855, 422, 419 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:28.16-28.28"
          }
        },
        "scr.bitNumber": {
          "hide_name": 0,
          "bits": [ 1642, 1643, 1638, 1636 ],
          "attributes": {
            "hdlname": "scr bitNumber",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:34.13-34.22"
          }
        },
        "scr.bitNumber_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1638, 1640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1636, 1644, 1645, 1695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1646, 1647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1652, 1653, 1654, 1655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1660, 1661, 1662, 1663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1670, 1652, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1672, 1673, 1658, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1665, 1674, 1652, 1653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1675, 1669, 1664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I1_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1676, 1656, 1657, 1668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1668, 1671, 1669, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1679, 1656, 1657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_1_I2_LUT4_F_1_I2_LUT4_I3_I1_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1680, 1681, 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_1_D_LUT4_F_I1_LUT2_I1_F_LUT2_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1648, 1649, 1650, 1651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1639, 1642, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "scr clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:8.11-8.14"
          }
        },
        "scr.commandIndex": {
          "hide_name": 0,
          "bits": [ 23, 23, 23, 1707, 1708, 1706, 1715, 1704 ],
          "attributes": {
            "hdlname": "scr commandIndex",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:77.13-77.25"
          }
        },
        "scr.commandIndex_DFFS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "attributes": {
          }
        },
        "scr.commandIndex_DFFS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
          }
        },
        "scr.commandIndex_DFFS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
          }
        },
        "scr.commandIndex_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1704, 1711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1708, 1706, 1712, 1707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.commandIndex_DFFS_Q_D_LUT3_F_I1_LUT2_I0_F_LUT2_I1_I0": {
          "hide_name": 0,
          "bits": [ 1714, 1712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.commandIndex_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "scr.commandIndex_DFF_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1715, 1719, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter": {
          "hide_name": 0,
          "bits": [ 1694, 1691, 1692, 1693, 1688, 1689, 1690, 1677, 1666, 1667, 1683, 1684, 1680, 1682, 1656, 1657, 1668, 1669, 1664, 1665, 1652, 1653, 1658, 1659, 1660, 1685, 1785, 1783, 1781, 1779, 1773, 1750, 1661 ],
          "attributes": {
            "hdlname": "scr counter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:24.14-24.21"
          }
        },
        "scr.counter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_11_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1723, 1659, 1724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_11_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1724, 1726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_12_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1729, 1788, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_13_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1733, 1723, 1652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1731, 1665, 1652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_14_D_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1735, 1669, 1664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1738, 1664, 1665, 1652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1739, 1668, 1669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_15_D_LUT4_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1740, 1788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1746, 1656, 1657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1742, 1669, 1743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1746, 1657, 1747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_19_D_LUT3_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1736, 1656, 1657, 1668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_20_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1752, 1682, 1656, 1657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_21_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1755, 1723, 1680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_22_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1756, 1684, 1680, 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_23_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1753, 1683, 1684, 1680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_24_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1762, 1723, 1667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_25_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1758, 1723, 1666 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_26_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1760, 1677, 1666, 1667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_27_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1767, 1723, 1690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_28_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1768, 1723, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_29_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1765, 1688, 1689, 1690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1749 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_30_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1775, 1723, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_31_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1771, 1692, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_8_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1787, 1723, 1685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_8_D_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1727, 1659, 1660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1728, 1790, 1723, 1660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1652, 1791, 1788, 1660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1668, 1792, 1669, 1662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1657, 1793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_F_I1_LUT2_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1680, 1794, 1682, 1656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1659, 1795, 1685, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1685, 1686, 1687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1661, 1687, 1797, 1686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_F_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1723, 1728, 1798, 1694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1632, 1799, 1723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_9_D_LUT4_F_I1_LUT3_F_I1_LUT4_I1_F_LUT4_I1_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1678, 1660, 1648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "hdlname": "scr cs",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:31.7-31.9"
          }
        },
        "scr.cs_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
          }
        },
        "scr.dataToSend": {
          "hide_name": 0,
          "bits": [ 1840, 1834, 1828, 1821, 1814, 1810, 1804, 1802 ],
          "attributes": {
            "hdlname": "scr dataToSend",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:33.13-33.23"
          }
        },
        "scr.dataToSend_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1804, 1641, 1805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1806, 1807, 1641, 1701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_1_D_LUT3_F_I2_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1708, 1707, 1808, 1712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_2_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1716, 1713, 1702, 1811 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1815, 1816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_3_D_LUT2_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1715, 1817, 1704, 1818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1822, 1821, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1823, 1824, 1701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_4_D_LUT3_F_I0_LUT3_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1707, 1825, 1826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1829, 1830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_5_D_LUT2_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1832, 1712, 1717, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1717, 1835, 1836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_6_D_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1704, 1837, 1715, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1841, 1842, 1701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1843, 1840, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_7_D_LUT3_F_I1_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1704, 1844, 1845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1802, 1846, 1641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1847, 1848, 1849, 1701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1850, 1712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "hdlname": "scr dc",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:27.7-27.9"
          }
        },
        "scr.dc_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1701, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dc_DFFS_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1701, 1867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.ioCs": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "hdlname": "scr ioCs",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:11.12-11.16"
          }
        },
        "scr.ioDc": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "hdlname": "scr ioDc",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:12.12-12.16"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "hdlname": "scr ioReset",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:13.12-13.19"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "hdlname": "scr ioSclk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:9.12-9.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "hdlname": "scr ioSdin",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:10.12-10.18"
          }
        },
        "scr.pixelAddress": {
          "hide_name": 0,
          "bits": [ 1867, 1862, 1863, 435, 425, 436, 426, 1855, 422, 419 ],
          "attributes": {
            "hdlname": "scr pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:14.18-14.30"
          }
        },
        "scr.pixelCounter": {
          "hide_name": 0,
          "bits": [ 1867, 1862, 1863, 435, 425, 436, 426, 1855, 422, 419 ],
          "attributes": {
            "hdlname": "scr pixelCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:35.13-35.25"
          }
        },
        "scr.pixelCounter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_5_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1858, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_8_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1861, 1862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
          }
        },
        "scr.pixelCounter_DFF_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1854, 1855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelData": {
          "hide_name": 0,
          "bits": [ 1841, 1838, 1831, 1823, 1819, 1812, 1806, 1849 ],
          "attributes": {
            "hdlname": "scr pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:15.17-15.26"
          }
        },
        "scr.reset": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "hdlname": "scr reset",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:30.7-30.12"
          }
        },
        "scr.reset_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
          }
        },
        "scr.sclk": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "hdlname": "scr sclk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:28.7-28.11"
          }
        },
        "scr.sclk_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
          }
        },
        "scr.sdin": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "hdlname": "scr sdin",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:29.7-29.11"
          }
        },
        "scr.sdin_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1634, 1872, 1798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1873, 1874, 1875, 1638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFF_Q_D_LUT3_F_I1_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1840, 1828, 1642, 1876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.startupCommands": {
          "hide_name": 0,
          "bits": [ 3095, 3095, 3095, 3095, 23, 3095, 23, 3095, 23, 23, 3095, 23, 23, 3095, 23, 3095, 23, 23, 3095, 23, 3095, 23, 23, 23, 3095, 23, 3095, 3095, 23, 23, 23, 3095, 23, 23, 23, 23, 23, 3095, 23, 23, 3095, 3095, 23, 3095, 3095, 23, 3095, 3095, 23, 3095, 23, 23, 23, 3095, 23, 23, 3095, 23, 23, 3095, 3095, 23, 3095, 3095, 23, 23, 23, 23, 23, 23, 23, 3095, 3095, 23, 3095, 23, 3095, 23, 3095, 3095, 23, 23, 23, 23, 23, 23, 23, 23, 3095, 3095, 23, 23, 3095, 23, 3095, 3095, 3095, 3095, 3095, 3095, 3095, 3095, 23, 23, 23, 23, 23, 3095, 23, 3095, 23, 3095, 3095, 23, 23, 23, 23, 3095, 23, 3095, 23, 23, 23, 23, 23, 23, 3095, 23, 23, 23, 23, 3095, 23, 23, 3095, 3095, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 3095, 23, 23, 23, 3095, 3095, 23, 23, 3095, 23, 3095, 3095, 3095, 3095, 3095, 3095, 3095, 3095, 23, 3095, 23, 23, 23, 23, 23, 23, 3095, 23, 3095, 3095, 3095, 23, 3095, 23, 3095 ],
          "attributes": {
            "hdlname": "scr startupCommands",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:38.36-38.51",
            "unused_bits": "0 1 2 3 5 7 10 13 15 18 20 24 26 27 31 37 40 41 43 44 46 47 49 53 56 59 60 62 63 71 72 74 76 78 79 88 89 92 94 95 96 97 98 99 100 101 107 109 111 112 117 119 126 131 134 135 149 153 154 157 159 160 161 162 163 164 165 166 168 175 177 178 179 181 183"
          }
        },
        "scr.state": {
          "hide_name": 0,
          "bits": [ 1696, 1698, 1697 ],
          "attributes": {
            "hdlname": "scr state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:33.28-42.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/screen.v:25.13-25.18"
          }
        },
        "scr.state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
          }
        },
        "scr.state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
          }
        },
        "scr.state_DFF_Q_2_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1880, 1881, 1696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
          }
        },
        "scr.state_DFF_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1645, 1882, 1696, 1698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer": {
          "hide_name": 0,
          "bits": [ 506, 1219, 1052, 971, 827, 708, 632, 1341, 513, 1217, 1054, 969, 829, 709, 639, 1343, 535, 1225, 1046, 977, 824, 714, 635, 1347, 533, 1223, 1048, 975, 831, 715, 637, 1349, 507, 1220, 1053, 972, 828, 706, 633, 1342, 514, 1218, 1055, 970, 830, 707, 640, 1344, 536, 1226, 1047, 978, 825, 712, 636, 1348, 534, 1224, 1049, 976, 832, 713, 638, 1350, 511, 1202, 1036, 932, 853, 736, 608, 1312, 509, 1207, 1038, 938, 860, 743, 614, 1314, 529, 1209, 1044, 933, 858, 741, 609, 1308, 527, 1208, 1042, 939, 859, 742, 615, 1306, 512, 1203, 1037, 934, 854, 737, 606, 1313, 510, 1205, 1039, 940, 861, 744, 612, 1315, 530, 1210, 1045, 935, 856, 739, 607, 1309, 528, 1206, 1043, 941, 857, 740, 613, 1307, 517, 1235, 1062, 961, 815, 699, 643, 1332, 515, 1233, 1064, 962, 813, 701, 649, 1339, 490, 1229, 1056, 967, 819, 697, 641, 1335, 488, 1227, 1058, 968, 817, 695, 647, 1337, 518, 1236, 1063, 959, 816, 700, 644, 1333, 516, 1234, 1065, 960, 814, 702, 650, 1340, 491, 1230, 1057, 965, 820, 698, 642, 1336, 489, 1228, 1059, 966, 818, 696, 648, 1338, 521, 1193, 1024, 950, 849, 732, 624, 1316, 523, 1198, 1026, 957, 851, 734, 618, 1318, 496, 1200, 1020, 955, 845, 728, 625, 1324, 494, 1199, 1018, 953, 847, 730, 619, 1322, 522, 1194, 1025, 951, 850, 733, 622, 1317, 524, 1196, 1027, 958, 852, 735, 616, 1319, 497, 1201, 1021, 956, 846, 729, 623, 1325, 495, 1197, 1019, 954, 848, 731, 617, 1323, 471, 1169, 1087, 904, 793, 673, 551, 1251, 469, 1167, 1094, 911, 795, 674, 558, 1258, 462, 1173, 1090, 921, 789, 689, 554, 1254, 464, 1171, 1092, 919, 791, 690, 556, 1256, 472, 1170, 1088, 905, 794, 671, 552, 1252, 470, 1168, 1095, 912, 796, 672, 559, 1259, 463, 1174, 1091, 922, 790, 687, 555, 1255, 465, 1172, 1093, 920, 792, 688, 557, 1257, 477, 1161, 1076, 907, 878, 753, 586, 1286, 475, 1163, 1078, 909, 885, 751, 587, 1287, 481, 1152, 1082, 913, 883, 759, 582, 1282, 479, 1154, 1080, 915, 881, 757, 583, 1283, 478, 1162, 1077, 908, 879, 754, 588, 1288, 476, 1164, 1079, 910, 886, 752, 589, 1289, 482, 1153, 1083, 914, 884, 760, 584, 1284, 480, 1155, 1081, 916, 882, 758, 585, 1285, 433, 1183, 1111, 993, 800, 678, 560, 1260, 437, 1181, 1118, 996, 803, 685, 567, 1267, 445, 1145, 1116, 991, 807, 683, 565, 1265, 447, 1143, 1114, 989, 804, 681, 563, 1263, 434, 1184, 1112, 1001, 801, 679, 561, 1261, 438, 1182, 1119, 999, 805, 686, 568, 1268, 446, 1146, 1117, 992, 808, 684, 566, 1266, 448, 1144, 1115, 990, 806, 682, 564, 1264, 443, 1175, 1100, 994, 870, 767, 592, 1292, 441, 1177, 1102, 997, 874, 769, 596, 1296, 453, 1137, 1106, 985, 871, 763, 593, 1293, 451, 1139, 1104, 983, 875, 765, 597, 1297, 444, 1176, 1101, 1002, 872, 768, 594, 1294, 442, 1178, 1103, 1000, 876, 770, 598, 1298, 454, 1138, 1107, 986, 873, 764, 595, 1295, 452, 1140, 1105, 984, 877, 766, 599, 1299 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:87.17-87.29"
          }
        },
        "screenBuffer_DFF_Q_100_D": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_101_D": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_102_D": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_103_D": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_104_D": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_105_D": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_106_D": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_107_D": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_108_D": {
          "hide_name": 0,
          "bits": [ 1906 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_109_D": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_10_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1910, 729, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_110_D": {
          "hide_name": 0,
          "bits": [ 1917 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_111_D": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_111_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1920, 445, 1899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_112_D": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_113_D": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_114_D": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_115_D": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_116_D": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_117_D": {
          "hide_name": 0,
          "bits": [ 1933 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_118_D": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_119_D": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_119_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1938, 437, 1924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1916 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_11_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1940, 846, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_120_D": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_121_D": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_122_D": {
          "hide_name": 0,
          "bits": [ 1946 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_123_D": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_124_D": {
          "hide_name": 0,
          "bits": [ 1948 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_125_D": {
          "hide_name": 0,
          "bits": [ 1949 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_126_D": {
          "hide_name": 0,
          "bits": [ 1950 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_127_D": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_127_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 433, 199, 1944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_128_D": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_129_D": {
          "hide_name": 0,
          "bits": [ 1956 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_12_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1959, 956, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_130_D": {
          "hide_name": 0,
          "bits": [ 1961 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_131_D": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_132_D": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_133_D": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_134_D": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_135_D": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_135_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 480, 1896, 1958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_136_D": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_137_D": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_138_D": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_139_D": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1960 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_13_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1976, 1021, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_140_D": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_141_D": {
          "hide_name": 0,
          "bits": [ 1980 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_142_D": {
          "hide_name": 0,
          "bits": [ 1982 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_143_D": {
          "hide_name": 0,
          "bits": [ 1984 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_143_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1985, 482, 1969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_144_D": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_145_D": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_146_D": {
          "hide_name": 0,
          "bits": [ 1991 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_147_D": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_148_D": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_149_D": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1977 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_14_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1999, 1201, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_150_D": {
          "hide_name": 0,
          "bits": [ 2001 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_151_D": {
          "hide_name": 0,
          "bits": [ 2003 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_151_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2004, 476, 1988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_152_D": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_153_D": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_154_D": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_155_D": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_156_D": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_157_D": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_158_D": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_159_D": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_159_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2022, 478, 2008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_160_D": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_161_D": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_162_D": {
          "hide_name": 0,
          "bits": [ 2030 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_163_D": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_164_D": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_165_D": {
          "hide_name": 0,
          "bits": [ 2033 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_165_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1080, 1891, 2027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_166_D": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_167_D": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_168_D": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_169_D": {
          "hide_name": 0,
          "bits": [ 2039 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2025 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_16_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2041, 1319, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_170_D": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_171_D": {
          "hide_name": 0,
          "bits": [ 2046 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_172_D": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_173_D": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_174_D": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_175_D": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_175_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2055, 481, 2038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_176_D": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_177_D": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_178_D": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_179_D": {
          "hide_name": 0,
          "bits": [ 2063 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 2043 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_17_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2065, 616, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_180_D": {
          "hide_name": 0,
          "bits": [ 2067 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_181_D": {
          "hide_name": 0,
          "bits": [ 2069 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_182_D": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_183_D": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_183_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2074, 475, 2058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_184_D": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_185_D": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_186_D": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_187_D": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_188_D": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_189_D": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 2066 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_18_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2088, 735, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_190_D": {
          "hide_name": 0,
          "bits": [ 2090 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_191_D": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_191_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2093, 477, 2077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_192_D": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_193_D": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_194_D": {
          "hide_name": 0,
          "bits": [ 2099 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_195_D": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_196_D": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_197_D": {
          "hide_name": 0,
          "bits": [ 2102 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_198_D": {
          "hide_name": 0,
          "bits": [ 2103 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_199_D": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_199_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 465, 1896, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_19_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2105, 852, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_200_D": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_201_D": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_202_D": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_203_D": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_204_D": {
          "hide_name": 0,
          "bits": [ 2118 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_205_D": {
          "hide_name": 0,
          "bits": [ 2120 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_206_D": {
          "hide_name": 0,
          "bits": [ 2122 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_207_D": {
          "hide_name": 0,
          "bits": [ 2124 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_207_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2125, 463, 2111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_208_D": {
          "hide_name": 0,
          "bits": [ 2126 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_209_D": {
          "hide_name": 0,
          "bits": [ 2129 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_20_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2131, 958, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_210_D": {
          "hide_name": 0,
          "bits": [ 2133 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_211_D": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_212_D": {
          "hide_name": 0,
          "bits": [ 2137 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_213_D": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_214_D": {
          "hide_name": 0,
          "bits": [ 2141 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_215_D": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_215_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2144, 470, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_216_D": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_217_D": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_218_D": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_219_D": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_21_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2154, 1027, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_220_D": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_221_D": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_222_D": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_223_D": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_223_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2163, 472, 2147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_224_D": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_225_D": {
          "hide_name": 0,
          "bits": [ 2167 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_226_D": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_227_D": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_228_D": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_229_D": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_229_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1092, 1891, 2166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_22_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2173, 1196, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_230_D": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_231_D": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_232_D": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_233_D": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_234_D": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_235_D": {
          "hide_name": 0,
          "bits": [ 2184 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_236_D": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_237_D": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_238_D": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_239_D": {
          "hide_name": 0,
          "bits": [ 2192 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_239_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2193, 462, 2179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_23_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2194, 442, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_240_D": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_241_D": {
          "hide_name": 0,
          "bits": [ 2199 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_242_D": {
          "hide_name": 0,
          "bits": [ 2201 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_243_D": {
          "hide_name": 0,
          "bits": [ 2203 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_244_D": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_245_D": {
          "hide_name": 0,
          "bits": [ 2207 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_246_D": {
          "hide_name": 0,
          "bits": [ 2209 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_247_D": {
          "hide_name": 0,
          "bits": [ 2211 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_247_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2212, 469, 2198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_248_D": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_249_D": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2195 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_24_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2216, 1317, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_250_D": {
          "hide_name": 0,
          "bits": [ 2219 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_251_D": {
          "hide_name": 0,
          "bits": [ 2220 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_252_D": {
          "hide_name": 0,
          "bits": [ 2221 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_253_D": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_254_D": {
          "hide_name": 0,
          "bits": [ 2223 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_255_D": {
          "hide_name": 0,
          "bits": [ 2224 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_255_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 471, 199, 2214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_256_D": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_257_D": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_258_D": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_259_D": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_25_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2232, 622, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_260_D": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_261_D": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_262_D": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_262_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1197, 1894, 2229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_263_D": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_264_D": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_265_D": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_266_D": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_267_D": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_268_D": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_269_D": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_26_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2247, 733, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_270_D": {
          "hide_name": 0,
          "bits": [ 2249 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_271_D": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_272_D": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_273_D": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_274_D": {
          "hide_name": 0,
          "bits": [ 2254 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_275_D": {
          "hide_name": 0,
          "bits": [ 2255 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_276_D": {
          "hide_name": 0,
          "bits": [ 2256 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_277_D": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_278_D": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_279_D": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_27_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2260, 850, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_280_D": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_281_D": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_282_D": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_283_D": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_284_D": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_285_D": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_286_D": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_287_D": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_288_D": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_289_D": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2261 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_28_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2268, 951, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_290_D": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_291_D": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_292_D": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_293_D": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_294_D": {
          "hide_name": 0,
          "bits": [ 2284 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_295_D": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_295_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 494, 1896, 2276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_296_D": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_297_D": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_298_D": {
          "hide_name": 0,
          "bits": [ 2291 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_299_D": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_29_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2270, 1025, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_300_D": {
          "hide_name": 0,
          "bits": [ 2297 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_301_D": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_302_D": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_303_D": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_304_D": {
          "hide_name": 0,
          "bits": [ 2305 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_305_D": {
          "hide_name": 0,
          "bits": [ 2308 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_306_D": {
          "hide_name": 0,
          "bits": [ 2310 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_307_D": {
          "hide_name": 0,
          "bits": [ 2312 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_308_D": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_309_D": {
          "hide_name": 0,
          "bits": [ 2316 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 2296 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_30_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2272, 1194, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_30_D_LUT3_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 174, 2023, 2226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_310_D": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_311_D": {
          "hide_name": 0,
          "bits": [ 2321 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_312_D": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_313_D": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_314_D": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_315_D": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_316_D": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_317_D": {
          "hide_name": 0,
          "bits": [ 2334 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_318_D": {
          "hide_name": 0,
          "bits": [ 2336 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_319_D": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 2318 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_31_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2274, 444, 2217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_320_D": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_321_D": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_322_D": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_323_D": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_324_D": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_325_D": {
          "hide_name": 0,
          "bits": [ 2348 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_326_D": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_327_D": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_327_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 489, 1896, 2344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_328_D": {
          "hide_name": 0,
          "bits": [ 2351 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_329_D": {
          "hide_name": 0,
          "bits": [ 2354 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_330_D": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_331_D": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_332_D": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_333_D": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_334_D": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_335_D": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_336_D": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_337_D": {
          "hide_name": 0,
          "bits": [ 2373 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_338_D": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_339_D": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_33_D": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_340_D": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_341_D": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_342_D": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_343_D": {
          "hide_name": 0,
          "bits": [ 2386 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_344_D": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_345_D": {
          "hide_name": 0,
          "bits": [ 2391 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_346_D": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_347_D": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_348_D": {
          "hide_name": 0,
          "bits": [ 2397 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_349_D": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_34_D": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_350_D": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_351_D": {
          "hide_name": 0,
          "bits": [ 2404 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_352_D": {
          "hide_name": 0,
          "bits": [ 2406 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_353_D": {
          "hide_name": 0,
          "bits": [ 2408 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_354_D": {
          "hide_name": 0,
          "bits": [ 2409 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_355_D": {
          "hide_name": 0,
          "bits": [ 2410 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_356_D": {
          "hide_name": 0,
          "bits": [ 2411 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_357_D": {
          "hide_name": 0,
          "bits": [ 2412 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_358_D": {
          "hide_name": 0,
          "bits": [ 2413 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_358_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1227, 1894, 2407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_359_D": {
          "hide_name": 0,
          "bits": [ 2414 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1896, 488, 2226, 1888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 2415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_1_F": {
          "hide_name": 0,
          "bits": [ 1896, 527, 2226, 2029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_2_F": {
          "hide_name": 0,
          "bits": [ 1896, 533, 2226, 2168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_359_D_LUT4_F_I3_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 2226, 2280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_35_D": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_360_D": {
          "hide_name": 0,
          "bits": [ 2417 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_360_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1898, 1335, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_361_D": {
          "hide_name": 0,
          "bits": [ 2419 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_361_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1901, 641, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_362_D": {
          "hide_name": 0,
          "bits": [ 2420 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_362_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1903, 697, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_363_D": {
          "hide_name": 0,
          "bits": [ 2421 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_363_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1905, 819, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_364_D": {
          "hide_name": 0,
          "bits": [ 2422 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_364_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1907, 967, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_365_D": {
          "hide_name": 0,
          "bits": [ 2423 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_365_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1909, 1056, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_366_D": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_366_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1918, 1229, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_367_D": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_367_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1920, 490, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_368_D": {
          "hide_name": 0,
          "bits": [ 2426 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_368_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1923, 1339, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_369_D": {
          "hide_name": 0,
          "bits": [ 2428 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_369_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1926, 649, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_36_D": {
          "hide_name": 0,
          "bits": [ 2416 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_370_D": {
          "hide_name": 0,
          "bits": [ 2430 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_370_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1928, 701, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_371_D": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_371_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1930, 813, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_372_D": {
          "hide_name": 0,
          "bits": [ 2432 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_372_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1932, 962, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_373_D": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_373_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1934, 1064, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_374_D": {
          "hide_name": 0,
          "bits": [ 2434 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_374_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1936, 1233, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_375_D": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_375_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1938, 515, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_376_D": {
          "hide_name": 0,
          "bits": [ 2436 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_377_D": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_378_D": {
          "hide_name": 0,
          "bits": [ 2439 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_379_D": {
          "hide_name": 0,
          "bits": [ 2440 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ 2429 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_380_D": {
          "hide_name": 0,
          "bits": [ 2442 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_381_D": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_382_D": {
          "hide_name": 0,
          "bits": [ 2444 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_383_D": {
          "hide_name": 0,
          "bits": [ 2445 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 517, 1896, 2437 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 174, 172, 1952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 177, 2447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1896, 2448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1896, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1913, 177, 1939, 2226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 2449, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I0_LUT3_I1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1913, 177, 1939, 1889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2094, 2446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 2093, 511, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2339, 521, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 2405, 518, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 2274, 522, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 2194, 524, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 2304, 496, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_3_F": {
          "hide_name": 0,
          "bits": [ 2322, 523, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_383_D_LUT3_F_I2_LUT3_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 2024, 497, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_384_D": {
          "hide_name": 0,
          "bits": [ 2451 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_385_D": {
          "hide_name": 0,
          "bits": [ 2452 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_386_D": {
          "hide_name": 0,
          "bits": [ 2454 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_387_D": {
          "hide_name": 0,
          "bits": [ 2455 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_388_D": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_389_D": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_389_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2226, 1955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ 2441 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_390_D": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_391_D": {
          "hide_name": 0,
          "bits": [ 2461 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_391_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 528, 1896, 2453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_392_D": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_392_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1968, 1309, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_393_D": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_393_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1971, 607, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_394_D": {
          "hide_name": 0,
          "bits": [ 2465 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_394_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1973, 739, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_395_D": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_395_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1975, 856, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_396_D": {
          "hide_name": 0,
          "bits": [ 2467 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_396_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1979, 935, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_397_D": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_397_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1981, 1045, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_398_D": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_398_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1983, 1210, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_399_D": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_399_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1985, 530, 2463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ 2459 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_39_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 451, 1896, 2356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2295 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_400_D": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_400_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1987, 1315, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_401_D": {
          "hide_name": 0,
          "bits": [ 2475 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_401_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1990, 612, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_402_D": {
          "hide_name": 0,
          "bits": [ 2476 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_402_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1992, 744, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_403_D": {
          "hide_name": 0,
          "bits": [ 2477 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_403_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1994, 861, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_404_D": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_404_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1996, 940, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_405_D": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_405_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1998, 1039, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_406_D": {
          "hide_name": 0,
          "bits": [ 2480 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_406_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2002, 1205, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_407_D": {
          "hide_name": 0,
          "bits": [ 2481 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_407_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2004, 510, 2474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_408_D": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_408_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2007, 1313, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_409_D": {
          "hide_name": 0,
          "bits": [ 2484 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_409_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2010, 606, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ 2472 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_40_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2287, 1324, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_410_D": {
          "hide_name": 0,
          "bits": [ 2487 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_410_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2012, 737, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_411_D": {
          "hide_name": 0,
          "bits": [ 2488 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_411_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2014, 854, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_412_D": {
          "hide_name": 0,
          "bits": [ 2489 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_412_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2016, 934, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_413_D": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_413_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2018, 1037, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_414_D": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_414_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2020, 1203, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_415_D": {
          "hide_name": 0,
          "bits": [ 2492 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_415_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2022, 512, 2483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_416_D": {
          "hide_name": 0,
          "bits": [ 2493 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_417_D": {
          "hide_name": 0,
          "bits": [ 2495 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_418_D": {
          "hide_name": 0,
          "bits": [ 2496 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_419_D": {
          "hide_name": 0,
          "bits": [ 2497 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_41_D": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_41_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2290, 625, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_420_D": {
          "hide_name": 0,
          "bits": [ 2499 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_421_D": {
          "hide_name": 0,
          "bits": [ 2500 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_421_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1042, 1891, 2494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_422_D": {
          "hide_name": 0,
          "bits": [ 2501 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_423_D": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_424_D": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_424_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2037, 1308, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_425_D": {
          "hide_name": 0,
          "bits": [ 2505 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_425_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2040, 609, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_426_D": {
          "hide_name": 0,
          "bits": [ 2506 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_426_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2045, 741, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_427_D": {
          "hide_name": 0,
          "bits": [ 2507 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_427_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2047, 858, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_428_D": {
          "hide_name": 0,
          "bits": [ 2508 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_428_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2049, 933, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_429_D": {
          "hide_name": 0,
          "bits": [ 2509 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_429_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2051, 1044, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_42_D": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_42_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2292, 728, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_430_D": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_430_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2053, 1209, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_431_D": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_431_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2055, 529, 2504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_432_D": {
          "hide_name": 0,
          "bits": [ 2513 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_432_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2057, 1314, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_433_D": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_433_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2060, 614, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_434_D": {
          "hide_name": 0,
          "bits": [ 2516 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_434_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2062, 743, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_435_D": {
          "hide_name": 0,
          "bits": [ 2517 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_435_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2064, 860, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_436_D": {
          "hide_name": 0,
          "bits": [ 2518 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_436_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2068, 938, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_437_D": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_437_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2070, 1038, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_438_D": {
          "hide_name": 0,
          "bits": [ 2520 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_438_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2072, 1207, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_439_D": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_439_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2074, 509, 2514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_43_D": {
          "hide_name": 0,
          "bits": [ 2510 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_43_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2294, 845, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_440_D": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_440_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2076, 1312, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_441_D": {
          "hide_name": 0,
          "bits": [ 2524 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_441_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2079, 608, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_442_D": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_442_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2081, 736, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_443_D": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_443_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2083, 853, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_444_D": {
          "hide_name": 0,
          "bits": [ 2527 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_444_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2085, 932, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_445_D": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_445_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2087, 1036, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_446_D": {
          "hide_name": 0,
          "bits": [ 2529 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_446_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2091, 1202, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_447_D": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_448_D": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_449_D": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_449_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2226, 2098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_44_D": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_44_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2298, 955, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_450_D": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_451_D": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_452_D": {
          "hide_name": 0,
          "bits": [ 2537 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_453_D": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_454_D": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_455_D": {
          "hide_name": 0,
          "bits": [ 2540 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_455_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 1896, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_456_D": {
          "hide_name": 0,
          "bits": [ 2541 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_456_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2110, 1348, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_457_D": {
          "hide_name": 0,
          "bits": [ 2543 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_457_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2113, 636, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_458_D": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_458_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2115, 712, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_459_D": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_459_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2117, 825, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_45_D": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_45_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2300, 1020, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_460_D": {
          "hide_name": 0,
          "bits": [ 2547 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_460_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2119, 978, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_461_D": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_461_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2121, 1047, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_462_D": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_462_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2123, 1226, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_463_D": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_463_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2125, 536, 2542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_464_D": {
          "hide_name": 0,
          "bits": [ 2551 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_464_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2127, 1344, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_465_D": {
          "hide_name": 0,
          "bits": [ 2553 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_465_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2130, 640, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_466_D": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_466_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2134, 707, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_467_D": {
          "hide_name": 0,
          "bits": [ 2555 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_467_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2136, 830, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_468_D": {
          "hide_name": 0,
          "bits": [ 2556 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_468_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2138, 970, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_469_D": {
          "hide_name": 0,
          "bits": [ 2557 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_469_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2140, 1055, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_46_D": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_46_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2302, 1200, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_46_D_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1896, 1921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_470_D": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_470_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2142, 1218, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_471_D": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_471_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2144, 514, 2552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_472_D": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_472_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2146, 1342, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_473_D": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_473_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2149, 633, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_474_D": {
          "hide_name": 0,
          "bits": [ 2564 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_474_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2151, 706, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_475_D": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_475_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2153, 828, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_476_D": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_476_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2157, 972, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_477_D": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_477_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2159, 1053, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_478_D": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_478_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2161, 1220, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_479_D": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_479_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2163, 507, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_47_D": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_47_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2304, 453, 2485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_480_D": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_481_D": {
          "hide_name": 0,
          "bits": [ 2573 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_482_D": {
          "hide_name": 0,
          "bits": [ 2574 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_483_D": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_484_D": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_485_D": {
          "hide_name": 0,
          "bits": [ 2577 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_485_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1048, 1891, 2572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_486_D": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_487_D": {
          "hide_name": 0,
          "bits": [ 2579 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_488_D": {
          "hide_name": 0,
          "bits": [ 2580 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_488_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2178, 1347, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_489_D": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_489_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2181, 635, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_48_D": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_48_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2306, 1318, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_490_D": {
          "hide_name": 0,
          "bits": [ 2585 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_490_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2183, 714, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_491_D": {
          "hide_name": 0,
          "bits": [ 2586 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_491_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2185, 824, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_492_D": {
          "hide_name": 0,
          "bits": [ 2587 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_492_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2187, 977, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_493_D": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_493_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2189, 1046, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_494_D": {
          "hide_name": 0,
          "bits": [ 2589 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_494_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2191, 1225, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_495_D": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_495_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2193, 535, 2581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_496_D": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_496_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2197, 1343, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_497_D": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_497_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2200, 639, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_498_D": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_498_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2202, 709, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_499_D": {
          "hide_name": 0,
          "bits": [ 2595 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_499_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2204, 829, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 2584 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_49_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2309, 618, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_500_D": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_500_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2206, 969, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_501_D": {
          "hide_name": 0,
          "bits": [ 2599 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_501_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2208, 1054, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_502_D": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_502_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2210, 1217, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_503_D": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_503_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2212, 513, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_504_D": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_505_D": {
          "hide_name": 0,
          "bits": [ 2604 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_506_D": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_507_D": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_508_D": {
          "hide_name": 0,
          "bits": [ 2607 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_509_D": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 2597 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_50_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2311, 734, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_510_D": {
          "hide_name": 0,
          "bits": [ 2610 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_511_D": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 506, 199, 2603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 2612, 408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1957, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_2_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1912, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_3_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1941, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_4_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1887, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_5_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1891, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_6_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1894, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_7_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1896, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_511_D_LUT3_F_I2_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1954, 1939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_51_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2313, 851, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_52_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2315, 957, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 2614 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_53_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2317, 1026, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_54_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2320, 1198, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 2616 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_55_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2322, 441, 2583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 2617 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_56_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2324, 1316, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 2619 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_57_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2327, 624, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 2620 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_58_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2329, 732, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 2621 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_59_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2331, 849, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 2623 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_60_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2333, 950, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 2624 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_61_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2335, 1024, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 2625 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_62_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2337, 1193, 2325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 2626 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_63_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2339, 443, 2618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 2627 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_64_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2226, 2342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 2628 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 2630 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 2631 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 2632 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_69_D": {
          "hide_name": 0,
          "bits": [ 2633 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2622 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_6_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1140, 1894, 2106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_70_D": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_71_D": {
          "hide_name": 0,
          "bits": [ 2636 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_71_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 448, 1896, 2629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_72_D": {
          "hide_name": 0,
          "bits": [ 2637 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_72_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2352, 1336, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_73_D": {
          "hide_name": 0,
          "bits": [ 2639 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_73_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2355, 642, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_74_D": {
          "hide_name": 0,
          "bits": [ 2640 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_74_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2359, 698, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_75_D": {
          "hide_name": 0,
          "bits": [ 2641 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_75_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2361, 820, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_76_D": {
          "hide_name": 0,
          "bits": [ 2642 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_76_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2363, 965, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_77_D": {
          "hide_name": 0,
          "bits": [ 2643 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_77_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2365, 1057, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_78_D": {
          "hide_name": 0,
          "bits": [ 2644 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_78_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2367, 1230, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_79_D": {
          "hide_name": 0,
          "bits": [ 2645 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_79_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2369, 491, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_79_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2369, 446, 2638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2634 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_80_D": {
          "hide_name": 0,
          "bits": [ 2647 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_80_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2371, 1340, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_81_D": {
          "hide_name": 0,
          "bits": [ 2649 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_81_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2374, 650, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_82_D": {
          "hide_name": 0,
          "bits": [ 2650 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_82_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2376, 702, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_83_D": {
          "hide_name": 0,
          "bits": [ 2651 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_83_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2378, 814, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_84_D": {
          "hide_name": 0,
          "bits": [ 2652 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_84_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2381, 960, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_85_D": {
          "hide_name": 0,
          "bits": [ 2653 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_85_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2383, 1065, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_86_D": {
          "hide_name": 0,
          "bits": [ 2654 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_86_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2385, 1234, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_87_D": {
          "hide_name": 0,
          "bits": [ 2655 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2387, 516, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1913, 1914, 1896, 2005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_87_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2387, 438, 2648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_88_D": {
          "hide_name": 0,
          "bits": [ 2656 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_88_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2389, 1333, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_89_D": {
          "hide_name": 0,
          "bits": [ 2658 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_89_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2392, 644, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2646 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_8_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2239, 1325, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_90_D": {
          "hide_name": 0,
          "bits": [ 2660 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_90_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2394, 700, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_91_D": {
          "hide_name": 0,
          "bits": [ 2661 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_91_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2396, 816, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_92_D": {
          "hide_name": 0,
          "bits": [ 2662 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_92_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2398, 959, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_93_D": {
          "hide_name": 0,
          "bits": [ 2663 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_93_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2400, 1063, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_94_D": {
          "hide_name": 0,
          "bits": [ 2664 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_94_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2403, 1236, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_94_D_LUT3_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1913, 1896, 2164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_95_D": {
          "hide_name": 0,
          "bits": [ 2665 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_95_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2405, 434, 2657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_96_D": {
          "hide_name": 0,
          "bits": [ 2666 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_97_D": {
          "hide_name": 0,
          "bits": [ 2667 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_98_D": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_99_D": {
          "hide_name": 0,
          "bits": [ 2669 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_99_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1143, 1894, 1892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2659 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2242, 623, 2240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1913, 177, 1915, 2226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2024, 454, 1911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_9_D_LUT3_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 174, 409, 1952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
          }
        },
        "screenBuffer_DFF_Q_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1896, 495, 2226, 2227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "screenBuffer_DFF_Q_D_LUT4_F_I3_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1913, 177, 2458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charAddress": {
          "hide_name": 0,
          "bits": [ 435, 425, 436, 426, 422, 419 ],
          "attributes": {
            "hdlname": "te charAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:7.18-7.29"
          }
        },
        "te.charOutput": {
          "hide_name": 0,
          "bits": [ 413, 1121, 1004, 888, 772, 654, 411, 652 ],
          "attributes": {
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:8.17-8.27"
          }
        },
        "te.chosenChar": {
          "hide_name": 0,
          "bits": [ 23, 23, 23, 23, 23, 23, 23, 23 ],
          "attributes": {
            "hdlname": "te chosenChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:17.16-17.26"
          }
        },
        "te.clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "te clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:4.11-4.14"
          }
        },
        "te.columnAddress": {
          "hide_name": 0,
          "bits": [ 1867, 1862, 1863 ],
          "attributes": {
            "hdlname": "te columnAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:13.16-13.29"
          }
        },
        "te.outputBuffer": {
          "hide_name": 0,
          "bits": [ 1841, 1838, 1831, 1823, 1819, 1812, 1806, 1849 ],
          "attributes": {
            "hdlname": "te outputBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:16.15-16.27"
          }
        },
        "te.outputBuffer_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2677, 2676, 2675, 2674, 2673, 2672, 2671, 2670 ],
          "attributes": {
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2681, 2682, 2683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2687, 2688, 2689, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2693, 2694, 888, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1004, 2695, 2696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2785, 2698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2715, 2703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2692, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2706, 2707, 2708, 2709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 2719, 772, 2720, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2690, 2724, 2725, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2728, 2729, 2730, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2708, 2726, 2704, 2727 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2684, 2685, 2686, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2740, 2741, 2742, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2743, 2744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2745, 2746, 2733, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2737, 2738, 2690, 2739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2752, 2753, 2708, 1121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2715, 2716, 2717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 2755, 2754, 2708, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2715, 2697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2678, 2679, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2761, 2762, 2763, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2767, 2768, 2690, 2769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2745, 2770, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 2774, 2775, 2690, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2708, 2776, 2777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 2779, 2744, 2780, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2782, 2783, 2708, 2784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 2706, 2787, 2788, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2764, 2765, 2766, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 2793, 2686, 2794, 2795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2789, 2790, 2733, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2796, 2699, 2787, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2697, 1867, 2698, 2699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1867, 2797, 2708, 2745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2758, 2759, 2686, 2760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2686, 2801, 2690, 2802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 2804, 2805, 2802, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2716, 2735, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 2710, 2711, 2712, 2713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 2804, 2809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3065, 2810, 2808, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_I3_LUT4_I2_I0_LUT2_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2811, 2812, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 2690, 2817, 2818, 1004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2819, 2786, 2716, 2715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2781, 2771, 2698, 2715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2747, 2748, 2700, 2749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2711, 2748, 2800, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2750, 2735, 2751, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2715, 2716, 2786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1867, 2700, 2733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2822, 2823, 2824, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2827, 2828, 2829, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 2832, 2833, 2834, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2830, 2831, 2690, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2805, 2844, 2686, 2845 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2716, 2846, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 2850, 2849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2854, 2852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2841, 2842, 2843, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 2816, 2860, 2743, 2861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2805, 2857, 2858, 2859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 2865, 2866, 2686, 2867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2690, 2873, 2874, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2875, 2876, 2690, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2860, 2715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2753, 2857, 2716, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2750, 2853, 2848, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2872, 2876, 2879, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2880, 2884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I3_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2880, 2881, 2708, 2882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2690, 2825, 2826, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2888, 2889, 2690, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2841, 2890, 2891 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2857, 2853, 2743, 2892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1121, 2753, 2893, 2894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2895, 2708, 2896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2885, 2886, 2887, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2898, 2708, 2899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2878, 2708, 2901, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2901, 2805, 2902, 2903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2716, 2905, 2878, 2809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1121, 2753, 2908, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 2753, 2832, 2833, 2910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_I2_F_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2853, 2716, 2908, 2909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 2911, 2912, 2913, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2914, 2915, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 2916, 2917 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 2716, 2726, 2919, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2797, 2932, 2708, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2791, 2797, 2918, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2721, 2705, 2722, 2723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2722, 2921, 2922, 2923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2931, 2920, 2716, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2700, 2748, 2920, 2736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2716, 2718, 2771, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2928, 2929, 2930, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2734, 2714, 2716, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2798, 2930, 2934, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2734, 2833, 2935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2924, 2923, 2925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2778, 1863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2787, 2779, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2939, 2940, 2941, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 888, 2943, 2944, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 2716, 2731, 2732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 2946, 2777, 2690, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 2932, 2797, 2933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2933, 2947, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2735, 2726, 2716, 2736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2772, 2773, 2716, 2712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2735, 2772, 2805, 2942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2708, 2783, 2690, 2948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2781, 2949, 2805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I3_LUT4_F_I1_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 2932, 2799, 2708, 2950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2690, 2937, 2938, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2953, 2954, 2690, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2700, 2701, 2702, 1004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 2701, 2716, 2713, 2957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2711, 2736, 2945, 2732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2945, 2955, 2956, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2756, 2778, 2716, 2715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 2960, 2959, 2958, 2757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2951, 2952, 2757, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2751, 2752, 2926, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2708, 2791, 2792, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 2726, 2704, 2926, 2927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0": {
          "hide_name": 0,
          "bits": [ 2961, 2962, 2963, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2966, 2967, 2686, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2974, 2968, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2968, 2969, 2970, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2862, 2877, 2852, 2805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2810, 2849, 2976, 2850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2708, 2895, 2978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 2708, 2979, 2686, 2980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2984, 2985, 2686, 2986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_2_I3": {
          "hide_name": 0,
          "bits": [ 2814, 1121, 2989, 2990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2987, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2993, 2991, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_1_I0_LUT4_F_I1_LUT2_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 2690, 2994, 2992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2998, 2981, 2878, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2981, 2982, 2983, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I1_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2854, 3001, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2964, 2965, 2689, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2690, 3005, 3006, 3007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2716, 3010, 2881, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 3011, 1862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2715, 2906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I0_LUT2_I0_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2851, 2743, 2835, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 2847, 1121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 3008, 1004, 3009, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 3012, 2805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3015, 3013, 3014, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 3006, 3018, 3020, 3017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2690, 3002, 3003, 3004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2708, 3021, 3022, 3023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2855, 1867, 2999, 2785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0": {
          "hide_name": 0,
          "bits": [ 3024, 3025, 2680, 3026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 3027, 3028, 2689, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2860, 2805, 2871, 2872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2906, 3039, 2863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2871, 3033, 3034, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2998, 2895, 2708, 3036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2850, 2895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2708, 3037, 3038, 3040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I1_LUT2_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 2904, 2832, 2805, 3041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1121, 2853, 3035, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0": {
          "hide_name": 0,
          "bits": [ 3042, 3043, 3044, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 3048, 3049, 3050, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2708, 3051, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2690, 3052, 2981, 3053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 3054, 3000, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 3054, 3055, 3056, 1004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 3057, 2901, 2690, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2837, 2838, 2839, 2840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_I1_F_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2877, 2815, 2743, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 3058, 3059, 2690, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 3063, 2971, 3064, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 3045, 3046, 2686, 3047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 3066, 2690, 2992, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2708, 2995, 2996 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 2936, 2863, 2906, 3067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 2837, 3068, 3060, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 2936, 3011 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I3_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3039, 2906, 2805, 3069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2897, 3065 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2989, 3075, 3070, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 3071, 2849, 3072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2864, 2999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2715, 3074, 2857, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 3073, 1867, 2708, 2850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT2_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 2997, 3029, 2686, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 2814, 2900, 2906, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2818, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 2897, 3077, 2883, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_2_F": {
          "hide_name": 0,
          "bits": [ 2813, 2857, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_3_F": {
          "hide_name": 0,
          "bits": [ 2855, 2907, 2715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3079, 3078, 3080, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 3030, 3031, 3032, 2689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 3081, 2690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT2_I1_F_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 2715, 2848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 411, 654, 3076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I0_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 3082, 3083, 652 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2818, 2820, 2821, 2680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 772, 1004, 3086, 3087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 2977, 3008, 3019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 3008, 3089, 888, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2904, 3090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2862, 2855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3091, 3077, 3006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_I1_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 3090, 2853, 2743, 3092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 2854, 3088, 2812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 2836, 2816, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 3093, 2716, 2988, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3060, 3061, 3062, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 3094, 1004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_F_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 2881, 2971, 2972, 2973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_F_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 2988, 2716, 2848, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_1_I2_LUT4_F_I0_LUT3_I1_I2": {
          "hide_name": 0,
          "bits": [ 2812, 2975, 2708, 2716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 3084, 1121, 3085, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 2716, 2806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 2807, 2716, 2832, 3016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 2855, 2856, 2708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT2_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 2816, 2854, 2833, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.pixelAddress": {
          "hide_name": 0,
          "bits": [ 1867, 1862, 1863, 435, 425, 436, 426, 1855, 422, 419 ],
          "attributes": {
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:5.17-5.29"
          }
        },
        "te.pixelData": {
          "hide_name": 0,
          "bits": [ 1841, 1838, 1831, 1823, 1819, 1812, 1806, 1849 ],
          "attributes": {
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:44.16-50.6|/Users/computera/Documents/files/Documents1/FPGA/cpu/text.v:6.18-6.27"
          }
        },
        "textPixelData": {
          "hide_name": 0,
          "bits": [ 1841, 1838, 1831, 1823, 1819, 1812, 1806, 1849 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:29.16-29.29"
          }
        },
        "writeScreen": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/cpu/top.v:71.10-71.21"
          }
        }
      }
    }
  }
}
