// Seed: 1822562968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_9;
  assign id_1.id_9 = id_9;
  assign id_1 = id_5;
  id_10(
      1, 1, (-1), id_5 <= 1 & id_3
  );
  assign id_7 = -1;
  tri1 id_11;
  wire id_12;
  assign id_11 = id_5;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1,
    input wor  id_2
);
  wire id_4;
  assign id_5 = id_5;
  wire id_6;
  assign id_5 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_5
  );
  assign modCall_1.id_11 = 0;
  always id_4 += -1;
endmodule
