
# UVM-Based ALU Verification

This project demonstrates a **Universal Verification Methodology (UVM)**-based testbench developed for verifying a simple **Arithmetic Logic Unit (ALU)**. It includes a complete UVM environment, sequence generation, driver, monitor, scoreboard, and test control.

## ğŸ“ Project Structure

```
â”œâ”€â”€ interface.sv            # DUT interface
â”œâ”€â”€ alu.v                   # ALU RTL design (your DUT)
â”œâ”€â”€ testbench.sv            # Top module instantiating DUT and starting UVM test
â”œâ”€â”€ test.sv                 # UVM test class (alu_test)
â”œâ”€â”€ env.sv                  # UVM environment (alu_env)
â”œâ”€â”€ agent.sv                # UVM agent (alu_agent)
â”œâ”€â”€ driver.sv               # UVM driver (alu_driver)
â”œâ”€â”€ monitor.sv              # UVM monitor (alu_monitor)
â”œâ”€â”€ sequencer.sv            # UVM sequencer (alu_sequencer)
â”œâ”€â”€ sequence_item.sv        # UVM transaction (alu_sequence_item)
â”œâ”€â”€ sequence.sv             # UVM sequences (base_sequence, test_sequence)
â”œâ”€â”€ scoreboard.sv           # UVM scoreboard (alu_scoreboard)
â””â”€â”€ README.md               # This file
```

## ğŸš€ Features

- âœ… Fully modular UVM testbench
- ğŸ” Reset and functional sequences (`base_sequence`, `test_sequence`)
- ğŸ” Self-checking scoreboard
- ğŸ› ï¸ Support for ALU operations: Add, Sub, Mul, Div
- ğŸ”„ Configurable via `uvm_config_db`
- ğŸ“‹ Detailed debug and error reporting using UVM messaging macros

## ğŸ§ª ALU Operations Verified

| Opcode | Operation |
|--------|-----------|
|   0    | A + B     |
|   1    | A - B     |
|   2    | A Ã— B     |
|   3    | A Ã· B     |

## ğŸ§¾ How to Run

### 1. Compile and Simulate

If using **EDA Playground**, copy-paste all files and set top module as `testbench.sv`.

If using a local simulator (e.g., **VCS**, **Questa**, **Xrun**), use:

```bash
vlog *.sv
vsim -c -do "run -all" top
```

Make sure `uvm_pkg` is included in your toolchain.

### 2. Output Log

- UVM Phases: constructor, build, connect, run
- Sequence activity: randomized transactions
- Scoreboard: automatic pass/fail comparison of actual vs expected result

## ğŸ§  Concepts Covered

- `uvm_sequence_item`, `uvm_sequence`, `uvm_driver`, `uvm_monitor`
- `uvm_analysis_port` / `uvm_analysis_imp`
- Transaction-level modeling (TLM)
- Constrained random stimulus generation
- Phase-based test execution

## âœ… To-Do

- [ ] Add functional coverage model
- [ ] Add error injection tests
- [ ] Integrate with regression flow

## ğŸ“· Screenshot

![waveform](docs/alu_waveform.png) <!-- Optional if you have waveform image -->

## ğŸ§‘â€ğŸ’» Author

**Kavin Kumar K**  
UVM Enthusiast | VLSI Learner

## ğŸ“ License

This project is licensed under the [MIT License](LICENSE).

## ğŸ¤ Contributions

Feel free to fork, improve, or report bugs via GitHub Issues or Pull Requests.
