# awesome-hwd-tools
A curated list of awesome open source hardware design tools

Inspired by [awesome-python](https://github.com/vinta/awesome-python).

## Semi Custom Design/ FPGAs

[hdlConverter](https://github.com/Nic30/hdlConvertor) - Python System-Verilog/VHDL Parser

[simpy](https://github.com/cristiklein/simpy) - discrite event based simulation framework
### Modelling

[PyMTL](https://github.com/cornell-brg/pymtl) - hardware modeling framework

### Hardware Description Languages

[Chisel](https://github.com/freechipsproject/chisel3/) - Hardware Description Language embedded in Scala developed at UC Berkeley

[MyHDL](https://github.com/myhdl/myhdl) - Python as a Hardware Description and Verification Lanugage

[Magma](https://github.com/phanrahan/magma) - A Hardware Description Language embedded in Python

[clash-lang](https://github.com/clash-lang/clash-compiler) - A Hardware Description Language written and inspired by Haskell

### Wave Viewers

[gtkwave](http://gtkwave.sourceforge.net/) - GTK based waveform viewer

[wavedrom](https://github.com/wavedrom/wavedrom) - Timing Diagrams in Java Script

### Simulation

[iverilog](https://github.com/steveicarus/iverilog) - Icarus Verilog Simulator

### Synthesis

[yosys](https://github.com/YosysHQ/yosys) - Synthesis Flow

### Verification

[SymbiYosys](https://github.com/YosysHQ/SymbiYosys) - formal verification flow and tool

## Full Custom Design

[gdspy](https://github.com/heitzmann/gdspy) - manipulating GDSII files in Python

[layoutSVG](https://github.com/jlj-ee/layoutSVG) - creating SVGs from Cadence Virtuoso Layouts

[SKILL_Tools](https://github.com/MatthewLoveQUB/SKILL_Tools) - Skill++ Tools including a test framework

[oaFileParser](https://github.com/EDDRSoftware/oaFileParser) - oaFile Parser

[OpenRAM](https://github.com/VLSIDA/OpenRAM) - open-source SRAM Compiler


### Simulation

[ngspice](http://ngspice.sourceforge.net/index.html) - Spice Simulator

[pyspice](https://github.com/FabriceSalvaire/PySpice) - Simulating Circuits with Python
