[{"name":"鄭一鴻","email":"xyh2@faculty.pccu.edu.tw","latestUpdate":"2008-10-16 15:53:47","objective":"資料表示法：定點系統(fixed point system)，浮點系統(floating point system)，2.運算工作：定點之加減乘除，快速之運算，浮點運算，3.指令與控制：各種指令介紹，中斷，硬體控制單元設計(hardwired control)，微程式控制單元設計(microprogramming)，4.記憶系統：記憶體之層次 (memory hierarchy)，虛擬記憶系統 (virtual memory)，快速記憶 (cache memory)。","schedule":"1. (9/12) Outline (1c0912.doc &amp; L0-outline_2.pdf at 網路學園)\n2. (9/19) Introduction (2c0919.doc &amp; L1-intro_2.pdf at 網路學園)\n3. (9/26) Performance (3c0926.pdf &amp; L2-perf_.pdf at 網路學園)\n4. (10/3) Instruction Set Architecture I (4c1003.pdf &amp; L3-isa-1_.pdf at 網路學園)\n5. (10/17) Instruction Set Architecture II (5c1017.pdf &amp; L3-isa-2_.pdf at 網路學園)\n6. (10/24) Instruction Set Architecture III (6c1024.pdf &amp; L3-isa-3_.pdf at 網路學園)\n7. (10/31) Arithmetic for Computer -I (L4-arith-1.ppt)\nMid. Term (11/7)\n8. (11/14) Arithmetic for Computer -II (L4-arith-2.ppt)\n9. (11/21) The Processor: Datapath and Control -I (L5-proc-sc-1.ppt)\n10. (11/28) The Processor: Datapath and Control -II (L5-proc-sc-2.ppt)\n11. (12/5) The Processor: Datapath and Control -III (L5-proc-sc-3.ppt)\n12. (12/12) The Processor: Datapath and Control -IV (L6-proc-mc-1.ppt)\n13. (12/19) The Processor: Datapath and Control -V (L6-proc-mc-2.ppt)\n14. (12/26) Enhancing Performance with Pipelining I (L7-pipe-1.ppt)\n15. (1/2) Enhancing Performance with Pipelining II (L7-pipe-2.ppt)\nFinal Exam (1/9)","scorePolicy":"1. Homework Assignments &amp; Class Notes &amp; One Final Report (30%)\n(10%) Notes (Hand out 1 week earlier, hand in your notes at class)\n(10%) Homeworks (Hand out 1 week earlier, hand in your HWs next week)\n(10%) One final report: revisions of all HWs, notes, and midterm exam\n2. Midterm Exam:　　　　　　　　(35%)\n3. Final Exam:　　　　　　　　(35%)\n","materials":"課程用書:\nComputer Organization and Design (3rd Ed.)\nby David A. Patterson and John L. Hennessy\n2005 Elsevier Inc.","foreignLanguageTextbooks":false}]
