	component nios is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			led_external_connection_export     : out std_logic_vector(7 downto 0);                    -- export
			rs232_external_connection_rxd      : in  std_logic                    := 'X';             -- rxd
			rs232_external_connection_txd      : out std_logic;                                       -- txd
			pio_0_external_connection_in_port  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- in_port
			pio_0_external_connection_out_port : out std_logic_vector(7 downto 0)                     -- out_port
		);
	end component nios;

