==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@I [HLS-10] Analyzing design file 'master_ip/uart_to_coordinates.cpp' ... 
@I [HLS-10] Analyzing design file 'master_ip/master_ip.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<136, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:371).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<84, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'uart_to_coordinates::calculate_ubx_checksum' into 'uart_to_coordinates::mainFunction' (master_ip/uart_to_coordinates.cpp:11) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'differ_in_3D' (master_ip/master_ip.cpp:26) automatically.
@I [XFORM-602] Inlining function 'differ_in_3D' into 'master_ip' (master_ip/master_ip.cpp:14) automatically.
@I [XFORM-102] Partitioning array 'signal2.tempCoordinates' automatically.
@I [XFORM-102] Partitioning array 'signal1.tempCoordinates' automatically.
@I [XFORM-102] Partitioning array 'coordinates2' automatically.
@I [XFORM-102] Partitioning array 'coordinates1' automatically.
@I [XFORM-602] Inlining function 'uart_to_coordinates::stopbit' into 'uart_to_coordinates::uart_to_byte' (master_ip/uart_to_coordinates.cpp:75) automatically.
@I [XFORM-602] Inlining function 'uart_to_coordinates::calculate_ubx_checksum' into 'uart_to_coordinates::mainFunction' (master_ip/uart_to_coordinates.cpp:11) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:368) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:371) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<int, double>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:383) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43) automatically.
@I [XFORM-602] Inlining function '__hls_fptosi_double_i32' into 'differ_in_3D' (master_ip/master_ip.cpp:26) automatically.
@I [XFORM-602] Inlining function 'differ_in_3D' into 'master_ip' (master_ip/master_ip.cpp:14) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (master_ip/uart_to_coordinates.cpp:110:27) to (master_ip/uart_to_coordinates.cpp:75:10) in function 'uart_to_coordinates::uart_to_byte'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (master_ip/uart_to_coordinates.cpp:193:27) to (master_ip/uart_to_coordinates.cpp:13:2) in function 'uart_to_coordinates::mainFunction'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (master_ip/uart_to_coordinates.cpp:80:27) to (master_ip/uart_to_coordinates.cpp:108:1) in function 'uart_to_coordinates::databit'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (master_ip/master_ip.cpp:22:1) in function 'master_ip'... converting 4 basic blocks.
@I [XFORM-602] Inlining function 'uart_to_coordinates::databit' into 'uart_to_coordinates::uart_to_byte' (master_ip/uart_to_coordinates.cpp:71) automatically.
@I [XFORM-11] Balancing expressions in function 'uart_to_coordinates::mainFunction' (master_ip/uart_to_coordinates.cpp:9:2)...13 expression(s) balanced.
@W [XFORM-631] Renaming function 'uart_to_coordinates::uart_to_byte' (master_ip/uart_to_coordinates.cpp:16) into uart_to_byte.
@W [XFORM-631] Renaming function 'uart_to_coordinates::mainFunction' (master_ip/uart_to_coordinates.cpp:3) into mainFunction.
@W [XFORM-631] Renaming function 'uart_to_coordinates::get_gps_info_from_ubx' (master_ip/uart_to_coordinates.cpp:143) into get_gps_info_from_ubx.
@I [HLS-111] Elapsed time: 43.319 seconds; current memory usage: 351 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'master_ip' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'master_ip_uart_to_byte' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'master_ip_uart_to_byte'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.228 seconds; current memory usage: 350 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'master_ip_uart_to_byte' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.183 seconds; current memory usage: 351 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'master_ip_get_gps_info_from_ubx' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'master_ip_get_gps_info_from_ubx'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.249 seconds; current memory usage: 351 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'master_ip_get_gps_info_from_ubx' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.172 seconds; current memory usage: 351 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'master_ip_mainFunction' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'master_ip_mainFunction'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (27.3ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
@W [SCHED-21] The critical path consists of the following:
	wire read on port 'input_V_read' (0 ns)
	'call' operation ('call_ret6', master_ip/uart_to_coordinates.cpp:9) to 'master_ip_uart_to_byte' (10.5 ns)
	'add' operation ('tmp_i', master_ip/uart_to_coordinates.cpp:197->master_ip/uart_to_coordinates.cpp:11) (1.72 ns)
	'add' operation ('tmp_85_i', master_ip/uart_to_coordinates.cpp:198->master_ip/uart_to_coordinates.cpp:11) (1.72 ns)
	'select' operation ('uart_to_coordinates_ck_b_V_1_i', master_ip/uart_to_coordinates.cpp:200->master_ip/uart_to_coordinates.cpp:11) (1.37 ns)
	'call' operation ('call_ret5', master_ip/uart_to_coordinates.cpp:12) to 'master_ip_get_gps_info_from_ubx' (12 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 351 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'master_ip_mainFunction' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.218 seconds; current memory usage: 351 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'master_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated delay (27.3ns) of 'call' operation ('call_ret', master_ip/master_ip.cpp:11) to 'master_ip_mainFunction' exceeds the target cycle time (target cycle time: 20ns, clock uncertainty: 2.5ns, effective cycle time: 17.5ns).
@I [SCHED-61] Pipelining function 'master_ip'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (master_ip/master_ip.cpp:11) of variable 'newret', master_ip/master_ip.cpp:11 on static variable 'signal1_ck_a_V' and 'load' operation ('signal1_ck_a_V_load', master_ip/master_ip.cpp:11) on static variable 'signal1_ck_a_V'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 38.
@W [SCHED-21] Estimated clock period (27.3ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
@W [SCHED-21] The critical path consists of the following:
	wire read on port 'uart1_V' (master_ip/master_ip.cpp:11) (0 ns)
	'call' operation ('call_ret', master_ip/master_ip.cpp:11) to 'master_ip_mainFunction' (27.3 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.319 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'master_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.205 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'master_ip_uart_to_byte' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'master_ip_uart_to_byte'.
@I [HLS-111] Elapsed time: 0.353 seconds; current memory usage: 352 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'master_ip_get_gps_info_from_ubx' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'master_ip_get_gps_info_from_ubx'.
@I [HLS-111] Elapsed time: 0.629 seconds; current memory usage: 353 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'master_ip_mainFunction' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'master_ip_mainFunction'.
@I [HLS-111] Elapsed time: 0.573 seconds; current memory usage: 354 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'master_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'master_ip/uart1_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'master_ip/uart2_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'master_ip/alert_V' to 'ap_none'.
@W [RTGEN-101] Port 'alert_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on port 'master_ip/axi_byte_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'master_ip' to 'ap_ctrl_none'.
@W [RTGEN-101] Register 'signal1_ck_a_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_ck_b_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_current_out_byte_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_gnss_state_V' is power-on initialization.
@W [RTGEN-101] Register 'coordinates1_0' is power-on initialization.
@W [RTGEN-101] Register 'coordinates1_1' is power-on initialization.
@W [RTGEN-101] Register 'coordinates1_2' is power-on initialization.
@W [RTGEN-101] Register 'signal1_count_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_previous_input_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_uart_state_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_next_out_byte_V' is power-on initialization.
@W [RTGEN-101] Register 'signal1_tempCoordinates_0' is power-on initialization.
@W [RTGEN-101] Register 'signal1_tempCoordinates_1' is power-on initialization.
@W [RTGEN-101] Register 'signal1_tempCoordinates_2' is power-on initialization.
@W [RTGEN-101] Register 'signal2_ck_a_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_ck_b_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_current_out_byte_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_gnss_state_V' is power-on initialization.
@W [RTGEN-101] Register 'coordinates2_0' is power-on initialization.
@W [RTGEN-101] Register 'coordinates2_1' is power-on initialization.
@W [RTGEN-101] Register 'coordinates2_2' is power-on initialization.
@W [RTGEN-101] Register 'signal2_count_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_previous_input_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_uart_state_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_next_out_byte_V' is power-on initialization.
@W [RTGEN-101] Register 'signal2_tempCoordinates_0' is power-on initialization.
@W [RTGEN-101] Register 'signal2_tempCoordinates_1' is power-on initialization.
@W [RTGEN-101] Register 'signal2_tempCoordinates_2' is power-on initialization.
@I [RTGEN-100] Generating core module 'master_ip_dadd_64ns_64ns_64_4_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'master_ip_dmul_64ns_64ns_64_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'master_ip_dsqrt_64ns_64ns_64_17': 1 instance(s).
@I [RTGEN-100] Generating core module 'master_ip_sitodp_32ns_64_3': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'master_ip'.
@I [HLS-111] Elapsed time: 0.473 seconds; current memory usage: 354 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'master_ip'.
@I [WVHDL-304] Generating RTL VHDL for 'master_ip'.
@I [WVLOG-307] Generating RTL Verilog for 'master_ip'.
@I [HLS-112] Total elapsed time: 48.633 seconds; peak memory usage: 354 MB.
