<html lang="en"><head>
<title>Using as</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name=description content="Using as">
<meta name=generator content="makeinfo 4.0">
<link href="http://texinfo.org/" rel=generator-home>
</head><body>

<p>This file documents the GNU Assembler "as".

<p>Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001 Free Software Foundation, Inc.

<p>Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.1
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled "GNU Free Documentation License".

<p><hr>
Node:<a name="Top">Top</a>,
Next:<a rel=next href="#Overview">Overview</a>,
<br>

<h1>Using as</h1>

<p>This file is a user guide to the <small>GNU</small> assembler <code>as</code> version
2.11.90.

<p>This document is distributed under the terms of the GNU Free
Documentation License.  A copy of the license is included in the
section entitled "GNU Free Documentation License".

<ul>
<li><a href="#Overview">Overview</a>:                     Overview
<li><a href="#Invoking">Invoking</a>:                     Command-Line Options
<li><a href="#Syntax">Syntax</a>:                       Syntax
<li><a href="#Sections">Sections</a>:                     Sections and Relocation
<li><a href="#Symbols">Symbols</a>:                      Symbols
<li><a href="#Expressions">Expressions</a>:                  Expressions
<li><a href="#Pseudo%20Ops">Pseudo Ops</a>:                   Assembler Directives
<li><a href="#Machine%20Dependencies">Machine Dependencies</a>:         Machine Dependent Features
<li><a href="#Reporting%20Bugs">Reporting Bugs</a>:               Reporting Bugs
<li><a href="#Acknowledgements">Acknowledgements</a>:             Who Did What
<li><a href="#GNU%20Free%20Documentation%20License">GNU Free Documentation License</a>:   GNU Free Documentation License
<li><a href="#Index">Index</a>:                        Index
</ul>

<p><hr>
Node:<a name="Overview">Overview</a>,
Next:<a rel=next href="#Invoking">Invoking</a>,
Previous:<a rel=previous href="#Top">Top</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Overview</h1>

<p>Here is a brief summary of how to invoke <code>as</code>.  For details,
see <a href="#Invoking">Comand-Line Options</a>.

<p>gcc(1), ld(1), and the Info entries for <code>binutils</code> and <code>ld</code>.

<pre>as [ -a[cdhlns][=file] ] [ -D ]  [ --defsym <var>sym</var>=<var>val</var> ]
 [ -f ] [ --gstabs ] [ --gdwarf2 ] [ --help ] [ -I <var>dir</var> ]
 [ -J ] [ -K ] [ -L ]
 [ --listing--lhs-width=NUM ][ --listing-lhs-width2=NUM ]
 [ --listing-rhs-width=NUM ][ --listing-cont-lines=NUM ]
 [ --keep-locals ] [ -o <var>objfile</var> ] [ -R ] [ --statistics ] [ -v ]
 [ -version ] [ --version ] [ -W ] [ --warn ] [ --fatal-warnings ]
 [ -w ] [ -x ] [ -Z ] [ --target-help ]
 [ -marc[5|6|7|8] ]
 [ -EB | -EL ]
 [ -m[arm]1 | -m[arm]2 | -m[arm]250 | -m[arm]3 |
   -m[arm]6 | -m[arm]60 | -m[arm]600 | -m[arm]610 |
   -m[arm]620 | -m[arm]7[t][[d]m[i]][fe] | -m[arm]70 |
   -m[arm]700 | -m[arm]710[c] | -m[arm]7100 |
   -m[arm]7500 | -m[arm]8 | -m[arm]810 | -m[arm]9 |
   -m[arm]920 | -m[arm]920t | -m[arm]9tdmi |
   -mstrongarm | -mstrongarm110 | -mstrongarm1100 ]
 [ -m[arm]v2 | -m[arm]v2a | -m[arm]v3 | -m[arm]v3m |
   -m[arm]v4 | -m[arm]v4t | -m[arm]v5 | -[arm]v5t |
   -[arm]v5te ]
 [ -mthumb | -mall ]
 [ -mfpa10 | -mfpa11 | -mfpe-old | -mno-fpu ]
 [ -EB | -EL ]
 [ -mapcs-32 | -mapcs-26 | -mapcs-float |
   -mapcs-reentrant ]
 [ -mthumb-interwork ] [ -moabi ] [ -k ]
 [ -O ]
 [ -O | -n | -N ]
 [ -mb | -me ]
 [ -Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite
   -Av8plus | -Av8plusa | -Av9 | -Av9a ]
 [ -xarch=v8plus | -xarch=v8plusa ] [ -bump ]
 [ -32 | -64 ]
 [ -ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB |
   -AKC | -AMC ]
 [ -b ] [ -no-relax ]
 [ --m32rx | --[no-]warn-explicit-parallel-conflicts |
   --W[n]p ]
 [ -l ] [ -m68000 | -m68010 | -m68020 | ... ]
 [ -jsri2bsr ] [ -sifilter ] [ -relax ]
 [ -mcpu=[210|340] ]
 [ -m68hc11 | -m68hc12 ]
 [ --force-long-branchs ] [ --short-branchs ]
 [ --strict-direct-mode ] [ --print-insn-syntax ]
 [ --print-opcodes ] [ --generate-example ]
 [ -nocpp ] [ -EL ] [ -EB ] [ -G <var>num</var> ] [ -mcpu=<var>CPU</var> ]
 [ -mips1 ] [ -mips2 ] [ -mips3 ] [ -mips4 ] [ -mips5 ]
 [ -mips32 ] [ -mips64 ]
 [ -m4650 ] [ -no-m4650 ]
 [ --trap ] [ --break ] [ -n ]
 [ --emulation=<var>name</var> ]
 [ -- | <var>files</var> <small>...</small> ]
</pre>

<dl>
<dt><code>-a[cdhlmns]</code>
<dd>Turn on listings, in any of a variety of ways:

<dl>
<dt><code>-ac</code>
<dd>omit false conditionals

<br><dt><code>-ad</code>
<dd>omit debugging directives

<br><dt><code>-ah</code>
<dd>include high-level source

<br><dt><code>-al</code>
<dd>include assembly

<br><dt><code>-am</code>
<dd>include macro expansions

<br><dt><code>-an</code>
<dd>omit forms processing

<br><dt><code>-as</code>
<dd>include symbols

<br><dt><code>=file</code>
<dd>set the name of the listing file
</dl>

<p>You may combine these options; for example, use <code>-aln</code> for assembly
listing without forms processing.  The <code>=file</code> option, if used, must be
the last one.  By itself, <code>-a</code> defaults to <code>-ahls</code>.

<br><dt><code>-D</code>
<dd>Ignored.  This option is accepted for script compatibility with calls to
other assemblers.

<br><dt><code>--defsym <var>sym</var>=<var>value</var></code>
<dd>Define the symbol <var>sym</var> to be <var>value</var> before assembling the input file. 
<var>value</var> must be an integer constant.  As in C, a leading <code>0x</code>
indicates a hexadecimal value, and a leading <code>0</code> indicates an octal value.

<br><dt><code>-f</code>
<dd>"fast"--skip whitespace and comment preprocessing (assume source is
compiler output).

<br><dt><code>--gstabs</code>
<dd>Generate stabs debugging information for each assembler line.  This
may help debugging assembler code, if the debugger can handle it.

<br><dt><code>--gdwarf2</code>
<dd>Generate DWARF2 debugging information for each assembler line.  This
may help debugging assembler code, if the debugger can handle it.  Note - this
option is only supported by some targets, not all of them.

<br><dt><code>--help</code>
<dd>Print a summary of the command line options and exit.

<br><dt><code>--target-help</code>
<dd>Print a summary of all target specific options and exit.

<br><dt><code>-I <var>dir</var></code>
<dd>Add directory <var>dir</var> to the search list for <code>.include</code> directives.

<br><dt><code>-J</code>
<dd>Don't warn about signed overflow.

<br><dt><code>-K</code>
<dd>Issue warnings when difference tables altered for long displacements.

<br><dt><code>-L</code>
<dt><code>--keep-locals</code>
<dd>Keep (in the symbol table) local symbols.  On traditional a.out systems
these start with <code>L</code>, but different systems have different local
label prefixes.

<br><dt><code>--listing-lhs-width=<var>number</var></code>
<dd>Set the maximum width, in words, of the output data column for an assembler
listing to <var>number</var>.

<br><dt><code>--listing-lhs-width2=<var>number</var></code>
<dd>Set the maximum width, in words, of the output data column for continuation
lines in an assembler listing to <var>number</var>.

<br><dt><code>--listing-rhs-width=<var>number</var></code>
<dd>Set the maximum width of an input source line, as displayed in a listing, to
<var>number</var> bytes.

<br><dt><code>--listing-cont-lines=<var>number</var></code>
<dd>Set the maximum number of lines printed in a listing for a single line of input
to <var>number</var> + 1.

<br><dt><code>-o <var>objfile</var></code>
<dd>Name the object-file output from <code>as</code> <var>objfile</var>.

<br><dt><code>-R</code>
<dd>Fold the data section into the text section.

<br><dt><code>--statistics</code>
<dd>Print the maximum space (in bytes) and total time (in seconds) used by
assembly.

<br><dt><code>--strip-local-absolute</code>
<dd>Remove local absolute symbols from the outgoing symbol table.

<br><dt><code>-v</code>
<dt><code>-version</code>
<dd>Print the <code>as</code> version.

<br><dt><code>--version</code>
<dd>Print the <code>as</code> version and exit.

<br><dt><code>-W</code>
<dt><code>--no-warn</code>
<dd>Suppress warning messages.

<br><dt><code>--fatal-warnings</code>
<dd>Treat warnings as errors.

<br><dt><code>--warn</code>
<dd>Don't suppress warning messages or treat them as errors.

<br><dt><code>-w</code>
<dd>Ignored.

<br><dt><code>-x</code>
<dd>Ignored.

<br><dt><code>-Z</code>
<dd>Generate an object file even after errors.

<br><dt><code>-- | <var>files</var> <small>...</small></code>
<dd>Standard input, or source files to assemble.

</dl>

<p>The following options are available when as is configured for
an ARC processor.

<dl>
<dt><code>-marc[5|6|7|8]</code>
<dd>This option selects the core processor variant. 
<br><dt><code>-EB | -EL</code>
<dd>Select either big-endian (-EB) or little-endian (-EL) output. 
</dl>

<p>The following options are available when as is configured for the ARM
processor family.

<dl>
<dt><code>-m[arm][1|2|3|6|7|8|9][...]</code>
<dd>Specify which ARM processor variant is the target. 
<br><dt><code>-m[arm]v[2|2a|3|3m|4|4t|5|5t]</code>
<dd>Specify which ARM architecture variant is used by the target. 
<br><dt><code>-mthumb | -mall</code>
<dd>Enable or disable Thumb only instruction decoding. 
<br><dt><code>-mfpa10 | -mfpa11 | -mfpe-old | -mno-fpu</code>
<dd>Select which Floating Point architecture is the target. 
<br><dt><code>-mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant | -moabi</code>
<dd>Select which procedure calling convention is in use. 
<br><dt><code>-EB | -EL</code>
<dd>Select either big-endian (-EB) or little-endian (-EL) output. 
<br><dt><code>-mthumb-interwork</code>
<dd>Specify that the code has been generated with interworking between Thumb and
ARM code in mind. 
<br><dt><code>-k</code>
<dd>Specify that PIC code has been generated. 
</dl>

<p>The following options are available when as is configured for
a D10V processor.
<dl>
<dt><code>-O</code>
<dd>Optimize output by parallelizing instructions. 
</dl>

<p>The following options are available when as is configured for a D30V
processor.
<dl>
<dt><code>-O</code>
<dd>Optimize output by parallelizing instructions.

<br><dt><code>-n</code>
<dd>Warn when nops are generated.

<br><dt><code>-N</code>
<dd>Warn when a nop after a 32-bit multiply instruction is generated. 
</dl>

<p>The following options are available when as is configured for the
Intel 80960 processor.

<dl>
<dt><code>-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC</code>
<dd>Specify which variant of the 960 architecture is the target.

<br><dt><code>-b</code>
<dd>Add code to collect statistics about branches taken.

<br><dt><code>-no-relax</code>
<dd>Do not alter compare-and-branch instructions for long displacements;
error if necessary.

</dl>

<p>The following options are available when as is configured for the
Mitsubishi M32R series.

<dl>

<br><dt><code>--m32rx</code>
<dd>Specify which processor in the M32R family is the target.  The default
is normally the M32R, but this option changes it to the M32RX.

<br><dt><code>--warn-explicit-parallel-conflicts or --Wp</code>
<dd>Produce warning messages when questionable parallel constructs are
encountered.

<br><dt><code>--no-warn-explicit-parallel-conflicts or --Wnp</code>
<dd>Do not produce warning messages when questionable parallel constructs are
encountered.

</dl>

<p>The following options are available when as is configured for the
Motorola 68000 series.

<dl>

<br><dt><code>-l</code>
<dd>Shorten references to undefined symbols, to one word instead of two.

<br><dt><code>-m68000 | -m68008 | -m68010 | -m68020 | -m68030</code>
<dt><code>| -m68040 | -m68060 | -m68302 | -m68331 | -m68332</code>
<dt><code>| -m68333 | -m68340 | -mcpu32 | -m5200</code>
<dd>Specify what processor in the 68000 family is the target.  The default
is normally the 68020, but this can be changed at configuration time.

<br><dt><code>-m68881 | -m68882 | -mno-68881 | -mno-68882</code>
<dd>The target machine does (or does not) have a floating-point coprocessor. 
The default is to assume a coprocessor for 68020, 68030, and cpu32.  Although
the basic 68000 is not compatible with the 68881, a combination of the
two can be specified, since it's possible to do emulation of the
coprocessor instructions with the main processor.

<br><dt><code>-m68851 | -mno-68851</code>
<dd>The target machine does (or does not) have a memory-management
unit coprocessor.  The default is to assume an MMU for 68020 and up.

</dl>

<p>For details about the PDP-11 machine dependent features options,
see <a href="#PDP-11-Options">PDP-11-Options</a>.

<dl>
<dt><code>-mpic | -mno-pic</code>
<dd>Generate position-independent (or position-dependent) code.  The
default is <code>-mpic</code>.

<br><dt><code>-mall</code>
<dt><code>-mall-extensions</code>
<dd>Enable all instruction set extensions.  This is the default.

<br><dt><code>-mno-extensions</code>
<dd>Disable all instruction set extensions.

<br><dt><code>-m<var>extension</var> | -mno-<var>extension</var></code>
<dd>Enable (or disable) a particular instruction set extension.

<br><dt><code>-m<var>cpu</var></code>
<dd>Enable the instruction set extensions supported by a particular CPU, and
disable all other extensions.

<br><dt><code>-m<var>machine</var></code>
<dd>Enable the instruction set extensions supported by a particular machine
model, and disable all other extensions. 
</dl>

<p>The following options are available when as is configured for
a picoJava processor.

<dl>

<br><dt><code>-mb</code>
<dd>Generate "big endian" format output.

<br><dt><code>-ml</code>
<dd>Generate "little endian" format output.

</dl>

<p>The following options are available when as is configured for the
Motorola 68HC11 or 68HC12 series.

<dl>

<br><dt><code>-m68hc11 | -m68hc12</code>
<dd>Specify what processor is the target.  The default is
defined by the configuration option when building the assembler.

<br><dt><code>--force-long-branchs</code>
<dd>Relative branches are turned into absolute ones. This concerns
conditional branches, unconditional branches and branches to a
sub routine.

<br><dt><code>-S | --short-branchs</code>
<dd>Do not turn relative branchs into absolute ones
when the offset is out of range.

<br><dt><code>--strict-direct-mode</code>
<dd>Do not turn the direct addressing mode into extended addressing mode
when the instruction does not support direct addressing mode.

<br><dt><code>--print-insn-syntax</code>
<dd>Print the syntax of instruction in case of error.

<br><dt><code>--print-opcodes</code>
<dd>print the list of instructions with syntax and then exit.

<br><dt><code>--generate-example</code>
<dd>print an example of instruction for each possible instruction and then exit. 
This option is only useful for testing <code>as</code>.

</dl>

<p>The following options are available when <code>as</code> is configured
for the SPARC architecture:

<dl>
<dt><code>-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite</code>
<dt><code>-Av8plus | -Av8plusa | -Av9 | -Av9a</code>
<dd>Explicitly select a variant of the SPARC architecture.

<p><code>-Av8plus</code> and <code>-Av8plusa</code> select a 32 bit environment. 
<code>-Av9</code> and <code>-Av9a</code> select a 64 bit environment.

<p><code>-Av8plusa</code> and <code>-Av9a</code> enable the SPARC V9 instruction set with
UltraSPARC extensions.

<br><dt><code>-xarch=v8plus | -xarch=v8plusa</code>
<dd>For compatibility with the Solaris v9 assembler.  These options are
equivalent to -Av8plus and -Av8plusa, respectively.

<br><dt><code>-bump</code>
<dd>Warn when the assembler switches to another architecture. 
</dl>

<p>The following options are available when as is configured for
a MIPS processor.

<dl>
<dt><code>-G <var>num</var></code>
<dd>This option sets the largest size of an object that can be referenced
implicitly with the <code>gp</code> register.  It is only accepted for targets that
use ECOFF format, such as a DECstation running Ultrix.  The default value is 8.

<br><dt><code>-EB</code>
<dd>Generate "big endian" format output.

<br><dt><code>-EL</code>
<dd>Generate "little endian" format output.

<br><dt><code>-mips1</code>
<dt><code>-mips2</code>
<dt><code>-mips3</code>
<dt><code>-mips4</code>
<dt><code>-mips32</code>
<dd>Generate code for a particular MIPS Instruction Set Architecture level. 
<code>-mips1</code> corresponds to the <small>R2000</small> and <small>R3000</small> processors,
<code>-mips2</code> to the <small>R6000</small> processor, and <code>-mips3</code> to the <small>R4000</small>
processor. 
<code>-mips5</code>, <code>-mips32</code>, and <code>-mips64</code> correspond
to generic <small>MIPS V</small>, <small>MIPS32</small>, and <small>MIPS64</small> ISA
processors, respectively.

<br><dt><code>-m4650</code>
<dt><code>-no-m4650</code>
<dd>Generate code for the MIPS <small>R4650</small> chip.  This tells the assembler to accept
the <code>mad</code> and <code>madu</code> instruction, and to not schedule <code>nop</code>
instructions around accesses to the <code>HI</code> and <code>LO</code> registers. 
<code>-no-m4650</code> turns off this option.

<br><dt><code>-mcpu=<var>CPU</var></code>
<dd>Generate code for a particular MIPS cpu.  It is exactly equivalent to
<code>-m<var>cpu</var></code>, except that there are more value of <var>cpu</var>
understood.

<br><dt><code>--emulation=<var>name</var></code>
<dd>This option causes <code>as</code> to emulate <code>as</code> configured
for some other target, in all respects, including output format (choosing
between ELF and ECOFF only), handling of pseudo-opcodes which may generate
debugging information or store symbol table information, and default
endianness.  The available configuration names are: <code>mipsecoff</code>,
<code>mipself</code>, <code>mipslecoff</code>, <code>mipsbecoff</code>, <code>mipslelf</code>,
<code>mipsbelf</code>.  The first two do not alter the default endianness from that
of the primary target for which the assembler was configured; the others change
the default to little- or big-endian as indicated by the <code>b</code> or <code>l</code>
in the name.  Using <code>-EB</code> or <code>-EL</code> will override the endianness
selection in any case.

<p>This option is currently supported only when the primary target
<code>as</code> is configured for is a MIPS ELF or ECOFF target. 
Furthermore, the primary target or others specified with
<code>--enable-targets=<small>...</small></code> at configuration time must include support for
the other format, if both are to be available.  For example, the Irix 5
configuration includes support for both.

<p>Eventually, this option will support more configurations, with more
fine-grained control over the assembler's behavior, and will be supported for
more processors.

<br><dt><code>-nocpp</code>
<dd><code>as</code> ignores this option.  It is accepted for compatibility with
the native tools.

<br><dt><code>--trap</code>
<dt><code>--no-trap</code>
<dt><code>--break</code>
<dt><code>--no-break</code>
<dd>Control how to deal with multiplication overflow and division by zero. 
<code>--trap</code> or <code>--no-break</code> (which are synonyms) take a trap exception
(and only work for Instruction Set Architecture level 2 and higher);
<code>--break</code> or <code>--no-trap</code> (also synonyms, and the default) take a
break exception.

<br><dt><code>-n</code>
<dd>When this option is used, <code>as</code> will issue a warning every
time it generates a nop instruction from a macro. 
</dl>

<p>The following options are available when as is configured for
an MCore processor.

<dl>
<dt><code>-jsri2bsr</code>
<dt><code>-nojsri2bsr</code>
<dd>Enable or disable the JSRI to BSR transformation.  By default this is enabled. 
The command line option <code>-nojsri2bsr</code> can be used to disable it.

<br><dt><code>-sifilter</code>
<dt><code>-nosifilter</code>
<dd>Enable or disable the silicon filter behaviour.  By default this is disabled. 
The default can be overridden by the <code>-sifilter</code> command line option.

<br><dt><code>-relax</code>
<dd>Alter jump instructions for long displacements.

<br><dt><code>-mcpu=[210|340]</code>
<dd>Select the cpu type on the target hardware.  This controls which instructions
can be assembled.

<br><dt><code>-EB</code>
<dd>Assemble for a big endian target.

<br><dt><code>-EL</code>
<dd>Assemble for a little endian target.

</dl>

<ul>
<li><a href="#Manual">Manual</a>:                       Structure of this Manual
<li><a href="#GNU%20Assembler">GNU Assembler</a>:                The GNU Assembler
<li><a href="#Object%20Formats">Object Formats</a>:               Object File Formats
<li><a href="#Command%20Line">Command Line</a>:                 Command Line
<li><a href="#Input%20Files">Input Files</a>:                  Input Files
<li><a href="#Object">Object</a>:                       Output (Object) File
<li><a href="#Errors">Errors</a>:                       Error and Warning Messages
</ul>

<p><hr>
Node:<a name="Manual">Manual</a>,
Next:<a rel=next href="#GNU%20Assembler">GNU Assembler</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>Structure of this Manual</h2>

<p>This manual is intended to describe what you need to know to use
<small>GNU</small> <code>as</code>.  We cover the syntax expected in source files, including
notation for symbols, constants, and expressions; the directives that
<code>as</code> understands; and of course how to invoke <code>as</code>.

<p>This manual also describes some of the machine-dependent features of
various flavors of the assembler.

<p>On the other hand, this manual is <em>not</em> intended as an introduction
to programming in assembly language--let alone programming in general! 
In a similar vein, we make no attempt to introduce the machine
architecture; we do <em>not</em> describe the instruction set, standard
mnemonics, registers or addressing modes that are standard to a
particular architecture. 
You may want to consult the manufacturer's
machine architecture manual for this information.

<p><hr>
Node:<a name="GNU%20Assembler">GNU Assembler</a>,
Next:<a rel=next href="#Object%20Formats">Object Formats</a>,
Previous:<a rel=previous href="#Manual">Manual</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>The GNU Assembler</h2>

<p><small>GNU</small> <code>as</code> is really a family of assemblers. 
If you use (or have used) the <small>GNU</small> assembler on one architecture, you
should find a fairly similar environment when you use it on another
architecture.  Each version has much in common with the others,
including object file formats, most assembler directives (often called
<dfn>pseudo-ops</dfn>) and assembler syntax.

<p><code>as</code> is primarily intended to assemble the output of the
<small>GNU</small> C compiler <code>gcc</code> for use by the linker
<code>ld</code>.  Nevertheless, we've tried to make <code>as</code>
assemble correctly everything that other assemblers for the same
machine would assemble. 
Any exceptions are documented explicitly (see <a href="#Machine%20Dependencies">Machine Dependencies</a>). 
This doesn't mean <code>as</code> always uses the same syntax as another
assembler for the same architecture; for example, we know of several
incompatible versions of 680x0 assembly language syntax.

<p>Unlike older assemblers, <code>as</code> is designed to assemble a source
program in one pass of the source file.  This has a subtle impact on the
<kbd>.org</kbd> directive (see <a href="#Org"><code>.org</code></a>).

<p><hr>
Node:<a name="Object%20Formats">Object Formats</a>,
Next:<a rel=next href="#Command%20Line">Command Line</a>,
Previous:<a rel=previous href="#GNU%20Assembler">GNU Assembler</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>Object File Formats</h2>

<p>The <small>GNU</small> assembler can be configured to produce several alternative
object file formats.  For the most part, this does not affect how you
write assembly language programs; but directives for debugging symbols
are typically different in different file formats.  See <a href="#Symbol%20Attributes">Symbol Attributes</a>.

<p><hr>
Node:<a name="Command%20Line">Command Line</a>,
Next:<a rel=next href="#Input%20Files">Input Files</a>,
Previous:<a rel=previous href="#Object%20Formats">Object Formats</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>Command Line</h2>

<p>After the program name <code>as</code>, the command line may contain
options and file names.  Options may appear in any order, and may be
before, after, or between file names.  The order of file names is
significant.

<p><code>--</code> (two hyphens) by itself names the standard input file
explicitly, as one of the files for <code>as</code> to assemble.

<p>Except for <code>--</code> any command line argument that begins with a
hyphen (<code>-</code>) is an option.  Each option changes the behavior of
<code>as</code>.  No option changes the way another option works.  An
option is a <code>-</code> followed by one or more letters; the case of
the letter is important.   All options are optional.

<p>Some options expect exactly one file name to follow them.  The file
name may either immediately follow the option's letter (compatible
with older assemblers) or it may be the next command argument (<small>GNU</small>
standard).  These two command lines are equivalent:

<pre>as -o my-object-file.o mumble.s
as -omy-object-file.o mumble.s
</pre>

<p><hr>
Node:<a name="Input%20Files">Input Files</a>,
Next:<a rel=next href="#Object">Object</a>,
Previous:<a rel=previous href="#Command%20Line">Command Line</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>Input Files</h2>

<p>We use the phrase <dfn>source program</dfn>, abbreviated <dfn>source</dfn>, to
describe the program input to one run of <code>as</code>.  The program may
be in one or more files; how the source is partitioned into files
doesn't change the meaning of the source.

<p>The source program is a concatenation of the text in all the files, in the
order specified.

<p>Each time you run <code>as</code> it assembles exactly one source
program.  The source program is made up of one or more files. 
(The standard input is also a file.)

<p>You give <code>as</code> a command line that has zero or more input file
names.  The input files are read (from left file name to right).  A
command line argument (in any position) that has no special meaning
is taken to be an input file name.

<p>If you give <code>as</code> no file names it attempts to read one input file
from the <code>as</code> standard input, which is normally your terminal.  You
may have to type &lt;ctl-D&gt; to tell <code>as</code> there is no more program
to assemble.

<p>Use <code>--</code> if you need to explicitly name the standard input file
in your command line.

<p>If the source is empty, <code>as</code> produces a small, empty object
file.

<h3>Filenames and Line-numbers</h3>

<p>There are two ways of locating a line in the input file (or files) and
either may be used in reporting error messages.  One way refers to a line
number in a physical file; the other refers to a line number in a
"logical" file.  See <a href="#Errors">Error and Warning Messages</a>.

<p><dfn>Physical files</dfn> are those files named in the command line given
to <code>as</code>.

<p><dfn>Logical files</dfn> are simply names declared explicitly by assembler
directives; they bear no relation to physical files.  Logical file names help
error messages reflect the original source file, when <code>as</code> source
is itself synthesized from other files.  <code>as</code> understands the
<code>#</code> directives emitted by the <code>gcc</code> preprocessor.  See also
<a href="#File"><code>.file</code></a>.

<p><hr>
Node:<a name="Object">Object</a>,
Next:<a rel=next href="#Errors">Errors</a>,
Previous:<a rel=previous href="#Input%20Files">Input Files</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>Output (Object) File</h2>

<p>Every time you run <code>as</code> it produces an output file, which is
your assembly language program translated into numbers.  This file
is the object file.  Its default name is
<code>a.out</code>, or
<code>b.out</code> when <code>as</code> is configured for the Intel 80960. 
You can give it another name by using the <code>-o</code> option.  Conventionally,
object file names end with <code>.o</code>.  The default name is used for historical
reasons: older assemblers were capable of assembling self-contained programs
directly into a runnable program.  (For some formats, this isn't currently
possible, but it can be done for the <code>a.out</code> format.)

<p>The object file is meant for input to the linker <code>ld</code>.  It contains
assembled program code, information to help <code>ld</code> integrate
the assembled program into a runnable file, and (optionally) symbolic
information for the debugger.

<p><hr>
Node:<a name="Errors">Errors</a>,
Previous:<a rel=previous href="#Object">Object</a>,
Up:<a rel=up href="#Overview">Overview</a>
<br>

<h2>Error and Warning Messages</h2>

<p><code>as</code> may write warnings and error messages to the standard error
file (usually your terminal).  This should not happen when  a compiler
runs <code>as</code> automatically.  Warnings report an assumption made so
that <code>as</code> could keep assembling a flawed program; errors report a
grave problem that stops the assembly.

<p>Warning messages have the format

<pre>file_name:<b>NNN</b>:Warning Message Text
</pre>

<p>(where <b>NNN</b> is a line number).  If a logical file name has been given
(see <a href="#File"><code>.file</code></a>) it is used for the filename, otherwise the name of
the current input file is used.  If a logical line number was given
(see <a href="#Line"><code>.line</code></a>)
then it is used to calculate the number printed,
otherwise the actual line in the current source file is printed.  The
message text is intended to be self explanatory (in the grand Unix
tradition).

<p>Error messages have the format
<pre>file_name:<b>NNN</b>:FATAL:Error Message Text
</pre>
The file name and line number are derived as for warning
messages.  The actual message text may be rather less explanatory
because many of them aren't supposed to happen.

<p><hr>
Node:<a name="Invoking">Invoking</a>,
Next:<a rel=next href="#Syntax">Syntax</a>,
Previous:<a rel=previous href="#Overview">Overview</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Command-Line Options</h1>

<p>This chapter describes command-line options available in <em>all</em>
versions of the <small>GNU</small> assembler; see <a href="#Machine%20Dependencies">Machine Dependencies</a>, for options specific
to particular machine architectures.

<p>If you are invoking <code>as</code> via the <small>GNU</small> C compiler (version 2),
you can use the <code>-Wa</code> option to pass arguments through to the assembler. 
The assembler arguments must be separated from each other (and the <code>-Wa</code>)
by commas.  For example:

<pre>gcc -c -g -O -Wa,-alh,-L file.c
</pre>

<p>This passes two options to the assembler: <code>-alh</code> (emit a listing to
standard output with with high-level and assembly source) and <code>-L</code> (retain
local symbols in the symbol table).

<p>Usually you do not need to use this <code>-Wa</code> mechanism, since many compiler
command-line options are automatically passed to the assembler by the compiler. 
(You can call the <small>GNU</small> compiler driver with the <code>-v</code> option to see
precisely what options it passes to each compilation pass, including the
assembler.)

<ul>
<li><a href="#a">a</a>:              -a[cdhlns] enable listings
<li><a href="#D">D</a>:              -D for compatibility
<li><a href="#f">f</a>:              -f to work faster
<li><a href="#I">I</a>:              -I for .include search path

<p>
</p><li><a href="#K">K</a>:              -K for difference tables

<p>
</p><li><a href="#L">L</a>:              -L to retain local labels
<li><a href="#listing">listing</a>:        --listing-XXX to configure listing output
<li><a href="#M">M</a>: 		  -M or --mri to assemble in MRI compatibility mode
<li><a href="#MD">MD</a>:             --MD for dependency tracking
<li><a href="#o">o</a>:              -o to name the object file
<li><a href="#R">R</a>:              -R to join data and text sections
<li><a href="#statistics">statistics</a>:     --statistics to see statistics about assembly
<li><a href="#traditional-format">traditional-format</a>:  --traditional-format for compatible output
<li><a href="#v">v</a>:              -v to announce version
<li><a href="#W">W</a>:              -W, --no-warn, --warn, --fatal-warnings to control warnings
<li><a href="#Z">Z</a>:              -Z to make object file even after errors
</ul>

<p><hr>
Node:<a name="a">a</a>,
Next:<a rel=next href="#D">D</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Enable Listings: <code>-a[cdhlns]</code></h2>

<p>These options enable listing output from the assembler.  By itself,
<code>-a</code> requests high-level, assembly, and symbols listing. 
You can use other letters to select specific options for the list:
<code>-ah</code> requests a high-level language listing,
<code>-al</code> requests an output-program assembly listing, and
<code>-as</code> requests a symbol table listing. 
High-level listings require that a compiler debugging option like
<code>-g</code> be used, and that assembly listings (<code>-al</code>) be requested
also.

<p>Use the <code>-ac</code> option to omit false conditionals from a listing.  Any lines
which are not assembled because of a false <code>.if</code> (or <code>.ifdef</code>, or any
other conditional), or a true <code>.if</code> followed by an <code>.else</code>, will be
omitted from the listing.

<p>Use the <code>-ad</code> option to omit debugging directives from the
listing.

<p>Once you have specified one of these options, you can further control
listing output and its appearance using the directives <code>.list</code>,
<code>.nolist</code>, <code>.psize</code>, <code>.eject</code>, <code>.title</code>, and
<code>.sbttl</code>. 
The <code>-an</code> option turns off all forms processing. 
If you do not request listing output with one of the <code>-a</code> options, the
listing-control directives have no effect.

<p>The letters after <code>-a</code> may be combined into one option,
<em>e.g.</em>, <code>-aln</code>.

<p>Note if the assembler source is coming from the standard input (eg because it
is being created by <code>gcc</code> and the <code>-pipe</code> command line switch
is being used) then the listing will not contain any comments or preprocessor
directives.  This is because the listing code buffers input source lines from
stdin only after they have been preprocessed by the assembler.  This reduces
memory usage and makes the code more efficient.

<p><hr>
Node:<a name="D">D</a>,
Next:<a rel=next href="#f">f</a>,
Previous:<a rel=previous href="#a">a</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2><code>-D</code></h2>

<p>This option has no effect whatsoever, but it is accepted to make it more
likely that scripts written for other assemblers also work with
<code>as</code>.

<p><hr>
Node:<a name="f">f</a>,
Next:<a rel=next href="#I">I</a>,
Previous:<a rel=previous href="#D">D</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Work Faster: <code>-f</code></h2>

<p><code>-f</code> should only be used when assembling programs written by a
(trusted) compiler.  <code>-f</code> stops the assembler from doing whitespace
and comment preprocessing on
the input file(s) before assembling them.  See <a href="#Preprocessing">Preprocessing</a>.

<blockquote>
<em>Warning:</em> if you use <code>-f</code> when the files actually need to be
preprocessed (if they contain comments, for example), <code>as</code> does
not work correctly. 
</blockquote>

<p><hr>
Node:<a name="I">I</a>,
Next:<a rel=next href="#K">K</a>,
Previous:<a rel=previous href="#f">f</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2><code>.include</code> search path: <code>-I</code> <var>path</var></h2>

<p>Use this option to add a <var>path</var> to the list of directories
<code>as</code> searches for files specified in <code>.include</code>
directives (see <a href="#Include"><code>.include</code></a>).  You may use <code>-I</code> as
many times as necessary to include a variety of paths.  The current
working directory is always searched first; after that, <code>as</code>
searches any <code>-I</code> directories in the same order as they were
specified (left to right) on the command line.

<p><hr>
Node:<a name="K">K</a>,
Next:<a rel=next href="#L">L</a>,
Previous:<a rel=previous href="#I">I</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Difference Tables: <code>-K</code></h2>

<p><code>as</code> sometimes alters the code emitted for directives of the form
<code>.word <var>sym1</var>-<var>sym2</var></code>; see <a href="#Word"><code>.word</code></a>. 
You can use the <code>-K</code> option if you want a warning issued when this
is done.

<p><hr>
Node:<a name="L">L</a>,
Next:<a rel=next href="#listing">listing</a>,
Previous:<a rel=previous href="#K">K</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Include Local Labels: <code>-L</code></h2>

<p>Labels beginning with <code>L</code> (upper case only) are called <dfn>local
labels</dfn>. See <a href="#Symbol%20Names">Symbol Names</a>.  Normally you do not see such labels when
debugging, because they are intended for the use of programs (like
compilers) that compose assembler programs, not for your notice. 
Normally both <code>as</code> and <code>ld</code> discard such labels, so you do not
normally debug with them.

<p>This option tells <code>as</code> to retain those <code>L<small>...</small></code> symbols
in the object file.  Usually if you do this you also tell the linker
<code>ld</code> to preserve symbols whose names begin with <code>L</code>.

<p>By default, a local label is any label beginning with <code>L</code>, but each
target is allowed to redefine the local label prefix. 
On the HPPA local labels begin with <code>L$</code>.

<p><hr>
Node:<a name="listing">listing</a>,
Next:<a rel=next href="#M">M</a>,
Previous:<a rel=previous href="#L">L</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Configuringh listing output: <code>--listing</code></h2>

<p>The listing feature of the assembler can be enabled via the command line switch
<code>-a</code> (see <a href="#a">a</a>).  This feature combines the input source file(s) with a
hex dump of the corresponding locations in the output object file, and displays
them as a listing file.  The format of this listing can be controlled by pseudo
ops inside the assembler source (see <a href="#List">List</a> see <a href="#Title">Title</a> see <a href="#Sbttl">Sbttl</a>
see <a href="#Psize">Psize</a> see <a href="#Eject">Eject</a>) and also by the following switches:

<dl>
<dt><code>--listing-lhs-width=<code>number</code></code>
<dd>Sets the maximum width, in words, of the first line of the hex byte dump.  This
dump appears on the left hand side of the listing output.

<br><dt><code>--listing-lhs-width2=<code>number</code></code>
<dd>Sets the maximum width, in words, of any further lines of the hex byte dump for
a given inut source line.  If this value is not specified, it defaults to being
the same as the value specified for <code>--listing-lhs-width</code>.  If neither
switch is used the default is to one.

<br><dt><code>--listing-rhs-width=<code>number</code></code>
<dd>Sets the maximum width, in characters, of the source line that is displayed
alongside the hex dump.  The default value for this parameter is 100.  The
source line is displayed on the right hand side of the listing output.

<br><dt><code>--listing-cont-lines=<code>number</code></code>
<dd>Sets the maximum number of continuation lines of hex dump that will be
displayed for a given single line of source input.  The default value is 4. 
</dl>

<p><hr>
Node:<a name="M">M</a>,
Next:<a rel=next href="#MD">MD</a>,
Previous:<a rel=previous href="#listing">listing</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Assemble in MRI Compatibility Mode: <code>-M</code></h2>

<p>The <code>-M</code> or <code>--mri</code> option selects MRI compatibility mode.  This
changes the syntax and pseudo-op handling of <code>as</code> to make it
compatible with the <code>ASM68K</code> or the <code>ASM960</code> (depending upon the
configured target) assembler from Microtec Research.  The exact nature of the
MRI syntax will not be documented here; see the MRI manuals for more
information.  Note in particular that the handling of macros and macro
arguments is somewhat different.  The purpose of this option is to permit
assembling existing MRI assembler code using <code>as</code>.

<p>The MRI compatibility is not complete.  Certain operations of the MRI assembler
depend upon its object file format, and can not be supported using other object
file formats.  Supporting these would require enhancing each object file format
individually.  These are:

<ul>
<li>global symbols in common section

<p>The m68k MRI assembler supports common sections which are merged by the linker. 
Other object file formats do not support this.  <code>as</code> handles
common sections by treating them as a single common symbol.  It permits local
symbols to be defined within a common section, but it can not support global
symbols, since it has no way to describe them.

</p><li>complex relocations

<p>The MRI assemblers support relocations against a negated section address, and
relocations which combine the start addresses of two or more sections.  These
are not support by other object file formats.

</p><li><code>END</code> pseudo-op specifying start address

<p>The MRI <code>END</code> pseudo-op permits the specification of a start address. 
This is not supported by other object file formats.  The start address may
instead be specified using the <code>-e</code> option to the linker, or in a linker
script.

</p><li><code>IDNT</code>, <code>.ident</code> and <code>NAME</code> pseudo-ops

<p>The MRI <code>IDNT</code>, <code>.ident</code> and <code>NAME</code> pseudo-ops assign a module
name to the output file.  This is not supported by other object file formats.

</p><li><code>ORG</code> pseudo-op

<p>The m68k MRI <code>ORG</code> pseudo-op begins an absolute section at a given
address.  This differs from the usual <code>as</code> <code>.org</code> pseudo-op,
which changes the location within the current section.  Absolute sections are
not supported by other object file formats.  The address of a section may be
assigned within a linker script. 
</ul>

<p>There are some other features of the MRI assembler which are not supported by
<code>as</code>, typically either because they are difficult or because they
seem of little consequence.  Some of these may be supported in future releases.

<ul>

<li>EBCDIC strings

<p>EBCDIC strings are not supported.

</p><li>packed binary coded decimal

<p>Packed binary coded decimal is not supported.  This means that the <code>DC.P</code>
and <code>DCB.P</code> pseudo-ops are not supported.

</p><li><code>FEQU</code> pseudo-op

<p>The m68k <code>FEQU</code> pseudo-op is not supported.

</p><li><code>NOOBJ</code> pseudo-op

<p>The m68k <code>NOOBJ</code> pseudo-op is not supported.

</p><li><code>OPT</code> branch control options

<p>The m68k <code>OPT</code> branch control options--<code>B</code>, <code>BRS</code>, <code>BRB</code>,
<code>BRL</code>, and <code>BRW</code>--are ignored.  <code>as</code> automatically
relaxes all branches, whether forward or backward, to an appropriate size, so
these options serve no purpose.

</p><li><code>OPT</code> list control options

<p>The following m68k <code>OPT</code> list control options are ignored: <code>C</code>,
<code>CEX</code>, <code>CL</code>, <code>CRE</code>, <code>E</code>, <code>G</code>, <code>I</code>, <code>M</code>,
<code>MEX</code>, <code>MC</code>, <code>MD</code>, <code>X</code>.

</p><li>other <code>OPT</code> options

<p>The following m68k <code>OPT</code> options are ignored: <code>NEST</code>, <code>O</code>,
<code>OLD</code>, <code>OP</code>, <code>P</code>, <code>PCO</code>, <code>PCR</code>, <code>PCS</code>, <code>R</code>.

</p><li><code>OPT</code> <code>D</code> option is default

<p>The m68k <code>OPT</code> <code>D</code> option is the default, unlike the MRI assembler. 
<code>OPT NOD</code> may be used to turn it off.

</p><li><code>XREF</code> pseudo-op.

<p>The m68k <code>XREF</code> pseudo-op is ignored.

</p><li><code>.debug</code> pseudo-op

<p>The i960 <code>.debug</code> pseudo-op is not supported.

</p><li><code>.extended</code> pseudo-op

<p>The i960 <code>.extended</code> pseudo-op is not supported.

</p><li><code>.list</code> pseudo-op.

<p>The various options of the i960 <code>.list</code> pseudo-op are not supported.

</p><li><code>.optimize</code> pseudo-op

<p>The i960 <code>.optimize</code> pseudo-op is not supported.

</p><li><code>.output</code> pseudo-op

<p>The i960 <code>.output</code> pseudo-op is not supported.

</p><li><code>.setreal</code> pseudo-op

<p>The i960 <code>.setreal</code> pseudo-op is not supported.

</ul>

<p><hr>
Node:<a name="MD">MD</a>,
Next:<a rel=next href="#o">o</a>,
Previous:<a rel=previous href="#M">M</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Dependency tracking: <code>--MD</code></h2>

<p><code>as</code> can generate a dependency file for the file it creates.  This
file consists of a single rule suitable for <code>make</code> describing the
dependencies of the main source file.

<p>The rule is written to the file named in its argument.

<p>This feature is used in the automatic updating of makefiles.

<p><hr>
Node:<a name="o">o</a>,
Next:<a rel=next href="#R">R</a>,
Previous:<a rel=previous href="#MD">MD</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Name the Object File: <code>-o</code></h2>

<p>There is always one object file output when you run <code>as</code>.  By
default it has the name
<code>a.out</code> (or <code>b.out</code>, for Intel 960 targets only). 
You use this option (which takes exactly one filename) to give the
object file a different name.

<p>Whatever the object file is called, <code>as</code> overwrites any
existing file of the same name.

<p><hr>
Node:<a name="R">R</a>,
Next:<a rel=next href="#statistics">statistics</a>,
Previous:<a rel=previous href="#o">o</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Join Data and Text Sections: <code>-R</code></h2>

<p><code>-R</code> tells <code>as</code> to write the object file as if all
data-section data lives in the text section.  This is only done at
the very last moment:  your binary data are the same, but data
section parts are relocated differently.  The data section part of
your object file is zero bytes long because all its bytes are
appended to the text section.  (See <a href="#Sections">Sections and Relocation</a>.)

<p>When you specify <code>-R</code> it would be possible to generate shorter
address displacements (because we do not have to cross between text and
data section).  We refrain from doing this simply for compatibility with
older versions of <code>as</code>.  In future, <code>-R</code> may work this way.

<p>When <code>as</code> is configured for COFF output,
this option is only useful if you use sections named <code>.text</code> and
<code>.data</code>.

<p><code>-R</code> is not supported for any of the HPPA targets.  Using
<code>-R</code> generates a warning from <code>as</code>.

<p><hr>
Node:<a name="statistics">statistics</a>,
Next:<a rel=next href="#traditional-format">traditional-format</a>,
Previous:<a rel=previous href="#R">R</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Display Assembly Statistics: <code>--statistics</code></h2>

<p>Use <code>--statistics</code> to display two statistics about the resources used by
<code>as</code>: the maximum amount of space allocated during the assembly
(in bytes), and the total execution time taken for the assembly (in <small>CPU</small>
seconds).

<p><hr>
Node:<a name="traditional-format">traditional-format</a>,
Next:<a rel=next href="#v">v</a>,
Previous:<a rel=previous href="#statistics">statistics</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Compatible output: <code>--traditional-format</code></h2>

<p>For some targets, the output of <code>as</code> is different in some ways
from the output of some existing assembler.  This switch requests
<code>as</code> to use the traditional format instead.

<p>For example, it disables the exception frame optimizations which
<code>as</code> normally does by default on <code>gcc</code> output.

<p><hr>
Node:<a name="v">v</a>,
Next:<a rel=next href="#W">W</a>,
Previous:<a rel=previous href="#traditional-format">traditional-format</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Announce Version: <code>-v</code></h2>

<p>You can find out what version of as is running by including the
option <code>-v</code> (which you can also spell as <code>-version</code>) on the
command line.

<p><hr>
Node:<a name="W">W</a>,
Next:<a rel=next href="#Z">Z</a>,
Previous:<a rel=previous href="#v">v</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Control Warnings: <code>-W</code>, <code>--warn</code>, <code>--no-warn</code>, <code>--fatal-warnings</code></h2>

<p><code>as</code> should never give a warning or error message when
assembling compiler output.  But programs written by people often
cause <code>as</code> to give a warning that a particular assumption was
made.  All such warnings are directed to the standard error file.

<p>If you use the <code>-W</code> and <code>--no-warn</code> options, no warnings are issued. 
This only affects the warning messages: it does not change any particular of
how <code>as</code> assembles your file.  Errors, which stop the assembly,
are still reported.

<p>If you use the <code>--fatal-warnings</code> option, <code>as</code> considers
files that generate warnings to be in error.

<p>You can switch these options off again by specifying <code>--warn</code>, which
causes warnings to be output as usual.

<p><hr>
Node:<a name="Z">Z</a>,
Previous:<a rel=previous href="#W">W</a>,
Up:<a rel=up href="#Invoking">Invoking</a>
<br>

<h2>Generate Object File in Spite of Errors: <code>-Z</code></h2>

<p>After an error message, <code>as</code> normally produces no output.  If for
some reason you are interested in object file output even after
<code>as</code> gives an error message on your program, use the <code>-Z</code>
option.  If there are any errors, <code>as</code> continues anyways, and
writes an object file after a final warning message of the form <code><var>n</var>
errors, <var>m</var> warnings, generating bad object file.</code>

<p><hr>
Node:<a name="Syntax">Syntax</a>,
Next:<a rel=next href="#Sections">Sections</a>,
Previous:<a rel=previous href="#Invoking">Invoking</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Syntax</h1>

<p>This chapter describes the machine-independent syntax allowed in a
source file.  <code>as</code> syntax is similar to what many other
assemblers use; it is inspired by the BSD 4.2
assembler, except that <code>as</code> does not assemble Vax bit-fields.

<ul>
<li><a href="#Preprocessing">Preprocessing</a>:               Preprocessing
<li><a href="#Whitespace">Whitespace</a>:                   Whitespace
<li><a href="#Comments">Comments</a>:                     Comments
<li><a href="#Symbol%20Intro">Symbol Intro</a>:                 Symbols
<li><a href="#Statements">Statements</a>:                   Statements
<li><a href="#Constants">Constants</a>:                    Constants
</ul>

<p><hr>
Node:<a name="Preprocessing">Preprocessing</a>,
Next:<a rel=next href="#Whitespace">Whitespace</a>,
Up:<a rel=up href="#Syntax">Syntax</a>
<br>

<h2>Preprocessing</h2>

<p>The <code>as</code> internal preprocessor:
<ul>
<li>adjusts and removes extra whitespace.  It leaves one space or tab before
the keywords on a line, and turns any other whitespace on the line into
a single space.

<li>removes all comments, replacing them with a single space, or an
appropriate number of newlines.

<li>converts character constants into the appropriate numeric values. 
</ul>

<p>It does not do macro processing, include file handling, or
anything else you may get from your C compiler's preprocessor.  You can
do include file processing with the <code>.include</code> directive
(see <a href="#Include"><code>.include</code></a>).  You can use the <small>GNU</small> C compiler driver
to get other "CPP" style preprocessing, by giving the input file a
<code>.S</code> suffix.  See <a href="gcc.info.html#Options%20Controlling%20the%20Kind%20of%20Output">Overall Options</a>.

<p>Excess whitespace, comments, and character constants
cannot be used in the portions of the input text that are not
preprocessed.

<p>If the first line of an input file is <code>#NO_APP</code> or if you use the
<code>-f</code> option, whitespace and comments are not removed from the input file. 
Within an input file, you can ask for whitespace and comment removal in
specific portions of the by putting a line that says <code>#APP</code> before the
text that may contain whitespace or comments, and putting a line that says
<code>#NO_APP</code> after this text.  This feature is mainly intend to support
<code>asm</code> statements in compilers whose output is otherwise free of comments
and whitespace.

<p><hr>
Node:<a name="Whitespace">Whitespace</a>,
Next:<a rel=next href="#Comments">Comments</a>,
Previous:<a rel=previous href="#Preprocessing">Preprocessing</a>,
Up:<a rel=up href="#Syntax">Syntax</a>
<br>

<h2>Whitespace</h2>

<p><dfn>Whitespace</dfn> is one or more blanks or tabs, in any order. 
Whitespace is used to separate symbols, and to make programs neater for
people to read.  Unless within character constants
(see <a href="#Characters">Character Constants</a>), any whitespace means the same
as exactly one space.

<p><hr>
Node:<a name="Comments">Comments</a>,
Next:<a rel=next href="#Symbol%20Intro">Symbol Intro</a>,
Previous:<a rel=previous href="#Whitespace">Whitespace</a>,
Up:<a rel=up href="#Syntax">Syntax</a>
<br>

<h2>Comments</h2>

<p>There are two ways of rendering comments to <code>as</code>.  In both
cases the comment is equivalent to one space.

<p>Anything from <code>/*</code> through the next <code>*/</code> is a comment. 
This means you may not nest these comments.

<pre>/*
  The only way to include a newline ('\n') in a comment
  is to use this sort of comment.
*/

/* This sort of comment does not nest. */
</pre>

<p>Anything from the <dfn>line comment</dfn> character to the next newline
is considered a comment and is ignored.  The line comment character is
<code>;</code> for the AMD 29K family;
<code>;</code> on the ARC;
<code>@</code> on the ARM;
<code>;</code> for the H8/300 family;
<code>!</code> for the H8/500 family;
<code>;</code> for the HPPA;
<code>#</code> on the i386 and x86-64;
<code>#</code> on the i960;
<code>;</code> for the PDP-11;
<code>;</code> for picoJava;
<code>!</code> for the Hitachi SH;
<code>!</code> on the SPARC;
<code>#</code> on the m32r;
<code>|</code> on the 680x0;
<code>#</code> on the 68HC11 and 68HC12;
<code>;</code> on the M880x0;
<code>#</code> on the Vax;
<code>!</code> for the Z8000;
<code>#</code> on the V850;
see <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<p>On some machines there are two different line comment characters.  One
character only begins a comment if it is the first non-whitespace character on
a line, while the other always begins a comment.

<p>The V850 assembler also supports a double dash as starting a comment that
extends to the end of the line.

<p><code>--</code>;

<p>To be compatible with past assemblers, lines that begin with <code>#</code> have a
special interpretation.  Following the <code>#</code> should be an absolute
expression (see <a href="#Expressions">Expressions</a>): the logical line number of the <em>next</em>
line.  Then a string (see <a href="#Strings">Strings</a>) is allowed: if present it is a
new logical file name.  The rest of the line, if any, should be whitespace.

<p>If the first non-whitespace characters on the line are not numeric,
the line is ignored.  (Just like a comment.)

<pre>                          # This is an ordinary comment.
# 42-6 "new_file_name"    # New logical file name
                          # This is logical line # 36.
</pre>
This feature is deprecated, and may disappear from future versions
of <code>as</code>.

<p><hr>
Node:<a name="Symbol%20Intro">Symbol Intro</a>,
Next:<a rel=next href="#Statements">Statements</a>,
Previous:<a rel=previous href="#Comments">Comments</a>,
Up:<a rel=up href="#Syntax">Syntax</a>
<br>

<h2>Symbols</h2>

<p>A <dfn>symbol</dfn> is one or more characters chosen from the set of all
letters (both upper and lower case), digits and the three characters
<code>_.$</code>. 
On most machines, you can also use <code>$</code> in symbol names; exceptions
are noted in <a href="#Machine%20Dependencies">Machine Dependencies</a>. 
No symbol may begin with a digit.  Case is significant. 
There is no length limit: all characters are significant.  Symbols are
delimited by characters not in that set, or by the beginning of a file
(since the source program must end with a newline, the end of a file is
not a possible symbol delimiter).  See <a href="#Symbols">Symbols</a>.

<p><hr>
Node:<a name="Statements">Statements</a>,
Next:<a rel=next href="#Constants">Constants</a>,
Previous:<a rel=previous href="#Symbol%20Intro">Symbol Intro</a>,
Up:<a rel=up href="#Syntax">Syntax</a>
<br>

<h2>Statements</h2>

<p>A <dfn>statement</dfn> ends at a newline character (<code>\n</code>) or line
separator character.  (The line separator is usually <code>;</code>, unless
this conflicts with the comment character; see <a href="#Machine%20Dependencies">Machine Dependencies</a>.)  The
newline or separator character is considered part of the preceding
statement.  Newlines and separators within character constants are an
exception: they do not end statements.

<p>It is an error to end any statement with end-of-file:  the last
character of any input file should be a newline.

<p>An empty statement is allowed, and may include whitespace.  It is ignored.

<p>A statement begins with zero or more labels, optionally followed by a
key symbol which determines what kind of statement it is.  The key
symbol determines the syntax of the rest of the statement.  If the
symbol begins with a dot <code>.</code> then the statement is an assembler
directive: typically valid for any computer.  If the symbol begins with
a letter the statement is an assembly language <dfn>instruction</dfn>: it
assembles into a machine language instruction. 
Different versions of <code>as</code> for different computers
recognize different instructions.  In fact, the same symbol may
represent a different instruction in a different computer's assembly
language.

<p>A label is a symbol immediately followed by a colon (<code>:</code>). 
Whitespace before a label or after a colon is permitted, but you may not
have whitespace between a label's symbol and its colon. See <a href="#Labels">Labels</a>.

<p>For HPPA targets, labels need not be immediately followed by a colon, but
the definition of a label must begin in column zero.  This also implies that
only one label may be defined on each line.

<pre>label:     .directive    followed by something
another_label:           # This is an empty statement.
           instruction   operand_1, operand_2, <small>...</small>
</pre>

<p><hr>
Node:<a name="Constants">Constants</a>,
Previous:<a rel=previous href="#Statements">Statements</a>,
Up:<a rel=up href="#Syntax">Syntax</a>
<br>

<h2>Constants</h2>

<p>A constant is a number, written so that its value is known by
inspection, without knowing any context.  Like this:
<pre>.byte  74, 0112, 092, 0x4A, 0X4a, 'J, '\J # All the same value.
.ascii "Ring the bell\7"                  # A string constant.
.octa  0x123456789abcdef0123456789ABCDEF0 # A bignum.
.float 0f-314159265358979323846264338327\
95028841971.693993751E-40                 # - pi, a flonum.
</pre>

<ul>
<li><a href="#Characters">Characters</a>:                   Character Constants
<li><a href="#Numbers">Numbers</a>:                      Number Constants
</ul>

<p><hr>
Node:<a name="Characters">Characters</a>,
Next:<a rel=next href="#Numbers">Numbers</a>,
Up:<a rel=up href="#Constants">Constants</a>
<br>

<h3>Character Constants</h3>

<p>There are two kinds of character constants.  A <dfn>character</dfn> stands
for one character in one byte and its value may be used in
numeric expressions.  String constants (properly called string
<em>literals</em>) are potentially many bytes and their values may not be
used in arithmetic expressions.

<ul>
<li><a href="#Strings">Strings</a>:                      Strings
<li><a href="#Chars">Chars</a>:                        Characters
</ul>

<p><hr>
Node:<a name="Strings">Strings</a>,
Next:<a rel=next href="#Chars">Chars</a>,
Up:<a rel=up href="#Characters">Characters</a>
<br>

<h4>Strings</h4>

<p>A <dfn>string</dfn> is written between double-quotes.  It may contain
double-quotes or null characters.  The way to get special characters
into a string is to <dfn>escape</dfn> these characters: precede them with
a backslash <code>\</code> character.  For example <code>\\</code> represents
one backslash:  the first <code>\</code> is an escape which tells
<code>as</code> to interpret the second character literally as a backslash
(which prevents <code>as</code> from recognizing the second <code>\</code> as an
escape character).  The complete list of escapes follows.

<dl>
<dt><kbd>\b</kbd>
<dd>Mnemonic for backspace; for ASCII this is octal code 010.

<br><dt><kbd>\f</kbd>
<dd>Mnemonic for FormFeed; for ASCII this is octal code 014.

<br><dt><kbd>\n</kbd>
<dd>Mnemonic for newline; for ASCII this is octal code 012.

<br><dt><kbd>\r</kbd>
<dd>Mnemonic for carriage-Return; for ASCII this is octal code 015.

<br><dt><kbd>\t</kbd>
<dd>Mnemonic for horizontal Tab; for ASCII this is octal code 011.

<br><dt><kbd>\ <var>digit</var> <var>digit</var> <var>digit</var></kbd>
<dd>An octal character code.  The numeric code is 3 octal digits. 
For compatibility with other Unix systems, 8 and 9 are accepted as digits:
for example, <code>\008</code> has the value 010, and <code>\009</code> the value 011.

<br><dt><kbd>\<code>x</code> <var>hex-digits...</var></kbd>
<dd>A hex character code.  All trailing hex digits are combined.  Either upper or
lower case <code>x</code> works.

<br><dt><kbd>\\</kbd>
<dd>Represents one <code>\</code> character.

<br><dt><kbd>\"</kbd>
<dd>Represents one <code>"</code> character.  Needed in strings to represent
this character, because an unescaped <code>"</code> would end the string.

<br><dt><kbd>\ <var>anything-else</var></kbd>
<dd>Any other character when escaped by <kbd>\</kbd> gives a warning, but
assembles as if the <code>\</code> was not present.  The idea is that if
you used an escape sequence you clearly didn't want the literal
interpretation of the following character.  However <code>as</code> has no
other interpretation, so <code>as</code> knows it is giving you the wrong
code and warns you of the fact. 
</dl>

<p>Which characters are escapable, and what those escapes represent,
varies widely among assemblers.  The current set is what we think
the BSD 4.2 assembler recognizes, and is a subset of what most C
compilers recognize.  If you are in doubt, do not use an escape
sequence.

<p><hr>
Node:<a name="Chars">Chars</a>,
Previous:<a rel=previous href="#Strings">Strings</a>,
Up:<a rel=up href="#Characters">Characters</a>
<br>

<h4>Characters</h4>

<p>A single character may be written as a single quote immediately
followed by that character.  The same escapes apply to characters as
to strings.  So if you want to write the character backslash, you
must write <kbd>'\\</kbd> where the first <code>\</code> escapes the second
<code>\</code>.  As you can see, the quote is an acute accent, not a
grave accent.  A newline
immediately following an acute accent is taken as a literal character
and does not count as the end of a statement.  The value of a character
constant in a numeric expression is the machine's byte-wide code for
that character.  <code>as</code> assumes your character code is ASCII:
<kbd>'A</kbd> means 65, <kbd>'B</kbd> means 66, and so on.

<p><hr>
Node:<a name="Numbers">Numbers</a>,
Previous:<a rel=previous href="#Characters">Characters</a>,
Up:<a rel=up href="#Constants">Constants</a>
<br>

<h3>Number Constants</h3>

<p><code>as</code> distinguishes three kinds of numbers according to how they
are stored in the target machine.  <em>Integers</em> are numbers that
would fit into an <code>int</code> in the C language.  <em>Bignums</em> are
integers, but they are stored in more than 32 bits.  <em>Flonums</em>
are floating point numbers, described below.

<ul>
<li><a href="#Integers">Integers</a>:                     Integers
<li><a href="#Bignums">Bignums</a>:                      Bignums
<li><a href="#Flonums">Flonums</a>:                      Flonums
</ul>

<p><hr>
Node:<a name="Integers">Integers</a>,
Next:<a rel=next href="#Bignums">Bignums</a>,
Up:<a rel=up href="#Numbers">Numbers</a>
<br>

<h4>Integers</h4>

<p>A binary integer is <code>0b</code> or <code>0B</code> followed by zero or more of
the binary digits <code>01</code>.

<p>An octal integer is <code>0</code> followed by zero or more of the octal
digits (<code>01234567</code>).

<p>A decimal integer starts with a non-zero digit followed by zero or
more digits (<code>0123456789</code>).

<p>A hexadecimal integer is <code>0x</code> or <code>0X</code> followed by one or
more hexadecimal digits chosen from <code>0123456789abcdefABCDEF</code>.

<p>Integers have the usual values.  To denote a negative integer, use
the prefix operator <code>-</code> discussed under expressions
(see <a href="#Prefix%20Ops">Prefix Operators</a>).

<p><hr>
Node:<a name="Bignums">Bignums</a>,
Next:<a rel=next href="#Flonums">Flonums</a>,
Previous:<a rel=previous href="#Integers">Integers</a>,
Up:<a rel=up href="#Numbers">Numbers</a>
<br>

<h4>Bignums</h4>

<p>A <dfn>bignum</dfn> has the same syntax and semantics as an integer
except that the number (or its negative) takes more than 32 bits to
represent in binary.  The distinction is made because in some places
integers are permitted while bignums are not.

<p><hr>
Node:<a name="Flonums">Flonums</a>,
Previous:<a rel=previous href="#Bignums">Bignums</a>,
Up:<a rel=up href="#Numbers">Numbers</a>
<br>

<h4>Flonums</h4>

<p>A <dfn>flonum</dfn> represents a floating point number.  The translation is
indirect: a decimal floating point number from the text is converted by
<code>as</code> to a generic binary floating point number of more than
sufficient precision.  This generic floating point number is converted
to a particular computer's floating point format (or formats) by a
portion of <code>as</code> specialized to that computer.

<p>A flonum is written by writing (in order)
<ul>
<li>The digit <code>0</code>. 
(<code>0</code> is optional on the HPPA.)

<li>A letter, to tell <code>as</code> the rest of the number is a flonum. 
<kbd>e</kbd> is recommended.  Case is not important.

<p>On the H8/300, H8/500,
Hitachi SH,
and AMD 29K architectures, the letter must be
one of the letters <code>DFPRSX</code> (in upper or lower case).

<p>On the ARC, the letter must be one of the letters <code>DFRS</code>
(in upper or lower case).

<p>On the Intel 960 architecture, the letter must be
one of the letters <code>DFT</code> (in upper or lower case).

<p>On the HPPA architecture, the letter must be <code>E</code> (upper case only).

</p><li>An optional sign: either <code>+</code> or <code>-</code>.

<li>An optional <dfn>integer part</dfn>: zero or more decimal digits.

<li>An optional <dfn>fractional part</dfn>: <code>.</code> followed by zero
or more decimal digits.

<li>An optional exponent, consisting of:

<ul>
<li>An <code>E</code> or <code>e</code>. 
<li>Optional sign: either <code>+</code> or <code>-</code>. 
<li>One or more decimal digits. 
</ul>

</ul>

<p>At least one of the integer part or the fractional part must be
present.  The floating point number has the usual base-10 value.

<p><code>as</code> does all processing using integers.  Flonums are computed
independently of any floating point hardware in the computer running
<code>as</code>.

<p><hr>
Node:<a name="Sections">Sections</a>,
Next:<a rel=next href="#Symbols">Symbols</a>,
Previous:<a rel=previous href="#Syntax">Syntax</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Sections and Relocation</h1>

<ul>
<li><a href="#Secs%20Background">Secs Background</a>:              Background
<li><a href="#Ld%20Sections">Ld Sections</a>:                  Linker Sections
<li><a href="#As%20Sections">As Sections</a>:                  Assembler Internal Sections
<li><a href="#Sub-Sections">Sub-Sections</a>:                 Sub-Sections
<li><a href="#bss">bss</a>:                          bss Section
</ul>

<p><hr>
Node:<a name="Secs%20Background">Secs Background</a>,
Next:<a rel=next href="#Ld%20Sections">Ld Sections</a>,
Up:<a rel=up href="#Sections">Sections</a>
<br>

<h2>Background</h2>

<p>Roughly, a section is a range of addresses, with no gaps; all data
"in" those addresses is treated the same for some particular purpose. 
For example there may be a "read only" section.

<p>The linker <code>ld</code> reads many object files (partial programs) and
combines their contents to form a runnable program.  When <code>as</code>
emits an object file, the partial program is assumed to start at address 0. 
<code>ld</code> assigns the final addresses for the partial program, so that
different partial programs do not overlap.  This is actually an
oversimplification, but it suffices to explain how <code>as</code> uses
sections.

<p><code>ld</code> moves blocks of bytes of your program to their run-time
addresses.  These blocks slide to their run-time addresses as rigid
units; their length does not change and neither does the order of bytes
within them.  Such a rigid unit is called a <em>section</em>.  Assigning
run-time addresses to sections is called <dfn>relocation</dfn>.  It includes
the task of adjusting mentions of object-file addresses so they refer to
the proper run-time addresses. 
For the H8/300 and H8/500,
and for the Hitachi SH,
<code>as</code> pads sections if needed to
ensure they end on a word (sixteen bit) boundary.

<p>An object file written by <code>as</code> has at least three sections, any
of which may be empty.  These are named <dfn>text</dfn>, <dfn>data</dfn> and
<dfn>bss</dfn> sections.

<p>When it generates COFF output,
<code>as</code> can also generate whatever other named sections you specify
using the <code>.section</code> directive (see <a href="#Section"><code>.section</code></a>). 
If you do not use any directives that place output in the <code>.text</code>
or <code>.data</code> sections, these sections still exist, but are empty.

<p>When <code>as</code> generates SOM or ELF output for the HPPA,
<code>as</code> can also generate whatever other named sections you
specify using the <code>.space</code> and <code>.subspace</code> directives.  See
<cite>HP9000 Series 800 Assembly Language Reference Manual</cite>
(HP 92432-90001) for details on the <code>.space</code> and <code>.subspace</code>
assembler directives.

<p>Additionally, <code>as</code> uses different names for the standard
text, data, and bss sections when generating SOM output.  Program text
is placed into the <code>$CODE$</code> section, data into <code>$DATA$</code>, and
BSS into <code>$BSS$</code>.

<p>Within the object file, the text section starts at address <code>0</code>, the
data section follows, and the bss section follows the data section.

<p>When generating either SOM or ELF output files on the HPPA, the text
section starts at address <code>0</code>, the data section at address
<code>0x4000000</code>, and the bss section follows the data section.

<p>To let <code>ld</code> know which data changes when the sections are
relocated, and how to change that data, <code>as</code> also writes to the
object file details of the relocation needed.  To perform relocation
<code>ld</code> must know, each time an address in the object
file is mentioned:
<ul>
<li>Where in the object file is the beginning of this reference to
an address? 
<li>How long (in bytes) is this reference? 
<li>Which section does the address refer to?  What is the numeric value of
<pre>(<var>address</var>) - (<var>start-address of section</var>)?
</pre>
<li>Is the reference to an address "Program-Counter relative"? 
</ul>

<p>In fact, every address <code>as</code> ever uses is expressed as
<pre>(<var>section</var>) + (<var>offset into section</var>)
</pre>

<p>Further, most expressions <code>as</code> computes have this section-relative
nature. 
(For some object formats, such as SOM for the HPPA, some expressions are
symbol-relative instead.)

<p>In this manual we use the notation {<var>secname</var> <var>N</var>} to mean "offset
<var>N</var> into section <var>secname</var>."

<p>Apart from text, data and bss sections you need to know about the
<dfn>absolute</dfn> section.  When <code>ld</code> mixes partial programs,
addresses in the absolute section remain unchanged.  For example, address
<code>{absolute 0}</code> is "relocated" to run-time address 0 by
<code>ld</code>.  Although the linker never arranges two partial programs'
data sections with overlapping addresses after linking, <em>by definition</em>
their absolute sections must overlap.  Address <code>{absolute 239}</code> in one
part of a program is always the same address when the program is running as
address <code>{absolute 239}</code> in any other part of the program.

<p>The idea of sections is extended to the <dfn>undefined</dfn> section.  Any
address whose section is unknown at assembly time is by definition
rendered {undefined <var>U</var>}--where <var>U</var> is filled in later. 
Since numbers are always defined, the only way to generate an undefined
address is to mention an undefined symbol.  A reference to a named
common block would be such a symbol: its value is unknown at assembly
time so it has section <em>undefined</em>.

<p>By analogy the word <em>section</em> is used to describe groups of sections in
the linked program.  <code>ld</code> puts all partial programs' text
sections in contiguous addresses in the linked program.  It is
customary to refer to the <em>text section</em> of a program, meaning all
the addresses of all partial programs' text sections.  Likewise for
data and bss sections.

<p>Some sections are manipulated by <code>ld</code>; others are invented for
use of <code>as</code> and have no meaning except during assembly.

<p><hr>
Node:<a name="Ld%20Sections">Ld Sections</a>,
Next:<a rel=next href="#As%20Sections">As Sections</a>,
Previous:<a rel=previous href="#Secs%20Background">Secs Background</a>,
Up:<a rel=up href="#Sections">Sections</a>
<br>

<h2>Linker Sections</h2>

<p><code>ld</code> deals with just four kinds of sections, summarized below.

<dl>

<br><dt><strong>named sections</strong>
<dt><strong>text section</strong>
<dt><strong>data section</strong>
<dd>These sections hold your program.  <code>as</code> and <code>ld</code> treat them as
separate but equal sections.  Anything you can say of one section is
true another. 
When the program is running, however, it is
customary for the text section to be unalterable.  The
text section is often shared among processes: it contains
instructions, constants and the like.  The data section of a running
program is usually alterable: for example, C variables would be stored
in the data section.

<br><dt><strong>bss section</strong>
<dd>This section contains zeroed bytes when your program begins running.  It
is used to hold uninitialized variables or common storage.  The length of
each partial program's bss section is important, but because it starts
out containing zeroed bytes there is no need to store explicit zero
bytes in the object file.  The bss section was invented to eliminate
those explicit zeros from object files.

<br><dt><strong>absolute section</strong>
<dd>Address 0 of this section is always "relocated" to runtime address 0. 
This is useful if you want to refer to an address that <code>ld</code> must
not change when relocating.  In this sense we speak of absolute
addresses being "unrelocatable": they do not change during relocation.

<br><dt><strong>undefined section</strong>
<dd>This "section" is a catch-all for address references to objects not in
the preceding sections. 
</dl>

<p>An idealized example of three relocatable sections follows. 
The example uses the traditional section names <code>.text</code> and <code>.data</code>. 
Memory addresses are on the horizontal axis.

<pre>                      +-----+----+--+
partial program # 1:  |ttttt|dddd|00|
                      +-----+----+--+

                      text   data bss
                      seg.   seg. seg.

                      +---+---+---+
partial program # 2:  |TTT|DDD|000|
                      +---+---+---+

                      +--+---+-----+--+----+---+-----+~~
linked program:       |  |TTT|ttttt|  |dddd|DDD|00000|
                      +--+---+-----+--+----+---+-----+~~

    addresses:        0 <small>...</small>
</pre>

<p><hr>
Node:<a name="As%20Sections">As Sections</a>,
Next:<a rel=next href="#Sub-Sections">Sub-Sections</a>,
Previous:<a rel=previous href="#Ld%20Sections">Ld Sections</a>,
Up:<a rel=up href="#Sections">Sections</a>
<br>

<h2>Assembler Internal Sections</h2>

<p>These sections are meant only for the internal use of <code>as</code>.  They
have no meaning at run-time.  You do not really need to know about these
sections for most purposes; but they can be mentioned in <code>as</code>
warning messages, so it might be helpful to have an idea of their
meanings to <code>as</code>.  These sections are used to permit the
value of every expression in your assembly language program to be a
section-relative address.

<dl>
<dt><b>ASSEMBLER-INTERNAL-LOGIC-ERROR!</b>
<dd>An internal assembler logic error has been found.  This means there is a
bug in the assembler.

<br><dt><b>expr section</b>
<dd>The assembler stores complex expression internally as combinations of
symbols.  When it needs to represent an expression as a symbol, it puts
it in the expr section. 
</dl>

<p><hr>
Node:<a name="Sub-Sections">Sub-Sections</a>,
Next:<a rel=next href="#bss">bss</a>,
Previous:<a rel=previous href="#As%20Sections">As Sections</a>,
Up:<a rel=up href="#Sections">Sections</a>
<br>

<h2>Sub-Sections</h2>

<p>Assembled bytes
conventionally
fall into two sections: text and data. 
You may have separate groups of
data in named sections
that you want to end up near to each other in the object file, even though they
are not contiguous in the assembler source.  <code>as</code> allows you to
use <dfn>subsections</dfn> for this purpose.  Within each section, there can be
numbered subsections with values from 0 to 8192.  Objects assembled into the
same subsection go into the object file together with other objects in the same
subsection.  For example, a compiler might want to store constants in the text
section, but might not want to have them interspersed with the program being
assembled.  In this case, the compiler could issue a <code>.text 0</code> before each
section of code being output, and a <code>.text 1</code> before each group of
constants being output.

<p>Subsections are optional.  If you do not use subsections, everything
goes in subsection number zero.

<p>Each subsection is zero-padded up to a multiple of four bytes. 
(Subsections may be padded a different amount on different flavors
of <code>as</code>.)

<p>Subsections appear in your object file in numeric order, lowest numbered
to highest.  (All this to be compatible with other people's assemblers.) 
The object file contains no representation of subsections; <code>ld</code> and
other programs that manipulate object files see no trace of them. 
They just see all your text subsections as a text section, and all your
data subsections as a data section.

<p>To specify which subsection you want subsequent statements assembled
into, use a numeric argument to specify it, in a <code>.text
<var>expression</var></code> or a <code>.data <var>expression</var></code> statement. 
When generating COFF output, you
can also use an extra subsection
argument with arbitrary named sections: <code>.section <var>name</var>,
<var>expression</var></code>. 
<var>Expression</var> should be an absolute expression. 
(See <a href="#Expressions">Expressions</a>.)  If you just say <code>.text</code> then <code>.text 0</code>
is assumed.  Likewise <code>.data</code> means <code>.data 0</code>.  Assembly
begins in <code>text 0</code>.  For instance:
<pre>.text 0     # The default subsection is text 0 anyway.
.ascii "This lives in the first text subsection. *"
.text 1
.ascii "But this lives in the second text subsection."
.data 0
.ascii "This lives in the data section,"
.ascii "in the first data subsection."
.text 0
.ascii "This lives in the first text section,"
.ascii "immediately following the asterisk (*)."
</pre>

<p>Each section has a <dfn>location counter</dfn> incremented by one for every byte
assembled into that section.  Because subsections are merely a convenience
restricted to <code>as</code> there is no concept of a subsection location
counter.  There is no way to directly manipulate a location counter--but the
<code>.align</code> directive changes it, and any label definition captures its
current value.  The location counter of the section where statements are being
assembled is said to be the <dfn>active</dfn> location counter.

<p><hr>
Node:<a name="bss">bss</a>,
Previous:<a rel=previous href="#Sub-Sections">Sub-Sections</a>,
Up:<a rel=up href="#Sections">Sections</a>
<br>

<h2>bss Section</h2>

<p>The bss section is used for local common variable storage. 
You may allocate address space in the bss section, but you may
not dictate data to load into it before your program executes.  When
your program starts running, all the contents of the bss
section are zeroed bytes.

<p>The <code>.lcomm</code> pseudo-op defines a symbol in the bss section; see
<a href="#Lcomm"><code>.lcomm</code></a>.

<p>The <code>.comm</code> pseudo-op may be used to declare a common symbol, which is
another form of uninitialized symbol; see See <a href="#Comm"><code>.comm</code></a>.

<p>When assembling for a target which supports multiple sections, such as ELF or
COFF, you may switch into the <code>.bss</code> section and define symbols as usual;
see <a href="#Section"><code>.section</code></a>.  You may only assemble zero values into the
section.  Typically the section will only contain symbol definitions and
<code>.skip</code> directives (see <a href="#Skip"><code>.skip</code></a>).

<p><hr>
Node:<a name="Symbols">Symbols</a>,
Next:<a rel=next href="#Expressions">Expressions</a>,
Previous:<a rel=previous href="#Sections">Sections</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Symbols</h1>

<p>Symbols are a central concept: the programmer uses symbols to name
things, the linker uses symbols to link, and the debugger uses symbols
to debug.

<blockquote>
<em>Warning:</em> <code>as</code> does not place symbols in the object file in
the same order they were declared.  This may break some debuggers. 
</blockquote>

<ul>
<li><a href="#Labels">Labels</a>:                       Labels
<li><a href="#Setting%20Symbols">Setting Symbols</a>:              Giving Symbols Other Values
<li><a href="#Symbol%20Names">Symbol Names</a>:                 Symbol Names
<li><a href="#Dot">Dot</a>:                          The Special Dot Symbol
<li><a href="#Symbol%20Attributes">Symbol Attributes</a>:            Symbol Attributes
</ul>

<p><hr>
Node:<a name="Labels">Labels</a>,
Next:<a rel=next href="#Setting%20Symbols">Setting Symbols</a>,
Up:<a rel=up href="#Symbols">Symbols</a>
<br>

<h2>Labels</h2>

<p>A <dfn>label</dfn> is written as a symbol immediately followed by a colon
<code>:</code>.  The symbol then represents the current value of the
active location counter, and is, for example, a suitable instruction
operand.  You are warned if you use the same symbol to represent two
different locations: the first definition overrides any other
definitions.

<p>On the HPPA, the usual form for a label need not be immediately followed by a
colon, but instead must start in column zero.  Only one label may be defined on
a single line.  To work around this, the HPPA version of <code>as</code> also
provides a special directive <code>.label</code> for defining labels more flexibly.

<p><hr>
Node:<a name="Setting%20Symbols">Setting Symbols</a>,
Next:<a rel=next href="#Symbol%20Names">Symbol Names</a>,
Previous:<a rel=previous href="#Labels">Labels</a>,
Up:<a rel=up href="#Symbols">Symbols</a>
<br>

<h2>Giving Symbols Other Values</h2>

<p>A symbol can be given an arbitrary value by writing a symbol, followed
by an equals sign <code>=</code>, followed by an expression
(see <a href="#Expressions">Expressions</a>).  This is equivalent to using the <code>.set</code>
directive.  See <a href="#Set"><code>.set</code></a>.

<p><hr>
Node:<a name="Symbol%20Names">Symbol Names</a>,
Next:<a rel=next href="#Dot">Dot</a>,
Previous:<a rel=previous href="#Setting%20Symbols">Setting Symbols</a>,
Up:<a rel=up href="#Symbols">Symbols</a>
<br>

<h2>Symbol Names</h2>

<p>Symbol names begin with a letter or with one of <code>._</code>.  On most
machines, you can also use <code>$</code> in symbol names; exceptions are
noted in <a href="#Machine%20Dependencies">Machine Dependencies</a>.  That character may be followed by any
string of digits, letters, dollar signs (unless otherwise noted in
<a href="#Machine%20Dependencies">Machine Dependencies</a>), and underscores. 
For the AMD 29K family, <code>?</code> is also allowed in the
body of a symbol name, though not at its beginning.

<p>Case of letters is significant: <code>foo</code> is a different symbol name
than <code>Foo</code>.

<p>Each symbol has exactly one name.  Each name in an assembly language program
refers to exactly one symbol.  You may use that symbol name any number of times
in a program.

<h3>Local Symbol Names</h3>

<p>Local symbols help compilers and programmers use names temporarily. 
There are ten local symbol names, which are re-used throughout the
program.  You may refer to them using the names <code>0</code> <code>1</code>
<small>...</small> <code>9</code>.  To define a local symbol, write a label of the form
<code><b>N</b>:</code> (where <b>N</b> represents any digit).  To refer to the most
recent previous definition of that symbol write <code><b>N</b>b</code>, using the
same digit as when you defined the label.  To refer to the next
definition of a local label, write <code><b>N</b>f</code>--where <b>N</b> gives you
a choice of 10 forward references.  The <code>b</code> stands for
"backwards" and the <code>f</code> stands for "forwards".

<p>Local symbols are not emitted by the current <small>GNU</small> C compiler.

<p>There is no restriction on how you can use these labels, but
remember that at any point in the assembly you can refer to at most
10 prior local labels and to at most 10 forward local labels.

<p>Local symbol names are only a notation device.  They are immediately
transformed into more conventional symbol names before the assembler
uses them.  The symbol names stored in the symbol table, appearing in
error messages and optionally emitted to the object file have these
parts:

<dl>
<dt><code>L</code>
<dd>All local labels begin with <code>L</code>. Normally both <code>as</code> and
<code>ld</code> forget symbols that start with <code>L</code>. These labels are
used for symbols you are never intended to see.  If you use the
<code>-L</code> option then <code>as</code> retains these symbols in the
object file. If you also instruct <code>ld</code> to retain these symbols,
you may use them in debugging.

<br><dt><code><var>digit</var></code>
<dd>If the label is written <code>0:</code> then the digit is <code>0</code>. 
If the label is written <code>1:</code> then the digit is <code>1</code>. 
And so on up through <code>9:</code>.

<br><dt><code><kbd>C-A</kbd></code>
<dd>This unusual character is included so you do not accidentally invent
a symbol of the same name.  The character has ASCII value
<code>\001</code>.

<br><dt><code><em>ordinal number</em></code>
<dd>This is a serial number to keep the labels distinct.  The first
<code>0:</code> gets the number <code>1</code>; The 15th <code>0:</code> gets the
number <code>15</code>; <em>etc.</em>.  Likewise for the other labels <code>1:</code>
through <code>9:</code>. 
</dl>

<p>For instance, the first <code>1:</code> is named <code>L1<kbd>C-A</kbd>1</code>, the 44th
<code>3:</code> is named <code>L3<kbd>C-A</kbd>44</code>.

<p><hr>
Node:<a name="Dot">Dot</a>,
Next:<a rel=next href="#Symbol%20Attributes">Symbol Attributes</a>,
Previous:<a rel=previous href="#Symbol%20Names">Symbol Names</a>,
Up:<a rel=up href="#Symbols">Symbols</a>
<br>

<h2>The Special Dot Symbol</h2>

<p>The special symbol <code>.</code> refers to the current address that
<code>as</code> is assembling into.  Thus, the expression <code>melvin:
.long .</code> defines <code>melvin</code> to contain its own address. 
Assigning a value to <code>.</code> is treated the same as a <code>.org</code>
directive.  Thus, the expression <code>.=.+4</code> is the same as saying
<code>.space 4</code>.

<p><hr>
Node:<a name="Symbol%20Attributes">Symbol Attributes</a>,
Previous:<a rel=previous href="#Dot">Dot</a>,
Up:<a rel=up href="#Symbols">Symbols</a>
<br>

<h2>Symbol Attributes</h2>

<p>Every symbol has, as well as its name, the attributes "Value" and
"Type".  Depending on output format, symbols can also have auxiliary
attributes.

<p>If you use a symbol without defining it, <code>as</code> assumes zero for
all these attributes, and probably won't warn you.  This makes the
symbol an externally defined symbol, which is generally what you
would want.

<ul>
<li><a href="#Symbol%20Value">Symbol Value</a>:                 Value
<li><a href="#Symbol%20Type">Symbol Type</a>:                  Type

<p>
</p><li><a href="#a.out%20Symbols">a.out Symbols</a>:                Symbol Attributes: <code>a.out</code>

<p>
</p><li><a href="#COFF%20Symbols">COFF Symbols</a>:                 Symbol Attributes for COFF

<p>
</p><li><a href="#SOM%20Symbols">SOM Symbols</a>:                 Symbol Attributes for SOM
</ul>

<p><hr>
Node:<a name="Symbol%20Value">Symbol Value</a>,
Next:<a rel=next href="#Symbol%20Type">Symbol Type</a>,
Up:<a rel=up href="#Symbol%20Attributes">Symbol Attributes</a>
<br>

<h3>Value</h3>

<p>The value of a symbol is (usually) 32 bits.  For a symbol which labels a
location in the text, data, bss or absolute sections the value is the
number of addresses from the start of that section to the label. 
Naturally for text, data and bss sections the value of a symbol changes
as <code>ld</code> changes section base addresses during linking.  Absolute
symbols' values do not change during linking: that is why they are
called absolute.

<p>The value of an undefined symbol is treated in a special way.  If it is
0 then the symbol is not defined in this assembler source file, and
<code>ld</code> tries to determine its value from other files linked into the
same program.  You make this kind of symbol simply by mentioning a symbol
name without defining it.  A non-zero value represents a <code>.comm</code>
common declaration.  The value is how much common storage to reserve, in
bytes (addresses).  The symbol refers to the first address of the
allocated storage.

<p><hr>
Node:<a name="Symbol%20Type">Symbol Type</a>,
Next:<a rel=next href="#a.out%20Symbols">a.out Symbols</a>,
Previous:<a rel=previous href="#Symbol%20Value">Symbol Value</a>,
Up:<a rel=up href="#Symbol%20Attributes">Symbol Attributes</a>
<br>

<h3>Type</h3>

<p>The type attribute of a symbol contains relocation (section)
information, any flag settings indicating that a symbol is external, and
(optionally), other information for linkers and debuggers.  The exact
format depends on the object-code output format in use.

<p><hr>
Node:<a name="a.out%20Symbols">a.out Symbols</a>,
Next:<a rel=next href="#COFF%20Symbols">COFF Symbols</a>,
Previous:<a rel=previous href="#Symbol%20Type">Symbol Type</a>,
Up:<a rel=up href="#Symbol%20Attributes">Symbol Attributes</a>
<br>

<h3>Symbol Attributes: <code>a.out</code></h3>

<ul>
<li><a href="#Symbol%20Desc">Symbol Desc</a>:                  Descriptor
<li><a href="#Symbol%20Other">Symbol Other</a>:                 Other
</ul>

<p><hr>
Node:<a name="Symbol%20Desc">Symbol Desc</a>,
Next:<a rel=next href="#Symbol%20Other">Symbol Other</a>,
Up:<a rel=up href="#a.out%20Symbols">a.out Symbols</a>
<br>

<h4>Descriptor</h4>

<p>This is an arbitrary 16-bit value.  You may establish a symbol's
descriptor value by using a <code>.desc</code> statement
(see <a href="#Desc"><code>.desc</code></a>).  A descriptor value means nothing to
<code>as</code>.

<p><hr>
Node:<a name="Symbol%20Other">Symbol Other</a>,
Previous:<a rel=previous href="#Symbol%20Desc">Symbol Desc</a>,
Up:<a rel=up href="#a.out%20Symbols">a.out Symbols</a>
<br>

<h4>Other</h4>

<p>This is an arbitrary 8-bit value.  It means nothing to <code>as</code>.

<p><hr>
Node:<a name="COFF%20Symbols">COFF Symbols</a>,
Next:<a rel=next href="#SOM%20Symbols">SOM Symbols</a>,
Previous:<a rel=previous href="#a.out%20Symbols">a.out Symbols</a>,
Up:<a rel=up href="#Symbol%20Attributes">Symbol Attributes</a>
<br>

<h3>Symbol Attributes for COFF</h3>

<p>The COFF format supports a multitude of auxiliary symbol attributes;
like the primary symbol attributes, they are set between <code>.def</code> and
<code>.endef</code> directives.

<h4>Primary Attributes</h4>

<p>The symbol name is set with <code>.def</code>; the value and type,
respectively, with <code>.val</code> and <code>.type</code>.

<h4>Auxiliary Attributes</h4>

<p>The <code>as</code> directives <code>.dim</code>, <code>.line</code>, <code>.scl</code>,
<code>.size</code>, and <code>.tag</code> can generate auxiliary symbol table
information for COFF.

<p><hr>
Node:<a name="SOM%20Symbols">SOM Symbols</a>,
Previous:<a rel=previous href="#COFF%20Symbols">COFF Symbols</a>,
Up:<a rel=up href="#Symbol%20Attributes">Symbol Attributes</a>
<br>

<h3>Symbol Attributes for SOM</h3>

<p>The SOM format for the HPPA supports a multitude of symbol attributes set with
the <code>.EXPORT</code> and <code>.IMPORT</code> directives.

<p>The attributes are described in <cite>HP9000 Series 800 Assembly
Language Reference Manual</cite> (HP 92432-90001) under the <code>IMPORT</code> and
<code>EXPORT</code> assembler directive documentation.

<p><hr>
Node:<a name="Expressions">Expressions</a>,
Next:<a rel=next href="#Pseudo%20Ops">Pseudo Ops</a>,
Previous:<a rel=previous href="#Symbols">Symbols</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Expressions</h1>

<p>An <dfn>expression</dfn> specifies an address or numeric value. 
Whitespace may precede and/or follow an expression.

<p>The result of an expression must be an absolute number, or else an offset into
a particular section.  If an expression is not absolute, and there is not
enough information when <code>as</code> sees the expression to know its
section, a second pass over the source program might be necessary to interpret
the expression--but the second pass is currently not implemented. 
<code>as</code> aborts with an error message in this situation.

<ul>
<li><a href="#Empty%20Exprs">Empty Exprs</a>:                  Empty Expressions
<li><a href="#Integer%20Exprs">Integer Exprs</a>:                Integer Expressions
</ul>

<p><hr>
Node:<a name="Empty%20Exprs">Empty Exprs</a>,
Next:<a rel=next href="#Integer%20Exprs">Integer Exprs</a>,
Up:<a rel=up href="#Expressions">Expressions</a>
<br>

<h2>Empty Expressions</h2>

<p>An empty expression has no value: it is just whitespace or null. 
Wherever an absolute expression is required, you may omit the
expression, and <code>as</code> assumes a value of (absolute) 0.  This
is compatible with other assemblers.

<p><hr>
Node:<a name="Integer%20Exprs">Integer Exprs</a>,
Previous:<a rel=previous href="#Empty%20Exprs">Empty Exprs</a>,
Up:<a rel=up href="#Expressions">Expressions</a>
<br>

<h2>Integer Expressions</h2>

<p>An <dfn>integer expression</dfn> is one or more <em>arguments</em> delimited
by <em>operators</em>.

<ul>
<li><a href="#Arguments">Arguments</a>:                    Arguments
<li><a href="#Operators">Operators</a>:                    Operators
<li><a href="#Prefix%20Ops">Prefix Ops</a>:                   Prefix Operators
<li><a href="#Infix%20Ops">Infix Ops</a>:                    Infix Operators
</ul>

<p><hr>
Node:<a name="Arguments">Arguments</a>,
Next:<a rel=next href="#Operators">Operators</a>,
Up:<a rel=up href="#Integer%20Exprs">Integer Exprs</a>
<br>

<h3>Arguments</h3>

<p><dfn>Arguments</dfn> are symbols, numbers or subexpressions.  In other
contexts arguments are sometimes called "arithmetic operands".  In
this manual, to avoid confusing them with the "instruction operands" of
the machine language, we use the term "argument" to refer to parts of
expressions only, reserving the word "operand" to refer only to machine
instruction operands.

<p>Symbols are evaluated to yield {<var>section</var> <var>NNN</var>} where
<var>section</var> is one of text, data, bss, absolute,
or undefined.  <var>NNN</var> is a signed, 2's complement 32 bit
integer.

<p>Numbers are usually integers.

<p>A number can be a flonum or bignum.  In this case, you are warned
that only the low order 32 bits are used, and <code>as</code> pretends
these 32 bits are an integer.  You may write integer-manipulating
instructions that act on exotic constants, compatible with other
assemblers.

<p>Subexpressions are a left parenthesis <code>(</code> followed by an integer
expression, followed by a right parenthesis <code>)</code>; or a prefix
operator followed by an argument.

<p><hr>
Node:<a name="Operators">Operators</a>,
Next:<a rel=next href="#Prefix%20Ops">Prefix Ops</a>,
Previous:<a rel=previous href="#Arguments">Arguments</a>,
Up:<a rel=up href="#Integer%20Exprs">Integer Exprs</a>
<br>

<h3>Operators</h3>

<p><dfn>Operators</dfn> are arithmetic functions, like <code>+</code> or <code>%</code>.  Prefix
operators are followed by an argument.  Infix operators appear
between their arguments.  Operators may be preceded and/or followed by
whitespace.

<p><hr>
Node:<a name="Prefix%20Ops">Prefix Ops</a>,
Next:<a rel=next href="#Infix%20Ops">Infix Ops</a>,
Previous:<a rel=previous href="#Operators">Operators</a>,
Up:<a rel=up href="#Integer%20Exprs">Integer Exprs</a>
<br>

<h3>Prefix Operator</h3>

<p><code>as</code> has the following <dfn>prefix operators</dfn>.  They each take
one argument, which must be absolute.

<dl>
<dt><code>-</code>
<dd><dfn>Negation</dfn>.  Two's complement negation. 
<br><dt><code>~</code>
<dd><dfn>Complementation</dfn>.  Bitwise not. 
</dl>

<p><hr>
Node:<a name="Infix%20Ops">Infix Ops</a>,
Previous:<a rel=previous href="#Prefix%20Ops">Prefix Ops</a>,
Up:<a rel=up href="#Integer%20Exprs">Integer Exprs</a>
<br>

<h3>Infix Operators</h3>

<p><dfn>Infix operators</dfn> take two arguments, one on either side.  Operators
have precedence, but operations with equal precedence are performed left
to right.  Apart from <code>+</code> or <code>-</code>, both arguments must be
absolute, and the result is absolute.

<ol type=1 start=1>

</p><li>Highest Precedence

<dl>
<dt><code>*</code>
<dd><dfn>Multiplication</dfn>.

<br><dt><code>/</code>
<dd><dfn>Division</dfn>.  Truncation is the same as the C operator <code>/</code>

<br><dt><code>%</code>
<dd><dfn>Remainder</dfn>.

<br><dt><code>&lt;</code>
<dt><code>&lt;&lt;</code>
<dd><dfn>Shift Left</dfn>.  Same as the C operator <code>&lt;&lt;</code>.

<br><dt><code>&gt;</code>
<dt><code>&gt;&gt;</code>
<dd><dfn>Shift Right</dfn>.  Same as the C operator <code>&gt;&gt;</code>. 
</dl>

<li>Intermediate precedence

<dl>
<dt><code>|</code>
<dd>
<dfn>Bitwise Inclusive Or</dfn>.

<br><dt><code>&amp;</code>
<dd><dfn>Bitwise And</dfn>.

<br><dt><code>^</code>
<dd><dfn>Bitwise Exclusive Or</dfn>.

<br><dt><code>!</code>
<dd><dfn>Bitwise Or Not</dfn>. 
</dl>

<li>Low Precedence

<dl>
<dt><code>+</code>
<dd><dfn>Addition</dfn>.  If either argument is absolute, the result has the section of
the other argument.  You may not add together arguments from different
sections.

<br><dt><code>-</code>
<dd><dfn>Subtraction</dfn>.  If the right argument is absolute, the
result has the section of the left argument. 
If both arguments are in the same section, the result is absolute. 
You may not subtract arguments from different sections.

<br><dt><code>==</code>
<dd><dfn>Is Equal To</dfn>
<br><dt><code>&lt;&gt;</code>
<dd><dfn>Is Not Equal To</dfn>
<br><dt><code>&lt;</code>
<dd><dfn>Is Less Than</dfn>
<dt><code>&gt;</code>
<dd><dfn>Is Greater Than</dfn>
<dt><code>&gt;=</code>
<dd><dfn>Is Greater Than Or Equal To</dfn>
<dt><code>&lt;=</code>
<dd><dfn>Is Less Than Or Equal To</dfn>

<p>The comparison operators can be used as infix operators.  A true results has a
value of -1 whereas a false result has a value of 0.   Note, these operators
perform signed comparisons. 
</dl>

</p><li>Lowest Precedence

<dl>
<dt><code>&amp;&amp;</code>
<dd><dfn>Logical And</dfn>.

<br><dt><code>||</code>
<dd><dfn>Logical Or</dfn>.

<p>These two logical operations can be used to combine the results of sub
expressions.  Note, unlike the comparison operators a true result returns a
value of 1 but a false results does still return 0.  Also note that the logical
or operator has a slightly lower precedence than logical and.

</dl>
</ol>

<p>In short, it's only meaningful to add or subtract the <em>offsets</em> in an
address; you can only have a defined section in one of the two arguments.

<p><hr>
Node:<a name="Pseudo%20Ops">Pseudo Ops</a>,
Next:<a rel=next href="#Machine%20Dependencies">Machine Dependencies</a>,
Previous:<a rel=previous href="#Expressions">Expressions</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Assembler Directives</h1>

<p>All assembler directives have names that begin with a period (<code>.</code>). 
The rest of the name is letters, usually in lower case.

<p>This chapter discusses directives that are available regardless of the
target machine configuration for the <small>GNU</small> assembler. 
Some machine configurations provide additional directives. 
See <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<ul>
<li><a href="#Abort">Abort</a>:                        <code>.abort</code>

<p>
</p><li><a href="#ABORT">ABORT</a>:                        <code>.ABORT</code>

<p>
</p><li><a href="#Align">Align</a>:                        <code>.align <var>abs-expr</var> , <var>abs-expr</var></code>
<li><a href="#Ascii">Ascii</a>:                        <code>.ascii "<var>string</var>"</code><small>...</small>
<li><a href="#Asciz">Asciz</a>:                        <code>.asciz "<var>string</var>"</code><small>...</small>
<li><a href="#Balign">Balign</a>:                       <code>.balign <var>abs-expr</var> , <var>abs-expr</var></code>
<li><a href="#Byte">Byte</a>:                         <code>.byte <var>expressions</var></code>
<li><a href="#Comm">Comm</a>:                         <code>.comm <var>symbol</var> , <var>length</var> </code>
<li><a href="#Data">Data</a>:                         <code>.data <var>subsection</var></code>

<p>
</p><li><a href="#Def">Def</a>:                          <code>.def <var>name</var></code>

<p>
</p><li><a href="#Desc">Desc</a>:                         <code>.desc <var>symbol</var>, <var>abs-expression</var></code>

<p>
</p><li><a href="#Dim">Dim</a>:                          <code>.dim</code>

<p>
</p><li><a href="#Double">Double</a>:                       <code>.double <var>flonums</var></code>
<li><a href="#Eject">Eject</a>:                        <code>.eject</code>
<li><a href="#Else">Else</a>:                         <code>.else</code>
<li><a href="#Elseif">Elseif</a>:                       <code>.elseif</code>
<li><a href="#End">End</a>: 				<code>.end</code>

<p>
</p><li><a href="#Endef">Endef</a>:                        <code>.endef</code>

<p>
</p><li><a href="#Endfunc">Endfunc</a>:                      <code>.endfunc</code>
<li><a href="#Endif">Endif</a>:                        <code>.endif</code>
<li><a href="#Equ">Equ</a>:                          <code>.equ <var>symbol</var>, <var>expression</var></code>
<li><a href="#Equiv">Equiv</a>:                        <code>.equiv <var>symbol</var>, <var>expression</var></code>
<li><a href="#Err">Err</a>: 				<code>.err</code>
<li><a href="#Exitm">Exitm</a>: 			<code>.exitm</code>
<li><a href="#Extern">Extern</a>:                       <code>.extern</code>
<li><a href="#Fail">Fail</a>: 			<code>.fail</code>

<p>
</p><li><a href="#File">File</a>:                         <code>.file <var>string</var></code>

<p>
</p><li><a href="#Fill">Fill</a>:                         <code>.fill <var>repeat</var> , <var>size</var> , <var>value</var></code>
<li><a href="#Float">Float</a>:                        <code>.float <var>flonums</var></code>
<li><a href="#Func">Func</a>:                         <code>.func</code>
<li><a href="#Global">Global</a>:                       <code>.global <var>symbol</var></code>, <code>.globl <var>symbol</var></code>

<p>
</p><li><a href="#Hidden">Hidden</a>:                       <code>.hidden <var>names</var></code>

<p>
</p><li><a href="#hword">hword</a>:                        <code>.hword <var>expressions</var></code>
<li><a href="#Ident">Ident</a>:                        <code>.ident</code>
<li><a href="#If">If</a>:                           <code>.if <var>absolute expression</var></code>
<li><a href="#Incbin">Incbin</a>:                       <code>.incbin "<var>file</var>"[,<var>skip</var>[,<var>count</var>]]</code>
<li><a href="#Include">Include</a>:                      <code>.include "<var>file</var>"</code>
<li><a href="#Int">Int</a>:                          <code>.int <var>expressions</var></code>

<p>
</p><li><a href="#Internal">Internal</a>:                     <code>.internal <var>names</var></code>

<p>
</p><li><a href="#Irp">Irp</a>: 				<code>.irp <var>symbol</var>,<var>values</var></code><small>...</small>
<li><a href="#Irpc">Irpc</a>: 			<code>.irpc <var>symbol</var>,<var>values</var></code><small>...</small>
<li><a href="#Lcomm">Lcomm</a>:                        <code>.lcomm <var>symbol</var> , <var>length</var></code>
<li><a href="#Lflags">Lflags</a>:                       <code>.lflags</code>

<p>
</p><li><a href="#Line">Line</a>:                         <code>.line <var>line-number</var></code>

<p>
</p><li><a href="#Ln">Ln</a>:                           <code>.ln <var>line-number</var></code>
<li><a href="#Linkonce">Linkonce</a>: 			<code>.linkonce [<var>type</var>]</code>
<li><a href="#List">List</a>:                         <code>.list</code>
<li><a href="#Long">Long</a>:                         <code>.long <var>expressions</var></code>

<p>
</p><li><a href="#Macro">Macro</a>: 			<code>.macro <var>name</var> <var>args</var></code><small>...</small>
<li><a href="#MRI">MRI</a>: 				<code>.mri <var>val</var></code>
<li><a href="#Nolist">Nolist</a>:                       <code>.nolist</code>
<li><a href="#Octa">Octa</a>:                         <code>.octa <var>bignums</var></code>
<li><a href="#Org">Org</a>:                          <code>.org <var>new-lc</var> , <var>fill</var></code>
<li><a href="#P2align">P2align</a>:                      <code>.p2align <var>abs-expr</var> , <var>abs-expr</var></code>

<p>
</p><li><a href="#PopSection">PopSection</a>:                   <code>.popsection</code>
<li><a href="#Previous">Previous</a>:                     <code>.previous</code>

<p>
</p><li><a href="#Print">Print</a>: 			<code>.print <var>string</var></code>

<p>
</p><li><a href="#Protected">Protected</a>:                    <code>.protected <var>names</var></code>

<p>
</p><li><a href="#Psize">Psize</a>:                        <code>.psize <var>lines</var>, <var>columns</var></code>
<li><a href="#Purgem">Purgem</a>: 			<code>.purgem <var>name</var></code>

<p>
</p><li><a href="#PushSection">PushSection</a>:                  <code>.pushsection <var>name</var></code>

<p>
</p><li><a href="#Quad">Quad</a>:                         <code>.quad <var>bignums</var></code>
<li><a href="#Rept">Rept</a>: 			<code>.rept <var>count</var></code>
<li><a href="#Sbttl">Sbttl</a>:                        <code>.sbttl "<var>subheading</var>"</code>

<p>
</p><li><a href="#Scl">Scl</a>:                          <code>.scl <var>class</var></code>
<li><a href="#Section">Section</a>:                      <code>.section <var>name</var>, <var>subsection</var></code>

<p>
</p><li><a href="#Set">Set</a>:                          <code>.set <var>symbol</var>, <var>expression</var></code>
<li><a href="#Short">Short</a>:                        <code>.short <var>expressions</var></code>
<li><a href="#Single">Single</a>:                       <code>.single <var>flonums</var></code>
<li><a href="#Size">Size</a>:                         <code>.size [<var>name</var> , <var>expression</var>]</code>
<li><a href="#Skip">Skip</a>:                         <code>.skip <var>size</var> , <var>fill</var></code>
<li><a href="#Sleb128">Sleb128</a>: 			<code>.sleb128 <var>expressions</var></code>
<li><a href="#Space">Space</a>:                        <code>.space <var>size</var> , <var>fill</var></code>

<p>
</p><li><a href="#Stab">Stab</a>:                         <code>.stabd, .stabn, .stabs</code>

<p>
</p><li><a href="#String">String</a>:                       <code>.string "<var>str</var>"</code>
<li><a href="#Struct">Struct</a>: 			<code>.struct <var>expression</var></code>

<p>
</p><li><a href="#SubSection">SubSection</a>:                   <code>.subsection</code>
<li><a href="#Symver">Symver</a>:                       <code>.symver <var>name</var>,<var>name2@nodename</var></code>

<p>
</p><li><a href="#Tag">Tag</a>:                          <code>.tag <var>structname</var></code>

<p>
</p><li><a href="#Text">Text</a>:                         <code>.text <var>subsection</var></code>
<li><a href="#Title">Title</a>:                        <code>.title "<var>heading</var>"</code>
<li><a href="#Type">Type</a>:                         <code>.type &lt;<var>int</var> | <var>name</var> , <var>type description</var>&gt;</code>
<li><a href="#Uleb128">Uleb128</a>:                      <code>.uleb128 <var>expressions</var></code>

<p>
</p><li><a href="#Val">Val</a>:                          <code>.val <var>addr</var></code>

<p>
</p><li><a href="#Version">Version</a>:                      <code>.version "<var>string</var>"</code>
<li><a href="#VTableEntry">VTableEntry</a>:                  <code>.vtable_entry <var>table</var>, <var>offset</var></code>
<li><a href="#VTableInherit">VTableInherit</a>:                <code>.vtable_inherit <var>child</var>, <var>parent</var></code>
<li><a href="#Weak">Weak</a>:                         <code>.weak <var>names</var></code>

<p>
</p><li><a href="#Word">Word</a>:                         <code>.word <var>expressions</var></code>
<li><a href="#Deprecated">Deprecated</a>:                   Deprecated Directives
</ul>

<p><hr>
Node:<a name="Abort">Abort</a>,
Next:<a rel=next href="#ABORT">ABORT</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.abort</code></h2>

<p>This directive stops the assembly immediately.  It is for
compatibility with other assemblers.  The original idea was that the
assembly language source would be piped into the assembler.  If the sender
of the source quit, it could use this directive tells <code>as</code> to
quit also.  One day <code>.abort</code> will not be supported.

<p><hr>
Node:<a name="ABORT">ABORT</a>,
Next:<a rel=next href="#Align">Align</a>,
Previous:<a rel=previous href="#Abort">Abort</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.ABORT</code></h2>

<p>When producing COFF output, <code>as</code> accepts this directive as a
synonym for <code>.abort</code>.

<p>When producing <code>b.out</code> output, <code>as</code> accepts this directive,
but ignores it.

<p><hr>
Node:<a name="Align">Align</a>,
Next:<a rel=next href="#Ascii">Ascii</a>,
Previous:<a rel=previous href="#ABORT">ABORT</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.align <var>abs-expr</var>, <var>abs-expr</var>, <var>abs-expr</var></code></h2>

<p>Pad the location counter (in the current subsection) to a particular storage
boundary.  The first expression (which must be absolute) is the alignment
required, as described below.

<p>The second expression (also absolute) gives the fill value to be stored in the
padding bytes.  It (and the comma) may be omitted.  If it is omitted, the
padding bytes are normally zero.  However, on some systems, if the section is
marked as containing code and the fill value is omitted, the space is filled
with no-op instructions.

<p>The third expression is also absolute, and is also optional.  If it is present,
it is the maximum number of bytes that should be skipped by this alignment
directive.  If doing the alignment would require skipping more bytes than the
specified maximum, then the alignment is not done at all.  You can omit the
fill value (the second argument) entirely by simply using two commas after the
required alignment; this can be useful if you want the alignment to be filled
with no-op instructions when appropriate.

<p>The way the required alignment is specified varies from system to system. 
For the a29k, hppa, m68k, m88k, w65, sparc, and Hitachi SH, and i386 using ELF
format,
the first expression is the
alignment request in bytes.  For example <code>.align 8</code> advances
the location counter until it is a multiple of 8.  If the location counter
is already a multiple of 8, no change is needed.

<p>For other systems, including the i386 using a.out format, and the arm and
strongarm, it is the
number of low-order zero bits the location counter must have after
advancement.  For example <code>.align 3</code> advances the location
counter until it a multiple of 8.  If the location counter is already a
multiple of 8, no change is needed.

<p>This inconsistency is due to the different behaviors of the various
native assemblers for these systems which GAS must emulate. 
GAS also provides <code>.balign</code> and <code>.p2align</code> directives,
described later, which have a consistent behavior across all
architectures (but are specific to GAS).

<p><hr>
Node:<a name="Ascii">Ascii</a>,
Next:<a rel=next href="#Asciz">Asciz</a>,
Previous:<a rel=previous href="#Align">Align</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.ascii "<var>string</var>"</code><small>...</small></h2>

<p><code>.ascii</code> expects zero or more string literals (see <a href="#Strings">Strings</a>)
separated by commas.  It assembles each string (with no automatic
trailing zero byte) into consecutive addresses.

<p><hr>
Node:<a name="Asciz">Asciz</a>,
Next:<a rel=next href="#Balign">Balign</a>,
Previous:<a rel=previous href="#Ascii">Ascii</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.asciz "<var>string</var>"</code><small>...</small></h2>

<p><code>.asciz</code> is just like <code>.ascii</code>, but each string is followed by
a zero byte.  The "z" in <code>.asciz</code> stands for "zero".

<p><hr>
Node:<a name="Balign">Balign</a>,
Next:<a rel=next href="#Byte">Byte</a>,
Previous:<a rel=previous href="#Asciz">Asciz</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.balign[wl] <var>abs-expr</var>, <var>abs-expr</var>, <var>abs-expr</var></code></h2>

<p>Pad the location counter (in the current subsection) to a particular
storage boundary.  The first expression (which must be absolute) is the
alignment request in bytes.  For example <code>.balign 8</code> advances
the location counter until it is a multiple of 8.  If the location counter
is already a multiple of 8, no change is needed.

<p>The second expression (also absolute) gives the fill value to be stored in the
padding bytes.  It (and the comma) may be omitted.  If it is omitted, the
padding bytes are normally zero.  However, on some systems, if the section is
marked as containing code and the fill value is omitted, the space is filled
with no-op instructions.

<p>The third expression is also absolute, and is also optional.  If it is present,
it is the maximum number of bytes that should be skipped by this alignment
directive.  If doing the alignment would require skipping more bytes than the
specified maximum, then the alignment is not done at all.  You can omit the
fill value (the second argument) entirely by simply using two commas after the
required alignment; this can be useful if you want the alignment to be filled
with no-op instructions when appropriate.

<p>The <code>.balignw</code> and <code>.balignl</code> directives are variants of the
<code>.balign</code> directive.  The <code>.balignw</code> directive treats the fill
pattern as a two byte word value.  The <code>.balignl</code> directives treats the
fill pattern as a four byte longword value.  For example, <code>.balignw
4,0x368d</code> will align to a multiple of 4.  If it skips two bytes, they will be
filled in with the value 0x368d (the exact placement of the bytes depends upon
the endianness of the processor).  If it skips 1 or 3 bytes, the fill value is
undefined.

<p><hr>
Node:<a name="Byte">Byte</a>,
Next:<a rel=next href="#Comm">Comm</a>,
Previous:<a rel=previous href="#Balign">Balign</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.byte <var>expressions</var></code></h2>

<p><code>.byte</code> expects zero or more expressions, separated by commas. 
Each expression is assembled into the next byte.

<p><hr>
Node:<a name="Comm">Comm</a>,
Next:<a rel=next href="#Data">Data</a>,
Previous:<a rel=previous href="#Byte">Byte</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.comm <var>symbol</var> , <var>length</var> </code></h2>

<p><code>.comm</code> declares a common symbol named <var>symbol</var>.  When linking, a
common symbol in one object file may be merged with a defined or common symbol
of the same name in another object file.  If <code>ld</code> does not see a
definition for the symbol-just one or more common symbols-then it will
allocate <var>length</var> bytes of uninitialized memory.  <var>length</var> must be an
absolute expression.  If <code>ld</code> sees multiple common symbols with
the same name, and they do not all have the same size, it will allocate space
using the largest size.

<p>When using ELF, the <code>.comm</code> directive takes an optional third argument. 
This is the desired alignment of the symbol, specified as a byte boundary (for
example, an alignment of 16 means that the least significant 4 bits of the
address should be zero).  The alignment must be an absolute expression, and it
must be a power of two.  If <code>ld</code> allocates uninitialized memory
for the common symbol, it will use the alignment when placing the symbol.  If
no alignment is specified, <code>as</code> will set the alignment to the
largest power of two less than or equal to the size of the symbol, up to a
maximum of 16.

<p>The syntax for <code>.comm</code> differs slightly on the HPPA.  The syntax is
<code><var>symbol</var> .comm, <var>length</var></code>; <var>symbol</var> is optional.

<p><hr>
Node:<a name="Data">Data</a>,
Next:<a rel=next href="#Def">Def</a>,
Previous:<a rel=previous href="#Comm">Comm</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.data <var>subsection</var></code></h2>

<p><code>.data</code> tells <code>as</code> to assemble the following statements onto the
end of the data subsection numbered <var>subsection</var> (which is an
absolute expression).  If <var>subsection</var> is omitted, it defaults
to zero.

<p><hr>
Node:<a name="Def">Def</a>,
Next:<a rel=next href="#Desc">Desc</a>,
Previous:<a rel=previous href="#Data">Data</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.def <var>name</var></code></h2>

<p>Begin defining debugging information for a symbol <var>name</var>; the
definition extends until the <code>.endef</code> directive is encountered.

<p>This directive is only observed when <code>as</code> is configured for COFF
format output; when producing <code>b.out</code>, <code>.def</code> is recognized,
but ignored.

<p><hr>
Node:<a name="Desc">Desc</a>,
Next:<a rel=next href="#Dim">Dim</a>,
Previous:<a rel=previous href="#Def">Def</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.desc <var>symbol</var>, <var>abs-expression</var></code></h2>

<p>This directive sets the descriptor of the symbol (see <a href="#Symbol%20Attributes">Symbol Attributes</a>)
to the low 16 bits of an absolute expression.

<p>The <code>.desc</code> directive is not available when <code>as</code> is
configured for COFF output; it is only for <code>a.out</code> or <code>b.out</code>
object format.  For the sake of compatibility, <code>as</code> accepts
it, but produces no output, when configured for COFF.

<p><hr>
Node:<a name="Dim">Dim</a>,
Next:<a rel=next href="#Double">Double</a>,
Previous:<a rel=previous href="#Desc">Desc</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.dim</code></h2>

<p>This directive is generated by compilers to include auxiliary debugging
information in the symbol table.  It is only permitted inside
<code>.def</code>/<code>.endef</code> pairs.

<p><code>.dim</code> is only meaningful when generating COFF format output; when
<code>as</code> is generating <code>b.out</code>, it accepts this directive but
ignores it.

<p><hr>
Node:<a name="Double">Double</a>,
Next:<a rel=next href="#Eject">Eject</a>,
Previous:<a rel=previous href="#Dim">Dim</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.double <var>flonums</var></code></h2>

<p><code>.double</code> expects zero or more flonums, separated by commas.  It
assembles floating point numbers. 
The exact kind of floating point numbers emitted depends on how
<code>as</code> is configured.  See <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<p><hr>
Node:<a name="Eject">Eject</a>,
Next:<a rel=next href="#Else">Else</a>,
Previous:<a rel=previous href="#Double">Double</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.eject</code></h2>

<p>Force a page break at this point, when generating assembly listings.

<p><hr>
Node:<a name="Else">Else</a>,
Next:<a rel=next href="#Elseif">Elseif</a>,
Previous:<a rel=previous href="#Eject">Eject</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.else</code></h2>

<p><code>.else</code> is part of the <code>as</code> support for conditional
assembly; see <a href="#If"><code>.if</code></a>.  It marks the beginning of a section
of code to be assembled if the condition for the preceding <code>.if</code>
was false.

<p><hr>
Node:<a name="Elseif">Elseif</a>,
Next:<a rel=next href="#End">End</a>,
Previous:<a rel=previous href="#Else">Else</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.elseif</code></h2>

<p><code>.elseif</code> is part of the <code>as</code> support for conditional
assembly; see <a href="#If"><code>.if</code></a>.  It is shorthand for beginning a new
<code>.if</code> block that would otherwise fill the entire <code>.else</code> section.

<p><hr>
Node:<a name="End">End</a>,
Next:<a rel=next href="#Endef">Endef</a>,
Previous:<a rel=previous href="#Elseif">Elseif</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.end</code></h2>

<p><code>.end</code> marks the end of the assembly file.  <code>as</code> does not
process anything in the file past the <code>.end</code> directive.

<p><hr>
Node:<a name="Endef">Endef</a>,
Next:<a rel=next href="#Endfunc">Endfunc</a>,
Previous:<a rel=previous href="#End">End</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.endef</code></h2>

<p>This directive flags the end of a symbol definition begun with
<code>.def</code>.

<p><code>.endef</code> is only meaningful when generating COFF format output; if
<code>as</code> is configured to generate <code>b.out</code>, it accepts this
directive but ignores it.

<p><hr>
Node:<a name="Endfunc">Endfunc</a>,
Next:<a rel=next href="#Endif">Endif</a>,
Previous:<a rel=previous href="#Endef">Endef</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.endfunc</code></h2>

<p><code>.endfunc</code> marks the end of a function specified with <code>.func</code>.

<p><hr>
Node:<a name="Endif">Endif</a>,
Next:<a rel=next href="#Equ">Equ</a>,
Previous:<a rel=previous href="#Endfunc">Endfunc</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.endif</code></h2>

<p><code>.endif</code> is part of the <code>as</code> support for conditional assembly;
it marks the end of a block of code that is only assembled
conditionally.  See <a href="#If"><code>.if</code></a>.

<p><hr>
Node:<a name="Equ">Equ</a>,
Next:<a rel=next href="#Equiv">Equiv</a>,
Previous:<a rel=previous href="#Endif">Endif</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.equ <var>symbol</var>, <var>expression</var></code></h2>

<p>This directive sets the value of <var>symbol</var> to <var>expression</var>. 
It is synonymous with <code>.set</code>; see <a href="#Set"><code>.set</code></a>.

<p>The syntax for <code>equ</code> on the HPPA is
<code><var>symbol</var> .equ <var>expression</var></code>.

<p><hr>
Node:<a name="Equiv">Equiv</a>,
Next:<a rel=next href="#Err">Err</a>,
Previous:<a rel=previous href="#Equ">Equ</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.equiv <var>symbol</var>, <var>expression</var></code></h2>

<p>The <code>.equiv</code> directive is like <code>.equ</code> and <code>.set</code>, except that
the assembler will signal an error if <var>symbol</var> is already defined.

<p>Except for the contents of the error message, this is roughly equivalent to
<pre>.ifdef SYM
.err
.endif
.equ SYM,VAL
</pre>

<p><hr>
Node:<a name="Err">Err</a>,
Next:<a rel=next href="#Exitm">Exitm</a>,
Previous:<a rel=previous href="#Equiv">Equiv</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.err</code></h2>

<p>If <code>as</code> assembles a <code>.err</code> directive, it will print an error
message and, unless the <code>-Z</code> option was used, it will not generate an
object file.  This can be used to signal error an conditionally compiled code.

<p><hr>
Node:<a name="Exitm">Exitm</a>,
Next:<a rel=next href="#Extern">Extern</a>,
Previous:<a rel=previous href="#Err">Err</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.exitm</code></h2>

<p>Exit early from the current macro definition.  See <a href="#Macro">Macro</a>.

<p><hr>
Node:<a name="Extern">Extern</a>,
Next:<a rel=next href="#Fail">Fail</a>,
Previous:<a rel=previous href="#Exitm">Exitm</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.extern</code></h2>

<p><code>.extern</code> is accepted in the source program--for compatibility
with other assemblers--but it is ignored.  <code>as</code> treats
all undefined symbols as external.

<p><hr>
Node:<a name="Fail">Fail</a>,
Next:<a rel=next href="#File">File</a>,
Previous:<a rel=previous href="#Extern">Extern</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.fail <var>expression</var></code></h2>

<p>Generates an error or a warning.  If the value of the <var>expression</var> is 500
or more, <code>as</code> will print a warning message.  If the value is less
than 500, <code>as</code> will print an error message.  The message will
include the value of <var>expression</var>.  This can occasionally be useful inside
complex nested macros or conditional assembly.

<p><hr>
Node:<a name="File">File</a>,
Next:<a rel=next href="#Fill">Fill</a>,
Previous:<a rel=previous href="#Fail">Fail</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.file <var>string</var></code></h2>

<p><code>.file</code> tells <code>as</code> that we are about to start a new logical
file.  <var>string</var> is the new file name.  In general, the filename is
recognized whether or not it is surrounded by quotes <code>"</code>; but if you wish
to specify an empty file name, you must give the quotes-<code>""</code>.  This
statement may go away in future: it is only recognized to be compatible with
old <code>as</code> programs. 
In some configurations of <code>as</code>, <code>.file</code> has already been
removed to avoid conflicts with other assemblers.  See <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<p><hr>
Node:<a name="Fill">Fill</a>,
Next:<a rel=next href="#Float">Float</a>,
Previous:<a rel=previous href="#File">File</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.fill <var>repeat</var> , <var>size</var> , <var>value</var></code></h2>

<p><var>repeat</var>, <var>size</var> and <var>value</var> are absolute expressions. 
This emits <var>repeat</var> copies of <var>size</var> bytes.  <var>Repeat</var>
may be zero or more.  <var>Size</var> may be zero or more, but if it is
more than 8, then it is deemed to have the value 8, compatible with
other people's assemblers.  The contents of each <var>repeat</var> bytes
is taken from an 8-byte number.  The highest order 4 bytes are
zero.  The lowest order 4 bytes are <var>value</var> rendered in the
byte-order of an integer on the computer <code>as</code> is assembling for. 
Each <var>size</var> bytes in a repetition is taken from the lowest order
<var>size</var> bytes of this number.  Again, this bizarre behavior is
compatible with other people's assemblers.

<p><var>size</var> and <var>value</var> are optional. 
If the second comma and <var>value</var> are absent, <var>value</var> is
assumed zero.  If the first comma and following tokens are absent,
<var>size</var> is assumed to be 1.

<p><hr>
Node:<a name="Float">Float</a>,
Next:<a rel=next href="#Func">Func</a>,
Previous:<a rel=previous href="#Fill">Fill</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.float <var>flonums</var></code></h2>

<p>This directive assembles zero or more flonums, separated by commas.  It
has the same effect as <code>.single</code>. 
The exact kind of floating point numbers emitted depends on how
<code>as</code> is configured. 
See <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<p><hr>
Node:<a name="Func">Func</a>,
Next:<a rel=next href="#Global">Global</a>,
Previous:<a rel=previous href="#Float">Float</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.func <var>name</var>[,<var>label</var>]</code></h2>

<p><code>.func</code> emits debugging information to denote function <var>name</var>, and
is ignored unless the file is assembled with debugging enabled. 
Only <code>--gstabs</code> is currently supported. 
<var>label</var> is the entry point of the function and if omitted <var>name</var>
prepended with the <code>leading char</code> is used. 
<code>leading char</code> is usually <code>_</code> or nothing, depending on the target. 
All functions are currently defined to have <code>void</code> return type. 
The function must be terminated with <code>.endfunc</code>.

<p><hr>
Node:<a name="Global">Global</a>,
Next:<a rel=next href="#Hidden">Hidden</a>,
Previous:<a rel=previous href="#Func">Func</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.global <var>symbol</var></code>, <code>.globl <var>symbol</var></code></h2>

<p><code>.global</code> makes the symbol visible to <code>ld</code>.  If you define
<var>symbol</var> in your partial program, its value is made available to
other partial programs that are linked with it.  Otherwise,
<var>symbol</var> takes its attributes from a symbol of the same name
from another file linked into the same program.

<p>Both spellings (<code>.globl</code> and <code>.global</code>) are accepted, for
compatibility with other assemblers.

<p>On the HPPA, <code>.global</code> is not always enough to make it accessible to other
partial programs.  You may need the HPPA-only <code>.EXPORT</code> directive as well. 
See <a href="#HPPA%20Directives">HPPA Assembler Directives</a>.

<p><hr>
Node:<a name="Hidden">Hidden</a>,
Next:<a rel=next href="#hword">hword</a>,
Previous:<a rel=previous href="#Global">Global</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.hidden <var>names</var></code></h2>

<p>This one of the ELF visibility directives.  The other two are
<code>.internal</code> (see <a href="#Internal"><code>.internal</code></a>) and
<code>.protected</code> (see <a href="#Protected"><code>.protected</code></a>).

<p>This directive overrides the named symbols default visibility (which is set by
their binding: local, global or weak).  The directive sets the visibility to
<code>hidden</code> which means that the symbols are not visible to other components. 
Such symbols are always considered to be <code>protected</code> as well.

<p><hr>
Node:<a name="hword">hword</a>,
Next:<a rel=next href="#Ident">Ident</a>,
Previous:<a rel=previous href="#Hidden">Hidden</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.hword <var>expressions</var></code></h2>

<p>This expects zero or more <var>expressions</var>, and emits
a 16 bit number for each.

<p>This directive is a synonym for <code>.short</code>; depending on the target
architecture, it may also be a synonym for <code>.word</code>.

<p><hr>
Node:<a name="Ident">Ident</a>,
Next:<a rel=next href="#If">If</a>,
Previous:<a rel=previous href="#hword">hword</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.ident</code></h2>

<p>This directive is used by some assemblers to place tags in object files. 
<code>as</code> simply accepts the directive for source-file
compatibility with such assemblers, but does not actually emit anything
for it.

<p><hr>
Node:<a name="If">If</a>,
Next:<a rel=next href="#Incbin">Incbin</a>,
Previous:<a rel=previous href="#Ident">Ident</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.if <var>absolute expression</var></code></h2>

<p><code>.if</code> marks the beginning of a section of code which is only
considered part of the source program being assembled if the argument
(which must be an <var>absolute expression</var>) is non-zero.  The end of
the conditional section of code must be marked by <code>.endif</code>
(see <a href="#Endif"><code>.endif</code></a>); optionally, you may include code for the
alternative condition, flagged by <code>.else</code> (see <a href="#Else"><code>.else</code></a>). 
If you have several conditions to check, <code>.elseif</code> may be used to avoid
nesting blocks if/else within each subsequent <code>.else</code> block.

<p>The following variants of <code>.if</code> are also supported:
<dl>
<dt><code>.ifdef <var>symbol</var></code>
<dd>Assembles the following section of code if the specified <var>symbol</var>
has been defined.

<br><dt><code>.ifc <var>string1</var>,<var>string2</var></code>
<dd>Assembles the following section of code if the two strings are the same.  The
strings may be optionally quoted with single quotes.  If they are not quoted,
the first string stops at the first comma, and the second string stops at the
end of the line.  Strings which contain whitespace should be quoted.  The
string comparison is case sensitive.

<br><dt><code>.ifeq <var>absolute expression</var></code>
<dd>Assembles the following section of code if the argument is zero.

<br><dt><code>.ifeqs <var>string1</var>,<var>string2</var></code>
<dd>Another form of <code>.ifc</code>.  The strings must be quoted using double quotes.

<br><dt><code>.ifge <var>absolute expression</var></code>
<dd>Assembles the following section of code if the argument is greater than or
equal to zero.

<br><dt><code>.ifgt <var>absolute expression</var></code>
<dd>Assembles the following section of code if the argument is greater than zero.

<br><dt><code>.ifle <var>absolute expression</var></code>
<dd>Assembles the following section of code if the argument is less than or equal
to zero.

<br><dt><code>.iflt <var>absolute expression</var></code>
<dd>Assembles the following section of code if the argument is less than zero.

<br><dt><code>.ifnc <var>string1</var>,<var>string2</var>.</code>
<dd>Like <code>.ifc</code>, but the sense of the test is reversed: this assembles the
following section of code if the two strings are not the same.

<br><dt><code>.ifndef <var>symbol</var></code>
<dt><code>.ifnotdef <var>symbol</var></code>
<dd>Assembles the following section of code if the specified <var>symbol</var>
has not been defined.  Both spelling variants are equivalent.

<br><dt><code>.ifne <var>absolute expression</var></code>
<dd>Assembles the following section of code if the argument is not equal to zero
(in other words, this is equivalent to <code>.if</code>).

<br><dt><code>.ifnes <var>string1</var>,<var>string2</var></code>
<dd>Like <code>.ifeqs</code>, but the sense of the test is reversed: this assembles the
following section of code if the two strings are not the same. 
</dl>

<p><hr>
Node:<a name="Incbin">Incbin</a>,
Next:<a rel=next href="#Include">Include</a>,
Previous:<a rel=previous href="#If">If</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.incbin "<var>file</var>"[,<var>skip</var>[,<var>count</var>]]</code></h2>

<p>The <code>incbin</code> directive includes <var>file</var> verbatim at the current
location. You can control the search paths used with the <code>-I</code> command-line
option (see <a href="#Invoking">Command-Line Options</a>).  Quotation marks are required
around <var>file</var>.

<p>The <var>skip</var> argument skips a number of bytes from the start of the
<var>file</var>.  The <var>count</var> argument indicates the maximum number of bytes to
read.  Note that the data is not aligned in any way, so it is the user's
responsibility to make sure that proper alignment is provided both before and
after the <code>incbin</code> directive.

<p><hr>
Node:<a name="Include">Include</a>,
Next:<a rel=next href="#Int">Int</a>,
Previous:<a rel=previous href="#Incbin">Incbin</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.include "<var>file</var>"</code></h2>

<p>This directive provides a way to include supporting files at specified
points in your source program.  The code from <var>file</var> is assembled as
if it followed the point of the <code>.include</code>; when the end of the
included file is reached, assembly of the original file continues.  You
can control the search paths used with the <code>-I</code> command-line option
(see <a href="#Invoking">Command-Line Options</a>).  Quotation marks are required
around <var>file</var>.

<p><hr>
Node:<a name="Int">Int</a>,
Next:<a rel=next href="#Internal">Internal</a>,
Previous:<a rel=previous href="#Include">Include</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.int <var>expressions</var></code></h2>

<p>Expect zero or more <var>expressions</var>, of any section, separated by commas. 
For each expression, emit a number that, at run time, is the value of that
expression.  The byte order and bit size of the number depends on what kind
of target the assembly is for.

<p><hr>
Node:<a name="Internal">Internal</a>,
Next:<a rel=next href="#Irp">Irp</a>,
Previous:<a rel=previous href="#Int">Int</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.internal <var>names</var></code></h2>

<p>This one of the ELF visibility directives.  The other two are
<code>.hidden</code> (see <a href="#Hidden"><code>.hidden</code></a>) and
<code>.protected</code> (see <a href="#Protected"><code>.protected</code></a>).

<p>This directive overrides the named symbols default visibility (which is set by
their binding: local, global or weak).  The directive sets the visibility to
<code>internal</code> which means that the symbols are considered to be <code>hidden</code>
(ie not visible to other components), and that some extra, processor specific
processing must also be performed upon the  symbols as well.

<p><hr>
Node:<a name="Irp">Irp</a>,
Next:<a rel=next href="#Irpc">Irpc</a>,
Previous:<a rel=previous href="#Internal">Internal</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.irp <var>symbol</var>,<var>values</var></code><small>...</small></h2>

<p>Evaluate a sequence of statements assigning different values to <var>symbol</var>. 
The sequence of statements starts at the <code>.irp</code> directive, and is
terminated by an <code>.endr</code> directive.  For each <var>value</var>, <var>symbol</var> is
set to <var>value</var>, and the sequence of statements is assembled.  If no
<var>value</var> is listed, the sequence of statements is assembled once, with
<var>symbol</var> set to the null string.  To refer to <var>symbol</var> within the
sequence of statements, use <var>\symbol</var>.

<p>For example, assembling

<pre>        .irp    param,1,2,3
        move    d\param,sp@-
        .endr
</pre>

<p>is equivalent to assembling

<pre>        move    d1,sp@-
        move    d2,sp@-
        move    d3,sp@-
</pre>

<p><hr>
Node:<a name="Irpc">Irpc</a>,
Next:<a rel=next href="#Lcomm">Lcomm</a>,
Previous:<a rel=previous href="#Irp">Irp</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.irpc <var>symbol</var>,<var>values</var></code><small>...</small></h2>

<p>Evaluate a sequence of statements assigning different values to <var>symbol</var>. 
The sequence of statements starts at the <code>.irpc</code> directive, and is
terminated by an <code>.endr</code> directive.  For each character in <var>value</var>,
<var>symbol</var> is set to the character, and the sequence of statements is
assembled.  If no <var>value</var> is listed, the sequence of statements is
assembled once, with <var>symbol</var> set to the null string.  To refer to
<var>symbol</var> within the sequence of statements, use <var>\symbol</var>.

<p>For example, assembling

<pre>        .irpc    param,123
        move    d\param,sp@-
        .endr
</pre>

<p>is equivalent to assembling

<pre>        move    d1,sp@-
        move    d2,sp@-
        move    d3,sp@-
</pre>

<p><hr>
Node:<a name="Lcomm">Lcomm</a>,
Next:<a rel=next href="#Lflags">Lflags</a>,
Previous:<a rel=previous href="#Irpc">Irpc</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.lcomm <var>symbol</var> , <var>length</var></code></h2>

<p>Reserve <var>length</var> (an absolute expression) bytes for a local common
denoted by <var>symbol</var>.  The section and value of <var>symbol</var> are
those of the new local common.  The addresses are allocated in the bss
section, so that at run-time the bytes start off zeroed.  <var>Symbol</var>
is not declared global (see <a href="#Global"><code>.global</code></a>), so is normally
not visible to <code>ld</code>.

<p>Some targets permit a third argument to be used with <code>.lcomm</code>.  This
argument specifies the desired alignment of the symbol in the bss section.

<p>The syntax for <code>.lcomm</code> differs slightly on the HPPA.  The syntax is
<code><var>symbol</var> .lcomm, <var>length</var></code>; <var>symbol</var> is optional.

<p><hr>
Node:<a name="Lflags">Lflags</a>,
Next:<a rel=next href="#Line">Line</a>,
Previous:<a rel=previous href="#Lcomm">Lcomm</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.lflags</code></h2>

<p><code>as</code> accepts this directive, for compatibility with other
assemblers, but ignores it.

<p><hr>
Node:<a name="Line">Line</a>,
Next:<a rel=next href="#Ln">Ln</a>,
Previous:<a rel=previous href="#Lflags">Lflags</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.line <var>line-number</var></code></h2>

<p>Change the logical line number.  <var>line-number</var> must be an absolute
expression.  The next line has that logical line number.  Therefore any other
statements on the current line (after a statement separator character) are
reported as on logical line number <var>line-number</var> - 1.  One day
<code>as</code> will no longer support this directive: it is recognized only
for compatibility with existing assembler programs.

<p><em>Warning:</em> In the AMD29K configuration of as, this command is
not available; use the synonym <code>.ln</code> in that context.

<p>Even though this is a directive associated with the <code>a.out</code> or
<code>b.out</code> object-code formats, <code>as</code> still recognizes it
when producing COFF output, and treats <code>.line</code> as though it
were the COFF <code>.ln</code> <em>if</em> it is found outside a
<code>.def</code>/<code>.endef</code> pair.

<p>Inside a <code>.def</code>, <code>.line</code> is, instead, one of the directives
used by compilers to generate auxiliary symbol information for
debugging.

<p><hr>
Node:<a name="Linkonce">Linkonce</a>,
Next:<a rel=next href="#List">List</a>,
Previous:<a rel=previous href="#Ln">Ln</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.linkonce [<var>type</var>]</code></h2>

<p>Mark the current section so that the linker only includes a single copy of it. 
This may be used to include the same section in several different object files,
but ensure that the linker will only include it once in the final output file. 
The <code>.linkonce</code> pseudo-op must be used for each instance of the section. 
Duplicate sections are detected based on the section name, so it should be
unique.

<p>This directive is only supported by a few object file formats; as of this
writing, the only object file format which supports it is the Portable
Executable format used on Windows NT.

<p>The <var>type</var> argument is optional.  If specified, it must be one of the
following strings.  For example:
<pre>.linkonce same_size
</pre>
Not all types may be supported on all object file formats.

<dl>
<dt><code>discard</code>
<dd>Silently discard duplicate sections.  This is the default.

<br><dt><code>one_only</code>
<dd>Warn if there are duplicate sections, but still keep only one copy.

<br><dt><code>same_size</code>
<dd>Warn if any of the duplicates have different sizes.

<br><dt><code>same_contents</code>
<dd>Warn if any of the duplicates do not have exactly the same contents. 
</dl>

<p><hr>
Node:<a name="Ln">Ln</a>,
Next:<a rel=next href="#Linkonce">Linkonce</a>,
Previous:<a rel=previous href="#Line">Line</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.ln <var>line-number</var></code></h2>

<p><code>.ln</code> is a synonym for <code>.line</code>.

<p><hr>
Node:<a name="MRI">MRI</a>,
Next:<a rel=next href="#Nolist">Nolist</a>,
Previous:<a rel=previous href="#Macro">Macro</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.mri <var>val</var></code></h2>

<p>If <var>val</var> is non-zero, this tells <code>as</code> to enter MRI mode.  If
<var>val</var> is zero, this tells <code>as</code> to exit MRI mode.  This change
affects code assembled until the next <code>.mri</code> directive, or until the end
of the file.  See <a href="#M">MRI mode</a>.

<p><hr>
Node:<a name="List">List</a>,
Next:<a rel=next href="#Long">Long</a>,
Previous:<a rel=previous href="#Linkonce">Linkonce</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.list</code></h2>

<p>Control (in conjunction with the <code>.nolist</code> directive) whether or
not assembly listings are generated.  These two directives maintain an
internal counter (which is zero initially).   <code>.list</code> increments the
counter, and <code>.nolist</code> decrements it.  Assembly listings are
generated whenever the counter is greater than zero.

<p>By default, listings are disabled.  When you enable them (with the
<code>-a</code> command line option; see <a href="#Invoking">Command-Line Options</a>),
the initial value of the listing counter is one.

<p><hr>
Node:<a name="Long">Long</a>,
Next:<a rel=next href="#Macro">Macro</a>,
Previous:<a rel=previous href="#List">List</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.long <var>expressions</var></code></h2>

<p><code>.long</code> is the same as <code>.int</code>, see <a href="#Int"><code>.int</code></a>.

<p><hr>
Node:<a name="Macro">Macro</a>,
Next:<a rel=next href="#MRI">MRI</a>,
Previous:<a rel=previous href="#Long">Long</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.macro</code></h2>

<p>The commands <code>.macro</code> and <code>.endm</code> allow you to define macros that
generate assembly output.  For example, this definition specifies a macro
<code>sum</code> that puts a sequence of numbers into memory:

<pre>        .macro  sum from=0, to=5
        .long   \from
        .if     \to-\from
        sum     "(\from+1)",\to
        .endif
        .endm
</pre>

<p>With that definition, <code>SUM 0,5</code> is equivalent to this assembly input:

<pre>        .long   0
        .long   1
        .long   2
        .long   3
        .long   4
        .long   5
</pre>

<dl>
<dt><code>.macro <var>macname</var></code>
<dt><code>.macro <var>macname</var> <var>macargs</var> <small>...</small></code>
<dd>Begin the definition of a macro called <var>macname</var>.  If your macro
definition requires arguments, specify their names after the macro name,
separated by commas or spaces.  You can supply a default value for any
macro argument by following the name with <code>=<var>deflt</var></code>.  For
example, these are all valid <code>.macro</code> statements:

<dl>
<dt><code>.macro comm</code>
<dd>Begin the definition of a macro called <code>comm</code>, which takes no
arguments.

<br><dt><code>.macro plus1 p, p1</code>
<dt><code>.macro plus1 p p1</code>
<dd>Either statement begins the definition of a macro called <code>plus1</code>,
which takes two arguments; within the macro definition, write
<code>\p</code> or <code>\p1</code> to evaluate the arguments.

<br><dt><code>.macro reserve_str p1=0 p2</code>
<dd>Begin the definition of a macro called <code>reserve_str</code>, with two
arguments.  The first argument has a default value, but not the second. 
After the definition is complete, you can call the macro either as
<code>reserve_str <var>a</var>,<var>b</var></code> (with <code>\p1</code> evaluating to
<var>a</var> and <code>\p2</code> evaluating to <var>b</var>), or as <code>reserve_str
,<var>b</var></code> (with <code>\p1</code> evaluating as the default, in this case
<code>0</code>, and <code>\p2</code> evaluating to <var>b</var>). 
</dl>

<p>When you call a macro, you can specify the argument values either by
position, or by keyword.  For example, <code>sum 9,17</code> is equivalent to
<code>sum to=17, from=9</code>.

<br><dt><code>.endm</code>
<dd>Mark the end of a macro definition.

<br><dt><code>.exitm</code>
<dd>Exit early from the current macro definition.

<br><dt><code>\@</code>
<dd><code>as</code> maintains a counter of how many macros it has
executed in this pseudo-variable; you can copy that number to your
output with <code>\@</code>, but <em>only within a macro definition</em>.

</dl>

<p><hr>
Node:<a name="Nolist">Nolist</a>,
Next:<a rel=next href="#Octa">Octa</a>,
Previous:<a rel=previous href="#MRI">MRI</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.nolist</code></h2>

<p>Control (in conjunction with the <code>.list</code> directive) whether or
not assembly listings are generated.  These two directives maintain an
internal counter (which is zero initially).   <code>.list</code> increments the
counter, and <code>.nolist</code> decrements it.  Assembly listings are
generated whenever the counter is greater than zero.

<p><hr>
Node:<a name="Octa">Octa</a>,
Next:<a rel=next href="#Org">Org</a>,
Previous:<a rel=previous href="#Nolist">Nolist</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.octa <var>bignums</var></code></h2>

<p>This directive expects zero or more bignums, separated by commas.  For each
bignum, it emits a 16-byte integer.

<p>The term "octa" comes from contexts in which a "word" is two bytes;
hence <em>octa</em>-word for 16 bytes.

<p><hr>
Node:<a name="Org">Org</a>,
Next:<a rel=next href="#P2align">P2align</a>,
Previous:<a rel=previous href="#Octa">Octa</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.org <var>new-lc</var> , <var>fill</var></code></h2>

<p>Advance the location counter of the current section to
<var>new-lc</var>.  <var>new-lc</var> is either an absolute expression or an
expression with the same section as the current subsection.  That is,
you can't use <code>.org</code> to cross sections: if <var>new-lc</var> has the
wrong section, the <code>.org</code> directive is ignored.  To be compatible
with former assemblers, if the section of <var>new-lc</var> is absolute,
<code>as</code> issues a warning, then pretends the section of <var>new-lc</var>
is the same as the current subsection.

<p><code>.org</code> may only increase the location counter, or leave it
unchanged; you cannot use <code>.org</code> to move the location counter
backwards.

<p>Because <code>as</code> tries to assemble programs in one pass, <var>new-lc</var>
may not be undefined.  If you really detest this restriction we eagerly await
a chance to share your improved assembler.

<p>Beware that the origin is relative to the start of the section, not
to the start of the subsection.  This is compatible with other
people's assemblers.

<p>When the location counter (of the current subsection) is advanced, the
intervening bytes are filled with <var>fill</var> which should be an
absolute expression.  If the comma and <var>fill</var> are omitted,
<var>fill</var> defaults to zero.

<p><hr>
Node:<a name="P2align">P2align</a>,
Next:<a rel=next href="#PopSection">PopSection</a>,
Previous:<a rel=previous href="#Org">Org</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.p2align[wl] <var>abs-expr</var>, <var>abs-expr</var>, <var>abs-expr</var></code></h2>

<p>Pad the location counter (in the current subsection) to a particular
storage boundary.  The first expression (which must be absolute) is the
number of low-order zero bits the location counter must have after
advancement.  For example <code>.p2align 3</code> advances the location
counter until it a multiple of 8.  If the location counter is already a
multiple of 8, no change is needed.

<p>The second expression (also absolute) gives the fill value to be stored in the
padding bytes.  It (and the comma) may be omitted.  If it is omitted, the
padding bytes are normally zero.  However, on some systems, if the section is
marked as containing code and the fill value is omitted, the space is filled
with no-op instructions.

<p>The third expression is also absolute, and is also optional.  If it is present,
it is the maximum number of bytes that should be skipped by this alignment
directive.  If doing the alignment would require skipping more bytes than the
specified maximum, then the alignment is not done at all.  You can omit the
fill value (the second argument) entirely by simply using two commas after the
required alignment; this can be useful if you want the alignment to be filled
with no-op instructions when appropriate.

<p>The <code>.p2alignw</code> and <code>.p2alignl</code> directives are variants of the
<code>.p2align</code> directive.  The <code>.p2alignw</code> directive treats the fill
pattern as a two byte word value.  The <code>.p2alignl</code> directives treats the
fill pattern as a four byte longword value.  For example, <code>.p2alignw
2,0x368d</code> will align to a multiple of 4.  If it skips two bytes, they will be
filled in with the value 0x368d (the exact placement of the bytes depends upon
the endianness of the processor).  If it skips 1 or 3 bytes, the fill value is
undefined.

<p><hr>
Node:<a name="Previous">Previous</a>,
Next:<a rel=next href="#Print">Print</a>,
Previous:<a rel=previous href="#PopSection">PopSection</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.previous</code></h2>

<p>This is one of the ELF section stack manipulation directives.  The others are
<code>.section</code> (see <a href="#Section">Section</a>), <code>.subsection</code> (see <a href="#SubSection">SubSection</a>),
<code>.pushsection</code> (see <a href="#PushSection">PushSection</a>), and <code>.popsection</code>
(see <a href="#PopSection">PopSection</a>).

<p>This directive swaps the current section (and subsection) with most recently
referenced section (and subsection) prior to this one.  Multiple
<code>.previous</code> directives in a row will flip between two sections (and their
subsections).

<p>In terms of the section stack, this directive swaps the current section with
the top section on the section stack.

<p><hr>
Node:<a name="PopSection">PopSection</a>,
Next:<a rel=next href="#Previous">Previous</a>,
Previous:<a rel=previous href="#P2align">P2align</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.popsection</code></h2>

<p>This is one of the ELF section stack manipulation directives.  The others are
<code>.section</code> (see <a href="#Section">Section</a>), <code>.subsection</code> (see <a href="#SubSection">SubSection</a>),
<code>.pushsection</code> (see <a href="#PushSection">PushSection</a>), and <code>.previous</code>
(see <a href="#Previous">Previous</a>).

<p>This directive replaces the current section (and subsection) with the top
section (and subsection) on the section stack.  This section is popped off the
stack.

<p><hr>
Node:<a name="Print">Print</a>,
Next:<a rel=next href="#Protected">Protected</a>,
Previous:<a rel=previous href="#Previous">Previous</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.print <var>string</var></code></h2>

<p><code>as</code> will print <var>string</var> on the standard output during
assembly.  You must put <var>string</var> in double quotes.

<p><hr>
Node:<a name="Protected">Protected</a>,
Next:<a rel=next href="#Psize">Psize</a>,
Previous:<a rel=previous href="#Print">Print</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.protected <var>names</var></code></h2>

<p>This one of the ELF visibility directives.  The other two are
<code>.hidden</code> (see <a href="#Hidden">Hidden</a>) and <code>.internal</code> (see <a href="#Internal">Internal</a>).

<p>This directive overrides the named symbols default visibility (which is set by
their binding: local, global or weak).  The directive sets the visibility to
<code>protected</code> which means that any references to the symbols from within the
components that defines them must be resolved to the definition in that
component, even if a definition in another component would normally preempt
this.

<p><hr>
Node:<a name="Psize">Psize</a>,
Next:<a rel=next href="#Purgem">Purgem</a>,
Previous:<a rel=previous href="#Protected">Protected</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.psize <var>lines</var> , <var>columns</var></code></h2>

<p>Use this directive to declare the number of lines--and, optionally, the
number of columns--to use for each page, when generating listings.

<p>If you do not use <code>.psize</code>, listings use a default line-count
of 60.  You may omit the comma and <var>columns</var> specification; the
default width is 200 columns.

<p><code>as</code> generates formfeeds whenever the specified number of
lines is exceeded (or whenever you explicitly request one, using
<code>.eject</code>).

<p>If you specify <var>lines</var> as <code>0</code>, no formfeeds are generated save
those explicitly specified with <code>.eject</code>.

<p><hr>
Node:<a name="Purgem">Purgem</a>,
Next:<a rel=next href="#PushSection">PushSection</a>,
Previous:<a rel=previous href="#Psize">Psize</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.purgem <var>name</var></code></h2>

<p>Undefine the macro <var>name</var>, so that later uses of the string will not be
expanded.  See <a href="#Macro">Macro</a>.

<p><hr>
Node:<a name="PushSection">PushSection</a>,
Next:<a rel=next href="#Quad">Quad</a>,
Previous:<a rel=previous href="#Purgem">Purgem</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.pushsection <var>name</var> , <var>subsection</var></code></h2>

<p>This is one of the ELF section stack manipulation directives.  The others are
<code>.section</code> (see <a href="#Section">Section</a>), <code>.subsection</code> (see <a href="#SubSection">SubSection</a>),
<code>.popsection</code> (see <a href="#PopSection">PopSection</a>), and <code>.previous</code>
(see <a href="#Previous">Previous</a>).

<p>This directive is a synonym for <code>.section</code>.  It pushes the current section
(and subsection) onto the top of the section stack, and then replaces the
current section and subsection with <code>name</code> and <code>subsection</code>.

<p><hr>
Node:<a name="Quad">Quad</a>,
Next:<a rel=next href="#Rept">Rept</a>,
Previous:<a rel=previous href="#PushSection">PushSection</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.quad <var>bignums</var></code></h2>

<p><code>.quad</code> expects zero or more bignums, separated by commas.  For
each bignum, it emits
an 8-byte integer.  If the bignum won't fit in 8 bytes, it prints a
warning message; and just takes the lowest order 8 bytes of the bignum.

<p>The term "quad" comes from contexts in which a "word" is two bytes;
hence <em>quad</em>-word for 8 bytes.

<p><hr>
Node:<a name="Rept">Rept</a>,
Next:<a rel=next href="#Sbttl">Sbttl</a>,
Previous:<a rel=previous href="#Quad">Quad</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.rept <var>count</var></code></h2>

<p>Repeat the sequence of lines between the <code>.rept</code> directive and the next
<code>.endr</code> directive <var>count</var> times.

<p>For example, assembling

<pre>        .rept   3
        .long   0
        .endr
</pre>

<p>is equivalent to assembling

<pre>        .long   0
        .long   0
        .long   0
</pre>

<p><hr>
Node:<a name="Sbttl">Sbttl</a>,
Next:<a rel=next href="#Scl">Scl</a>,
Previous:<a rel=previous href="#Rept">Rept</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.sbttl "<var>subheading</var>"</code></h2>

<p>Use <var>subheading</var> as the title (third line, immediately after the
title line) when generating assembly listings.

<p>This directive affects subsequent pages, as well as the current page if
it appears within ten lines of the top of a page.

<p><hr>
Node:<a name="Scl">Scl</a>,
Next:<a rel=next href="#Section">Section</a>,
Previous:<a rel=previous href="#Sbttl">Sbttl</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.scl <var>class</var></code></h2>

<p>Set the storage-class value for a symbol.  This directive may only be
used inside a <code>.def</code>/<code>.endef</code> pair.  Storage class may flag
whether a symbol is static or external, or it may record further
symbolic debugging information.

<p>The <code>.scl</code> directive is primarily associated with COFF output; when
configured to generate <code>b.out</code> output format, <code>as</code>
accepts this directive but ignores it.

<p><hr>
Node:<a name="Section">Section</a>,
Next:<a rel=next href="#Set">Set</a>,
Previous:<a rel=previous href="#Scl">Scl</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.section <var>name</var></code> (COFF version)</h2>

<p>Use the <code>.section</code> directive to assemble the following code into a section
named <var>name</var>.

<p>This directive is only supported for targets that actually support arbitrarily
named sections; on <code>a.out</code> targets, for example, it is not accepted, even
with a standard <code>a.out</code> section name.

<p>For COFF targets, the <code>.section</code> directive is used in one of the following
ways:

<pre>.section <var>name</var>[, "<var>flags</var>"]
.section <var>name</var>[, <var>subsegment</var>]
</pre>

<p>If the optional argument is quoted, it is taken as flags to use for the
section.  Each flag is a single character.  The following flags are recognized:
<dl>
<dt><code>b</code>
<dd>bss section (uninitialized data)
<br><dt><code>n</code>
<dd>section is not loaded
<br><dt><code>w</code>
<dd>writable section
<br><dt><code>d</code>
<dd>data section
<br><dt><code>r</code>
<dd>read-only section
<br><dt><code>x</code>
<dd>executable section
<br><dt><code>s</code>
<dd>shared section (meaningful for PE targets)
</dl>

<p>If no flags are specified, the default flags depend upon the section name.  If
the section name is not recognized, the default will be for the section to be
loaded and writable.  Note the <code>n</code> and <code>w</code> flags remove attributes
from the section, rather than adding them, so if they are used on their own it
will be as if no flags had been specified at all.

<p>If the optional argument to the <code>.section</code> directive is not quoted, it is
taken as a subsegment number (see <a href="#Sub-Sections">Sub-Sections</a>).

<h2><code>.section <var>name</var></code> (ELF version)</h2>

<p>This is one of the ELF section stack manipulation directives.  The others are
<code>.subsection</code> (see <a href="#SubSection">SubSection</a>), <code>.pushsection</code>
(see <a href="#PushSection">PushSection</a>), <code>.popsection</code> (see <a href="#PopSection">PopSection</a>), and
<code>.previous</code> (see <a href="#Previous">Previous</a>).

<p>For ELF targets, the <code>.section</code> directive is used like this:

<pre>.section <var>name</var> [, "<var>flags</var>"[, @<var>type</var>]]
</pre>

<p>The optional <var>flags</var> argument is a quoted string which may contain any
combination of the following characters:
<dl>
<dt><code>a</code>
<dd>section is allocatable
<br><dt><code>w</code>
<dd>section is writable
<br><dt><code>x</code>
<dd>section is executable
</dl>

<p>The optional <var>type</var> argument may contain one of the following constants:
<dl>
<dt><code>@progbits</code>
<dd>section contains data
<br><dt><code>@nobits</code>
<dd>section does not contain data (i.e., section only occupies space)
</dl>

<p>If no flags are specified, the default flags depend upon the section name.  If
the section name is not recognized, the default will be for the section to have
none of the above flags: it will not be allocated in memory, nor writable, nor
executable.  The section will contain data.

<p>For ELF targets, the assembler supports another type of <code>.section</code>
directive for compatibility with the Solaris assembler:

<pre>.section "<var>name</var>"[, <var>flags</var>...]
</pre>

<p>Note that the section name is quoted.  There may be a sequence of comma
separated flags:
<dl>
<dt><code>#alloc</code>
<dd>section is allocatable
<br><dt><code>#write</code>
<dd>section is writable
<br><dt><code>#execinstr</code>
<dd>section is executable
</dl>

<p>This directive replaces the current section and subsection.  The replaced
section and subsection are pushed onto the section stack.  See the contents of
the gas testsuite directory <code>gas/testsuite/gas/elf</code> for some examples of
how this directive and the other section stack directives work.

<p><hr>
Node:<a name="Set">Set</a>,
Next:<a rel=next href="#Short">Short</a>,
Previous:<a rel=previous href="#Section">Section</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.set <var>symbol</var>, <var>expression</var></code></h2>

<p>Set the value of <var>symbol</var> to <var>expression</var>.  This
changes <var>symbol</var>'s value and type to conform to
<var>expression</var>.  If <var>symbol</var> was flagged as external, it remains
flagged (see <a href="#Symbol%20Attributes">Symbol Attributes</a>).

<p>You may <code>.set</code> a symbol many times in the same assembly.

<p>If you <code>.set</code> a global symbol, the value stored in the object
file is the last value stored into it.

<p>The syntax for <code>set</code> on the HPPA is
<code><var>symbol</var> .set <var>expression</var></code>.

<p><hr>
Node:<a name="Short">Short</a>,
Next:<a rel=next href="#Single">Single</a>,
Previous:<a rel=previous href="#Set">Set</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.short <var>expressions</var></code></h2>

<p><code>.short</code> is normally the same as <code>.word</code>. 
See <a href="#Word"><code>.word</code></a>.

<p>In some configurations, however, <code>.short</code> and <code>.word</code> generate
numbers of different lengths; see <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<p><hr>
Node:<a name="Single">Single</a>,
Next:<a rel=next href="#Size">Size</a>,
Previous:<a rel=previous href="#Short">Short</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.single <var>flonums</var></code></h2>

<p>This directive assembles zero or more flonums, separated by commas.  It
has the same effect as <code>.float</code>. 
The exact kind of floating point numbers emitted depends on how
<code>as</code> is configured.  See <a href="#Machine%20Dependencies">Machine Dependencies</a>.

<p><hr>
Node:<a name="Size">Size</a>,
Next:<a rel=next href="#Skip">Skip</a>,
Previous:<a rel=previous href="#Single">Single</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.size</code> (COFF version)</h2>

<p>This directive is generated by compilers to include auxiliary debugging
information in the symbol table.  It is only permitted inside
<code>.def</code>/<code>.endef</code> pairs.

<p><code>.size</code> is only meaningful when generating COFF format output; when
<code>as</code> is generating <code>b.out</code>, it accepts this directive but
ignores it.

<h2><code>.size <var>name</var> , <var>expression</var></code> (ELF version)</h2>

<p>This directive is used to set the size associated with a symbol <var>name</var>. 
The size in bytes is computed from <var>expression</var> which can make use of label
arithmetic.  This directive is typically used to set the size of function
symbols.

<p><hr>
Node:<a name="Sleb128">Sleb128</a>,
Next:<a rel=next href="#Space">Space</a>,
Previous:<a rel=previous href="#Skip">Skip</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.sleb128 <var>expressions</var></code></h2>

<p><var>sleb128</var> stands for "signed little endian base 128."  This is a
compact, variable length representation of numbers used by the DWARF
symbolic debugging format.  See <a href="#Uleb128"><code>.uleb128</code></a>.

<p><hr>
Node:<a name="Skip">Skip</a>,
Next:<a rel=next href="#Sleb128">Sleb128</a>,
Previous:<a rel=previous href="#Size">Size</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.skip <var>size</var> , <var>fill</var></code></h2>

<p>This directive emits <var>size</var> bytes, each of value <var>fill</var>.  Both
<var>size</var> and <var>fill</var> are absolute expressions.  If the comma and
<var>fill</var> are omitted, <var>fill</var> is assumed to be zero.  This is the same as
<code>.space</code>.

<p><hr>
Node:<a name="Space">Space</a>,
Next:<a rel=next href="#Stab">Stab</a>,
Previous:<a rel=previous href="#Sleb128">Sleb128</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.space <var>size</var> , <var>fill</var></code></h2>

<p>This directive emits <var>size</var> bytes, each of value <var>fill</var>.  Both
<var>size</var> and <var>fill</var> are absolute expressions.  If the comma
and <var>fill</var> are omitted, <var>fill</var> is assumed to be zero.  This is the same
as <code>.skip</code>.

<blockquote>
<em>Warning:</em> <code>.space</code> has a completely different meaning for HPPA
targets; use <code>.block</code> as a substitute.  See <cite>HP9000 Series 800
Assembly Language Reference Manual</cite> (HP 92432-90001) for the meaning of the
<code>.space</code> directive.  See <a href="#HPPA%20Directives">HPPA Assembler Directives</a>,
for a summary. 
</blockquote>

<p>On the AMD 29K, this directive is ignored; it is accepted for
compatibility with other AMD 29K assemblers.

<blockquote>
<em>Warning:</em> In most versions of the <small>GNU</small> assembler, the directive
<code>.space</code> has the effect of <code>.block</code>  See <a href="#Machine%20Dependencies">Machine Dependencies</a>. 
</blockquote>

<p><hr>
Node:<a name="Stab">Stab</a>,
Next:<a rel=next href="#String">String</a>,
Previous:<a rel=previous href="#Space">Space</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.stabd, .stabn, .stabs</code></h2>

<p>There are three directives that begin <code>.stab</code>. 
All emit symbols (see <a href="#Symbols">Symbols</a>), for use by symbolic debuggers. 
The symbols are not entered in the <code>as</code> hash table: they
cannot be referenced elsewhere in the source file. 
Up to five fields are required:

<dl>
<dt><var>string</var>
<dd>This is the symbol's name.  It may contain any character except
<code>\000</code>, so is more general than ordinary symbol names.  Some
debuggers used to code arbitrarily complex structures into symbol names
using this field.

<br><dt><var>type</var>
<dd>An absolute expression.  The symbol's type is set to the low 8 bits of
this expression.  Any bit pattern is permitted, but <code>ld</code>
and debuggers choke on silly bit patterns.

<br><dt><var>other</var>
<dd>An absolute expression.  The symbol's "other" attribute is set to the
low 8 bits of this expression.

<br><dt><var>desc</var>
<dd>An absolute expression.  The symbol's descriptor is set to the low 16
bits of this expression.

<br><dt><var>value</var>
<dd>An absolute expression which becomes the symbol's value. 
</dl>

<p>If a warning is detected while reading a <code>.stabd</code>, <code>.stabn</code>,
or <code>.stabs</code> statement, the symbol has probably already been created;
you get a half-formed symbol in your object file.  This is
compatible with earlier assemblers!

<dl>
<dt><code>.stabd <var>type</var> , <var>other</var> , <var>desc</var></code>
<dd>
The "name" of the symbol generated is not even an empty string. 
It is a null pointer, for compatibility.  Older assemblers used a
null pointer so they didn't waste space in object files with empty
strings.

<p>The symbol's value is set to the location counter,
relocatably.  When your program is linked, the value of this symbol
is the address of the location counter when the <code>.stabd</code> was
assembled.

<br><dt><code>.stabn <var>type</var> , <var>other</var> , <var>desc</var> , <var>value</var></code>
<dd>The name of the symbol is set to the empty string <code>""</code>.

<br><dt><code>.stabs <var>string</var> ,  <var>type</var> , <var>other</var> , <var>desc</var> , <var>value</var></code>
<dd>All five fields are specified. 
</dl>

<p><hr>
Node:<a name="String">String</a>,
Next:<a rel=next href="#Struct">Struct</a>,
Previous:<a rel=previous href="#Stab">Stab</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.string</code> "<var>str</var>"</h2>

<p>Copy the characters in <var>str</var> to the object file.  You may specify more than
one string to copy, separated by commas.  Unless otherwise specified for a
particular machine, the assembler marks the end of each string with a 0 byte. 
You can use any of the escape sequences described in <a href="#Strings">Strings</a>.

<p><hr>
Node:<a name="Struct">Struct</a>,
Next:<a rel=next href="#SubSection">SubSection</a>,
Previous:<a rel=previous href="#String">String</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.struct <var>expression</var></code></h2>

<p>Switch to the absolute section, and set the section offset to <var>expression</var>,
which must be an absolute expression.  You might use this as follows:
<pre>        .struct 0
field1:
        .struct field1 + 4
field2:
        .struct field2 + 4
field3:
</pre>
This would define the symbol <code>field1</code> to have the value 0, the symbol
<code>field2</code> to have the value 4, and the symbol <code>field3</code> to have the
value 8.  Assembly would be left in the absolute section, and you would need to
use a <code>.section</code> directive of some sort to change to some other section
before further assembly.

<p><hr>
Node:<a name="SubSection">SubSection</a>,
Next:<a rel=next href="#Symver">Symver</a>,
Previous:<a rel=previous href="#Struct">Struct</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.subsection <var>name</var></code></h2>

<p>This is one of the ELF section stack manipulation directives.  The others are
<code>.section</code> (see <a href="#Section">Section</a>), <code>.pushsection</code> (see <a href="#PushSection">PushSection</a>),
<code>.popsection</code> (see <a href="#PopSection">PopSection</a>), and <code>.previous</code>
(see <a href="#Previous">Previous</a>).

<p>This directive replaces the current subsection with <code>name</code>.  The current
section is not changed.  The replaced subsection is put onto the section stack
in place of the then current top of stack subsection.

<p><hr>
Node:<a name="Symver">Symver</a>,
Next:<a rel=next href="#Tag">Tag</a>,
Previous:<a rel=previous href="#SubSection">SubSection</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.symver</code></h2>

<p>Use the <code>.symver</code> directive to bind symbols to specific version nodes
within a source file.  This is only supported on ELF platforms, and is
typically used when assembling files to be linked into a shared library. 
There are cases where it may make sense to use this in objects to be bound
into an application itself so as to override a versioned symbol from a
shared library.

<p>For ELF targets, the <code>.symver</code> directive can be used like this:
<pre>.symver <var>name</var>, <var>name2@nodename</var>
</pre>
If the symbol <var>name</var> is defined within the file
being assembled, the <code>.symver</code> directive effectively creates a symbol
alias with the name <var>name2@nodename</var>, and in fact the main reason that we
just don't try and create a regular alias is that the <var>@</var> character isn't
permitted in symbol names.  The <var>name2</var> part of the name is the actual name
of the symbol by which it will be externally referenced.  The name <var>name</var>
itself is merely a name of convenience that is used so that it is possible to
have definitions for multiple versions of a function within a single source
file, and so that the compiler can unambiguously know which version of a
function is being mentioned.  The <var>nodename</var> portion of the alias should be
the name of a node specified in the version script supplied to the linker when
building a shared library.  If you are attempting to override a versioned
symbol from a shared library, then <var>nodename</var> should correspond to the
nodename of the symbol you are trying to override.

<p>If the symbol <var>name</var> is not defined within the file being assembled, all
references to <var>name</var> will be changed to <var>name2@nodename</var>.  If no
reference to <var>name</var> is made, <var>name2@nodename</var> will be removed from the
symbol table.

<p>Another usage of the <code>.symver</code> directive is:
<pre>.symver <var>name</var>, <var>name2@@nodename</var>
</pre>
In this case, the symbol <var>name</var> must exist and be defined within
the file being assembled. It is similar to <var>name2@nodename</var>. The
difference is <var>name2@@nodename</var> will also be used to resolve
references to <var>name2</var> by the linker.

<p>The third usage of the <code>.symver</code> directive is:
<pre>.symver <var>name</var>, <var>name2@@@nodename</var>
</pre>
When <var>name</var> is not defined within the
file being assembled, it is treated as <var>name2@nodename</var>. When
<var>name</var> is defined within the file being assembled, the symbol
name, <var>name</var>, will be changed to <var>name2@@nodename</var>.

<p><hr>
Node:<a name="Tag">Tag</a>,
Next:<a rel=next href="#Text">Text</a>,
Previous:<a rel=previous href="#Symver">Symver</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.tag <var>structname</var></code></h2>

<p>This directive is generated by compilers to include auxiliary debugging
information in the symbol table.  It is only permitted inside
<code>.def</code>/<code>.endef</code> pairs.  Tags are used to link structure
definitions in the symbol table with instances of those structures.

<p><code>.tag</code> is only used when generating COFF format output; when
<code>as</code> is generating <code>b.out</code>, it accepts this directive but
ignores it.

<p><hr>
Node:<a name="Text">Text</a>,
Next:<a rel=next href="#Title">Title</a>,
Previous:<a rel=previous href="#Tag">Tag</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.text <var>subsection</var></code></h2>

<p>Tells <code>as</code> to assemble the following statements onto the end of
the text subsection numbered <var>subsection</var>, which is an absolute
expression.  If <var>subsection</var> is omitted, subsection number zero
is used.

<p><hr>
Node:<a name="Title">Title</a>,
Next:<a rel=next href="#Type">Type</a>,
Previous:<a rel=previous href="#Text">Text</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.title "<var>heading</var>"</code></h2>

<p>Use <var>heading</var> as the title (second line, immediately after the
source file name and pagenumber) when generating assembly listings.

<p>This directive affects subsequent pages, as well as the current page if
it appears within ten lines of the top of a page.

<p><hr>
Node:<a name="Type">Type</a>,
Next:<a rel=next href="#Uleb128">Uleb128</a>,
Previous:<a rel=previous href="#Title">Title</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.type <var>int</var></code> (COFF version)</h2>

<p>This directive, permitted only within <code>.def</code>/<code>.endef</code> pairs,
records the integer <var>int</var> as the type attribute of a symbol table entry.

<p><code>.type</code> is associated only with COFF format output; when
<code>as</code> is configured for <code>b.out</code> output, it accepts this
directive but ignores it.

<h2><code>.type <var>name</var> , <var>type description</var></code> (ELF version)</h2>

<p>This directive is used to set the type of symbol <var>name</var> to be either a
function symbol or an object symbol.  There are five different syntaxes
supported for the <var>type description</var> field, in order to provide
compatibility with various other assemblers.  The syntaxes supported are:

<pre>  .type &lt;name&gt;,#function
  .type &lt;name&gt;,#object

  .type &lt;name&gt;,@function
  .type &lt;name&gt;,@object

  .type &lt;name&gt;,%function
  .type &lt;name&gt;,%object

  .type &lt;name&gt;,"function"
  .type &lt;name&gt;,"object"

  .type &lt;name&gt; STT_FUNCTION
  .type &lt;name&gt; STT_OBJECT
</pre>

<p><hr>
Node:<a name="Uleb128">Uleb128</a>,
Next:<a rel=next href="#Val">Val</a>,
Previous:<a rel=previous href="#Type">Type</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.uleb128 <var>expressions</var></code></h2>

<p><var>uleb128</var> stands for "unsigned little endian base 128."  This is a
compact, variable length representation of numbers used by the DWARF
symbolic debugging format.  See <a href="#Sleb128"><code>.sleb128</code></a>.

<p><hr>
Node:<a name="Val">Val</a>,
Next:<a rel=next href="#Version">Version</a>,
Previous:<a rel=previous href="#Uleb128">Uleb128</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.val <var>addr</var></code></h2>

<p>This directive, permitted only within <code>.def</code>/<code>.endef</code> pairs,
records the address <var>addr</var> as the value attribute of a symbol table
entry.

<p><code>.val</code> is used only for COFF output; when <code>as</code> is
configured for <code>b.out</code>, it accepts this directive but ignores it.

<p><hr>
Node:<a name="Version">Version</a>,
Next:<a rel=next href="#VTableEntry">VTableEntry</a>,
Previous:<a rel=previous href="#Val">Val</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.version "<var>string</var>"</code></h2>

<p>This directive creates a <code>.note</code> section and places into it an ELF
formatted note of type NT_VERSION.  The note's name is set to <code>string</code>.

<p><hr>
Node:<a name="VTableEntry">VTableEntry</a>,
Next:<a rel=next href="#VTableInherit">VTableInherit</a>,
Previous:<a rel=previous href="#Version">Version</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.vtable_entry <var>table</var>, <var>offset</var></code></h2>

<p>This directive finds or creates a symbol <code>table</code> and creates a
<code>VTABLE_ENTRY</code> relocation for it with an addend of <code>offset</code>.

<p><hr>
Node:<a name="VTableInherit">VTableInherit</a>,
Next:<a rel=next href="#Weak">Weak</a>,
Previous:<a rel=previous href="#VTableEntry">VTableEntry</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.vtable_inherit <var>child</var>, <var>parent</var></code></h2>

<p>This directive finds the symbol <code>child</code> and finds or creates the symbol
<code>parent</code> and then creates a <code>VTABLE_INHERIT</code> relocation for the
parent whose addend is the value of the child symbol.  As a special case the
parent name of <code>0</code> is treated as refering the <code>*ABS*</code> section.

<p><hr>
Node:<a name="Weak">Weak</a>,
Next:<a rel=next href="#Word">Word</a>,
Previous:<a rel=previous href="#VTableInherit">VTableInherit</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.weak <var>names</var></code></h2>

<p>This directive sets the weak attribute on the comma separated list of symbol
<code>names</code>.  If the symbols do not already exist, they will be created.

<p><hr>
Node:<a name="Word">Word</a>,
Next:<a rel=next href="#Deprecated">Deprecated</a>,
Previous:<a rel=previous href="#Weak">Weak</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2><code>.word <var>expressions</var></code></h2>

<p>This directive expects zero or more <var>expressions</var>, of any section,
separated by commas.

<p>The size of the number emitted, and its byte order,
depend on what target computer the assembly is for.

<blockquote>
<em>Warning: Special Treatment to support Compilers</em>
</blockquote>

<p>Machines with a 32-bit address space, but that do less than 32-bit
addressing, require the following special treatment.  If the machine of
interest to you does 32-bit addressing (or doesn't require it;
see <a href="#Machine%20Dependencies">Machine Dependencies</a>), you can ignore this issue.

<p>In order to assemble compiler output into something that works,
<code>as</code> occasionally does strange things to <code>.word</code> directives. 
Directives of the form <code>.word sym1-sym2</code> are often emitted by
compilers as part of jump tables.  Therefore, when <code>as</code> assembles a
directive of the form <code>.word sym1-sym2</code>, and the difference between
<code>sym1</code> and <code>sym2</code> does not fit in 16 bits, <code>as</code>
creates a <dfn>secondary jump table</dfn>, immediately before the next label. 
This secondary jump table is preceded by a short-jump to the
first byte after the secondary table.  This short-jump prevents the flow
of control from accidentally falling into the new table.  Inside the
table is a long-jump to <code>sym2</code>.  The original <code>.word</code>
contains <code>sym1</code> minus the address of the long-jump to
<code>sym2</code>.

<p>If there were several occurrences of <code>.word sym1-sym2</code> before the
secondary jump table, all of them are adjusted.  If there was a
<code>.word sym3-sym4</code>, that also did not fit in sixteen bits, a
long-jump to <code>sym4</code> is included in the secondary jump table,
and the <code>.word</code> directives are adjusted to contain <code>sym3</code>
minus the address of the long-jump to <code>sym4</code>; and so on, for as many
entries in the original jump table as necessary.

<p><hr>
Node:<a name="Deprecated">Deprecated</a>,
Previous:<a rel=previous href="#Word">Word</a>,
Up:<a rel=up href="#Pseudo%20Ops">Pseudo Ops</a>
<br>

<h2>Deprecated Directives</h2>

<p>One day these directives won't work. 
They are included for compatibility with older assemblers.
<dl>
<dt><tt>.abort</tt>
<br><dt><tt>.line</tt>
<dd></dl>

<p><hr>
Node:<a name="Machine%20Dependencies">Machine Dependencies</a>,
Next:<a rel=next href="#Reporting%20Bugs">Reporting Bugs</a>,
Previous:<a rel=previous href="#Pseudo%20Ops">Pseudo Ops</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Machine Dependent Features</h1>

<p>The machine instruction sets are (almost by definition) different on
each machine where <code>as</code> runs.  Floating point representations
vary as well, and <code>as</code> often supports a few additional
directives or command-line options for compatibility with other
assemblers on a particular platform.  Finally, some versions of
<code>as</code> support special pseudo-instructions for branch
optimization.

<p>This chapter discusses most of these differences, though it does not
include details on any machine's instruction set.  For details on that
subject, see the hardware manufacturer's manual.

<ul>
<li><a href="#AMD29K-Dependent">AMD29K-Dependent</a>:             AMD 29K Dependent Features

<p>
</p><li><a href="#ARC-Dependent">ARC-Dependent</a>:                ARC Dependent Features

<p>
</p><li><a href="#ARM-Dependent">ARM-Dependent</a>:                ARM Dependent Features

<p>
</p><li><a href="#D10V-Dependent">D10V-Dependent</a>:               D10V Dependent Features

<p>
</p><li><a href="#D30V-Dependent">D30V-Dependent</a>:               D30V Dependent Features

<p>
</p><li><a href="#H8%2f300-Dependent">H8/300-Dependent</a>:             Hitachi H8/300 Dependent Features

<p>
</p><li><a href="#H8%2f500-Dependent">H8/500-Dependent</a>:             Hitachi H8/500 Dependent Features

<p>
</p><li><a href="#HPPA-Dependent">HPPA-Dependent</a>:               HPPA Dependent Features

<p>
</p><li><a href="#ESA%2f390-Dependent">ESA/390-Dependent</a>:            IBM ESA/390 Dependent Features

<p>
</p><li><a href="#i386-Dependent">i386-Dependent</a>:               Intel 80386 and AMD x86-64 Dependent Features

<p>
</p><li><a href="#i860-Dependent">i860-Dependent</a>:               Intel 80860 Dependent Features

<p>
</p><li><a href="#i960-Dependent">i960-Dependent</a>:               Intel 80960 Dependent Features

<p>
</p><li><a href="#M32R-Dependent">M32R-Dependent</a>:               M32R Dependent Features

<p>
</p><li><a href="#M68K-Dependent">M68K-Dependent</a>:               M680x0 Dependent Features

<p>
</p><li><a href="#M68HC11-Dependent">M68HC11-Dependent</a>:            M68HC11 and 68HC12 Dependent Features

<p>
</p><li><a href="#M88K-Dependent">M88K-Dependent</a>: 		M880x0 Dependent Features

<p>
</p><li><a href="#MIPS-Dependent">MIPS-Dependent</a>:               MIPS Dependent Features

<p>
</p><li><a href="#SH-Dependent">SH-Dependent</a>:                 Hitachi SH Dependent Features

<p>
</p><li><a href="#PDP-11-Dependent">PDP-11-Dependent</a>:             PDP-11 Dependent Features

<p>
</p><li><a href="#PJ-Dependent">PJ-Dependent</a>:                 picoJava Dependent Features

<p>
</p><li><a href="#Sparc-Dependent">Sparc-Dependent</a>:              SPARC Dependent Features

<p>
</p><li><a href="#V850-Dependent">V850-Dependent</a>:               V850 Dependent Features

<p>
</p><li><a href="#Z8000-Dependent">Z8000-Dependent</a>:              Z8000 Dependent Features

<p>
</p><li><a href="#Vax-Dependent">Vax-Dependent</a>:                VAX Dependent Features
</ul>

<p><hr>
Node:<a name="ARC-Dependent">ARC-Dependent</a>,
Next:<a rel=next href="#ARM-Dependent">ARM-Dependent</a>,
Previous:<a rel=previous href="#AMD29K-Dependent">AMD29K-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>ARC Dependent Features</h2>

<ul>
<li><a href="#ARC%20Options">ARC Options</a>:               Options
<li><a href="#ARC%20Syntax">ARC Syntax</a>:                Syntax
<li><a href="#ARC%20Floating%20Point">ARC Floating Point</a>:        Floating Point
<li><a href="#ARC%20Directives">ARC Directives</a>:            ARC Machine Directives
<li><a href="#ARC%20Opcodes">ARC Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="ARC%20Options">ARC Options</a>,
Next:<a rel=next href="#ARC%20Syntax">ARC Syntax</a>,
Up:<a rel=up href="#ARC-Dependent">ARC-Dependent</a>
<br>

<h3>Options</h3>

<dl>

<br><dt><code>-marc[5|6|7|8]</code>
<dd>This option selects the core processor variant. Using
<code>-marc</code> is the same as <code>-marc6</code>, which
is also the default.

<dl>

<br><dt><code>arc5</code>
<dd>Base instruction set.

<br><dt><code>arc6</code>
<dd>Jump-and-link (jl) instruction. No requirement of an instruction between
setting flags and conditional jump. For example:

<pre>  mov.f r0,r1
  beq   foo
</pre>

<br><dt><code>arc7</code>
<dd>Break (brk) and sleep (sleep) instructions.

<br><dt><code>arc8</code>
<dd>Software interrupt (swi) instruction.

</dl>

<p>Note: the <code>.option</code> directive can to be used to select a core
variant from within assembly code.

<br><dt><code>-EB</code>
<dd>This option specifies that the output generated by the assembler should
be marked as being encoded for a big-endian processor.

<br><dt><code>-EL</code>
<dd>This option specifies that the output generated by the assembler should
be marked as being encoded for a little-endian processor - this is the
default.

</dl>

<p><hr>
Node:<a name="ARC%20Syntax">ARC Syntax</a>,
Next:<a rel=next href="#ARC%20Floating%20Point">ARC Floating Point</a>,
Previous:<a rel=previous href="#ARC%20Options">ARC Options</a>,
Up:<a rel=up href="#ARC-Dependent">ARC-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#ARC-Chars">ARC-Chars</a>:                 Special Characters
<li><a href="#ARC-Regs">ARC-Regs</a>:                  Register Names
</ul>

<p><hr>
Node:<a name="ARC-Chars">ARC-Chars</a>,
Next:<a rel=next href="#ARC-Regs">ARC-Regs</a>,
Up:<a rel=up href="#ARC%20Syntax">ARC Syntax</a>
<br>

<h4>Special Characters</h4>

<p>*TODO*

<p><hr>
Node:<a name="ARC-Regs">ARC-Regs</a>,
Previous:<a rel=previous href="#ARC-Chars">ARC-Chars</a>,
Up:<a rel=up href="#ARC%20Syntax">ARC Syntax</a>
<br>

<h4>Register Names</h4>

<p>*TODO*

<p><hr>
Node:<a name="ARC%20Floating%20Point">ARC Floating Point</a>,
Next:<a rel=next href="#ARC%20Directives">ARC Directives</a>,
Previous:<a rel=previous href="#ARC%20Syntax">ARC Syntax</a>,
Up:<a rel=up href="#ARC-Dependent">ARC-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The ARC core does not currently have hardware floating point
support. Software floating point support is provided by <code>GCC</code>
and uses <small>IEEE</small> floating-point numbers.

<p><hr>
Node:<a name="ARC%20Directives">ARC Directives</a>,
Next:<a rel=next href="#ARC%20Opcodes">ARC Opcodes</a>,
Previous:<a rel=previous href="#ARC%20Floating%20Point">ARC Floating Point</a>,
Up:<a rel=up href="#ARC-Dependent">ARC-Dependent</a>
<br>

<h3>ARC Machine Directives</h3>

<p>The ARC version of <code>as</code> supports the following additional
machine directives:

<dl>

<br><dt><code>.2byte <var>expressions</var></code>
<dd>*TODO*

<br><dt><code>.3byte <var>expressions</var></code>
<dd>*TODO*

<br><dt><code>.4byte <var>expressions</var></code>
<dd>*TODO*

<br><dt><code>.extAuxRegister <var>name</var>,<var>address</var>,<var>mode</var></code>
<dd>*TODO*

<pre>  .extAuxRegister mulhi,0x12,w
</pre>

<br><dt><code>.extCondCode <var>suffix</var>,<var>value</var></code>
<dd>*TODO*

<pre>  .extCondCode is_busy,0x14
</pre>

<br><dt><code>.extCoreRegister <var>name</var>,<var>regnum</var>,<var>mode</var>,<var>shortcut</var></code>
<dd>*TODO*

<pre>  .extCoreRegister mlo,57,r,can_shortcut
</pre>

<br><dt><code>.extInstruction <var>name</var>,<var>opcode</var>,<var>subopcode</var>,<var>suffixclass</var>,<var>syntaxclass</var></code>
<dd>*TODO*

<pre>  .extInstruction mul64,0x14,0x0,SUFFIX_COND,SYNTAX_3OP|OP1_MUST_BE_IMM
</pre>

<br><dt><code>.half <var>expressions</var></code>
<dd>*TODO*

<br><dt><code>.long <var>expressions</var></code>
<dd>*TODO*

<br><dt><code>.option <var>arc|arc5|arc6|arc7|arc8</var></code>
<dd>The <code>.option</code> directive must be followed by the desired core
version. Again <code>arc</code> is an alias for
<code>arc6</code>.

<p>Note: the <code>.option</code> directive overrides the command line option
<code>-marc</code>; a warning is emitted when the version is not consistent
between the two - even for the implicit default core version
(arc6).

<br><dt><code>.short <var>expressions</var></code>
<dd>*TODO*

<br><dt><code>.word <var>expressions</var></code>
<dd>*TODO*

</dl>

<p><hr>
Node:<a name="ARC%20Opcodes">ARC Opcodes</a>,
Previous:<a rel=previous href="#ARC%20Directives">ARC Directives</a>,
Up:<a rel=up href="#ARC-Dependent">ARC-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For information on the ARC instruction set, see <cite>ARC Programmers
Reference Manual</cite>, ARC Cores Ltd.

<p><hr>
Node:<a name="AMD29K-Dependent">AMD29K-Dependent</a>,
Next:<a rel=next href="#ARC-Dependent">ARC-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>AMD 29K Dependent Features</h2>

<ul>
<li><a href="#AMD29K%20Options">AMD29K Options</a>:               Options
<li><a href="#AMD29K%20Syntax">AMD29K Syntax</a>:                Syntax
<li><a href="#AMD29K%20Floating%20Point">AMD29K Floating Point</a>:        Floating Point
<li><a href="#AMD29K%20Directives">AMD29K Directives</a>:            AMD 29K Machine Directives
<li><a href="#AMD29K%20Opcodes">AMD29K Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="AMD29K%20Options">AMD29K Options</a>,
Next:<a rel=next href="#AMD29K%20Syntax">AMD29K Syntax</a>,
Up:<a rel=up href="#AMD29K-Dependent">AMD29K-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no additional command-line options for the AMD
29K family.

<p><hr>
Node:<a name="AMD29K%20Syntax">AMD29K Syntax</a>,
Next:<a rel=next href="#AMD29K%20Floating%20Point">AMD29K Floating Point</a>,
Previous:<a rel=previous href="#AMD29K%20Options">AMD29K Options</a>,
Up:<a rel=up href="#AMD29K-Dependent">AMD29K-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#AMD29K-Macros">AMD29K-Macros</a>: 		Macros
<li><a href="#AMD29K-Chars">AMD29K-Chars</a>:                 Special Characters
<li><a href="#AMD29K-Regs">AMD29K-Regs</a>:                  Register Names
</ul>

<p><hr>
Node:<a name="AMD29K-Macros">AMD29K-Macros</a>,
Next:<a rel=next href="#AMD29K-Chars">AMD29K-Chars</a>,
Up:<a rel=up href="#AMD29K%20Syntax">AMD29K Syntax</a>
<br>

<h4>Macros</h4>

<p>The macro syntax used on the AMD 29K is like that described in the AMD
29K Family Macro Assembler Specification.  Normal <code>as</code>
macros should still work.

<p><hr>
Node:<a name="AMD29K-Chars">AMD29K-Chars</a>,
Next:<a rel=next href="#AMD29K-Regs">AMD29K-Regs</a>,
Previous:<a rel=previous href="#AMD29K-Macros">AMD29K-Macros</a>,
Up:<a rel=up href="#AMD29K%20Syntax">AMD29K Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>;</code> is the line comment character.

<p>The character <code>?</code> is permitted in identifiers (but may not begin
an identifier).

<p><hr>
Node:<a name="AMD29K-Regs">AMD29K-Regs</a>,
Previous:<a rel=previous href="#AMD29K-Chars">AMD29K-Chars</a>,
Up:<a rel=up href="#AMD29K%20Syntax">AMD29K Syntax</a>
<br>

<h4>Register Names</h4>

<p>General-purpose registers are represented by predefined symbols of the
form <code>GR<var>nnn</var></code> (for global registers) or <code>LR<var>nnn</var></code>
(for local registers), where <var>nnn</var> represents a number between
<code>0</code> and <code>127</code>, written with no leading zeros.  The leading
letters may be in either upper or lower case; for example, <code>gr13</code>
and <code>LR7</code> are both valid register names.

<p>You may also refer to general-purpose registers by specifying the
register number as the result of an expression (prefixed with <code>%%</code>
to flag the expression as a register number):
<pre>%%<var>expression</var>
</pre>

<p>--where <var>expression</var> must be an absolute expression evaluating to a
number between <code>0</code> and <code>255</code>.  The range [0, 127] refers to
global registers, and the range [128, 255] to local registers.

<p>In addition, <code>as</code> understands the following protected
special-purpose register names for the AMD 29K family:

<pre>  vab    chd    pc0
  ops    chc    pc1
  cps    rbp    pc2
  cfg    tmc    mmu
  cha    tmr    lru
</pre>

<p>These unprotected special-purpose register names are also recognized:
<pre>  ipc    alu    fpe
  ipa    bp     inte
  ipb    fc     fps
  q      cr     exop
</pre>

<p><hr>
Node:<a name="AMD29K%20Floating%20Point">AMD29K Floating Point</a>,
Next:<a rel=next href="#AMD29K%20Directives">AMD29K Directives</a>,
Previous:<a rel=previous href="#AMD29K%20Syntax">AMD29K Syntax</a>,
Up:<a rel=up href="#AMD29K-Dependent">AMD29K-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The AMD 29K family uses <small>IEEE</small> floating-point numbers.

<p><hr>
Node:<a name="AMD29K%20Directives">AMD29K Directives</a>,
Next:<a rel=next href="#AMD29K%20Opcodes">AMD29K Opcodes</a>,
Previous:<a rel=previous href="#AMD29K%20Floating%20Point">AMD29K Floating Point</a>,
Up:<a rel=up href="#AMD29K-Dependent">AMD29K-Dependent</a>
<br>

<h3>AMD 29K Machine Directives</h3>

<dl>
<dt><code>.block <var>size</var> , <var>fill</var></code>
<dd>This directive emits <var>size</var> bytes, each of value <var>fill</var>.  Both
<var>size</var> and <var>fill</var> are absolute expressions.  If the comma
and <var>fill</var> are omitted, <var>fill</var> is assumed to be zero.

<p>In other versions of the <small>GNU</small> assembler, this directive is called
<code>.space</code>. 
</dl>

<dl>
<dt><code>.cputype</code>
<dd>This directive is ignored; it is accepted for compatibility with other
AMD 29K assemblers.

<br><dt><code>.file</code>
<dd>This directive is ignored; it is accepted for compatibility with other
AMD 29K assemblers.

<blockquote>
<em>Warning:</em> in other versions of the <small>GNU</small> assembler, <code>.file</code> is
used for the directive called <code>.app-file</code> in the AMD 29K support. 
</blockquote>

<br><dt><code>.line</code>
<dd>This directive is ignored; it is accepted for compatibility with other
AMD 29K assemblers.

<br><dt><code>.sect</code>
<dd>This directive is ignored; it is accepted for compatibility with other
AMD 29K assemblers.

<br><dt><code>.use <var>section name</var></code>
<dd>Establishes the section and subsection for the following code;
<var>section name</var> may be one of <code>.text</code>, <code>.data</code>,
<code>.data1</code>, or <code>.lit</code>.  With one of the first three <var>section
name</var> options, <code>.use</code> is equivalent to the machine directive
<var>section name</var>; the remaining case, <code>.use .lit</code>, is the same as
<code>.data 200</code>. 
</dl>

<p><hr>
Node:<a name="AMD29K%20Opcodes">AMD29K Opcodes</a>,
Previous:<a rel=previous href="#AMD29K%20Directives">AMD29K Directives</a>,
Up:<a rel=up href="#AMD29K-Dependent">AMD29K-Dependent</a>
<br>

<h3>Opcodes</h3>

<p><code>as</code> implements all the standard AMD 29K opcodes.  No
additional pseudo-instructions are needed on this family.

<p>For information on the 29K machine instruction set, see <cite>Am29000
User's Manual</cite>, Advanced Micro Devices, Inc.

<p><hr>
Node:<a name="ARM-Dependent">ARM-Dependent</a>,
Next:<a rel=next href="#D10V-Dependent">D10V-Dependent</a>,
Previous:<a rel=previous href="#ARC-Dependent">ARC-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>ARM Dependent Features</h2>

<ul>
<li><a href="#ARM%20Options">ARM Options</a>:               Options
<li><a href="#ARM%20Syntax">ARM Syntax</a>:                Syntax
<li><a href="#ARM%20Floating%20Point">ARM Floating Point</a>:        Floating Point
<li><a href="#ARM%20Directives">ARM Directives</a>:            ARM Machine Directives
<li><a href="#ARM%20Opcodes">ARM Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="ARM%20Options">ARM Options</a>,
Next:<a rel=next href="#ARM%20Syntax">ARM Syntax</a>,
Up:<a rel=up href="#ARM-Dependent">ARM-Dependent</a>
<br>

<h3>Options</h3>

<dl>

<br><dt><code>-marm<code>[2|250|3|6|60|600|610|620|7|7m|7d|7dm|7di|7dmi|70|700|700i|710|710c|7100|7500|7500fe|7tdmi|8|810|9|9tdmi|920|strongarm|strongarm110|strongarm1100]</code></code>
<dt><code>-mxscale</code>
<dd>This option specifies the target processor.  The assembler will issue an
error message if an attempt is made to assemble an instruction which
will not execute on the target processor.

<br><dt><code>-marmv<code>[2|2a|3|3m|4|4t|5|5t|5te]</code></code>
<dd>This option specifies the target architecture.  The assembler will issue
an error message if an attempt is made to assemble an instruction which
will not execute on the target architecture. 
The option <code>-marmv5te</code> specifies that v5t architecture should be
used with the El Segundo extensions enabled.

<br><dt><code>-mthumb</code>
<dd>This option specifies that only Thumb instructions should be assembled.

<br><dt><code>-mall</code>
<dd>This option specifies that any Arm or Thumb instruction should be assembled.

<br><dt><code>-mfpa <code>[10|11]</code></code>
<dd>This option specifies the floating point architecture in use on the
target processor.

<br><dt><code>-mfpe-old</code>
<dd>Do not allow the assembly of floating point multiple instructions.

<br><dt><code>-mno-fpu</code>
<dd>Do not allow the assembly of any floating point instructions.

<br><dt><code>-mthumb-interwork</code>
<dd>This option specifies that the output generated by the assembler should
be marked as supporting interworking.

<br><dt><code>-mapcs <code>[26|32]</code></code>
<dd>This option specifies that the output generated by the assembler should
be marked as supporting the indicated version of the Arm Procedure. 
Calling Standard.

<br><dt><code>-matpcs</code>
<dd>This option specifies that the output generated by the assembler should
be marked as supporting the Arm/Thumb Procedure Calling Standard.  If
enabled this option will cause the assembler to create an empty
debugging section in the object file called .arm.atpcs.  Debuggers can
use this to determine the ABI being used by.

<br><dt><code>-mapcs-float</code>
<dd>This indicates the the floating point variant of the APCS should be
used.  In this variant floating point arguments are passed in FP
registers rather than integer registers.

<br><dt><code>-mapcs-reentrant</code>
<dd>This indicates that the reentrant variant of the APCS should be used. 
This variant supports position independent code.

<br><dt><code>-EB</code>
<dd>This option specifies that the output generated by the assembler should
be marked as being encoded for a big-endian processor.

<br><dt><code>-EL</code>
<dd>This option specifies that the output generated by the assembler should
be marked as being encoded for a little-endian processor.

<br><dt><code>-k</code>
<dd>This option specifies that the output of the assembler should be marked
as position-independent code (PIC).

<br><dt><code>-moabi</code>
<dd>This indicates that the code should be assembled using the old ARM ELF
conventions, based on a beta release release of the ARM-ELF
specifications, rather than the default conventions which are based on
the final release of the ARM-ELF specifications.

</dl>

<p><hr>
Node:<a name="ARM%20Syntax">ARM Syntax</a>,
Next:<a rel=next href="#ARM%20Floating%20Point">ARM Floating Point</a>,
Previous:<a rel=previous href="#ARM%20Options">ARM Options</a>,
Up:<a rel=up href="#ARM-Dependent">ARM-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#ARM-Chars">ARM-Chars</a>:                 Special Characters
<li><a href="#ARM-Regs">ARM-Regs</a>:                  Register Names
</ul>

<p><hr>
Node:<a name="ARM-Chars">ARM-Chars</a>,
Next:<a rel=next href="#ARM-Regs">ARM-Regs</a>,
Up:<a rel=up href="#ARM%20Syntax">ARM Syntax</a>
<br>

<h4>Special Characters</h4>

<p>The presence of a <code>@</code> on a line indicates the start of a comment
that extends to the end of the current line.  If a <code>#</code> appears as
the first character of a line, the whole line is treated as a comment.

<p>The <code>;</code> character can be used instead of a newline to separate
statements.

<p>Either <code>#</code> or <code>$</code> can be used to indicate immediate operands.

<p>*TODO* Explain about /data modifier on symbols.

<p><hr>
Node:<a name="ARM-Regs">ARM-Regs</a>,
Previous:<a rel=previous href="#ARM-Chars">ARM-Chars</a>,
Up:<a rel=up href="#ARM%20Syntax">ARM Syntax</a>
<br>

<h4>Register Names</h4>

<p>*TODO* Explain about ARM register naming, and the predefined names.

<p><hr>
Node:<a name="ARM%20Floating%20Point">ARM Floating Point</a>,
Next:<a rel=next href="#ARM%20Directives">ARM Directives</a>,
Previous:<a rel=previous href="#ARM%20Syntax">ARM Syntax</a>,
Up:<a rel=up href="#ARM-Dependent">ARM-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The ARM family uses <small>IEEE</small> floating-point numbers.

<p><hr>
Node:<a name="ARM%20Directives">ARM Directives</a>,
Next:<a rel=next href="#ARM%20Opcodes">ARM Opcodes</a>,
Previous:<a rel=previous href="#ARM%20Floating%20Point">ARM Floating Point</a>,
Up:<a rel=up href="#ARM-Dependent">ARM-Dependent</a>
<br>

<h3>ARM Machine Directives</h3>

<dl>

<br><dt><code>.align <var>expression</var> [, <var>expression</var>]</code>
<dd>This is the generic <var>.align</var> directive.  For the ARM however if the
first argument is zero (ie no alignment is needed) the assembler will
behave as if the argument had been 2 (ie pad to the next four byte
boundary).  This is for compatability with ARM's own assembler.

<br><dt><code><var>name</var> .req <var>register name</var></code>
<dd>This creates an alias for <var>register name</var> called <var>name</var>.  For
example:

<pre>        foo .req r0
</pre>

<br><dt><code>.code <code>[16|32]</code></code>
<dd>This directive selects the instruction set being generated. The value 16
selects Thumb, with the value 32 selecting ARM.

<br><dt><code>.thumb</code>
<dd>This performs the same action as <var>.code 16</var>.

<br><dt><code>.arm</code>
<dd>This performs the same action as <var>.code 32</var>.

<br><dt><code>.force_thumb</code>
<dd>This directive forces the selection of Thumb instructions, even if the
target processor does not support those instructions

<br><dt><code>.thumb_func</code>
<dd>This directive specifies that the following symbol is the name of a
Thumb encoded function.  This information is necessary in order to allow
the assembler and linker to generate correct code for interworking
between Arm and Thumb instructions and should be used even if
interworking is not going to be performed.  The presence of this
directive also implies <code>.thumb</code>

<br><dt><code>.thumb_set</code>
<dd>This performs the equivalent of a <code>.set</code> directive in that it
creates a symbol which is an alias for another symbol (possibly not yet
defined).  This directive also has the added property in that it marks
the aliased symbol as being a thumb function entry point, in the same
way that the <code>.thumb_func</code> directive does.

<br><dt><code>.ltorg</code>
<dd>This directive causes the current contents of the literal pool to be
dumped into the current section (which is assumed to be the .text
section) at the current location (aligned to a word boundary).

<br><dt><code>.pool</code>
<dd>This is a synonym for .ltorg.

</dl>

<p><hr>
Node:<a name="ARM%20Opcodes">ARM Opcodes</a>,
Previous:<a rel=previous href="#ARM%20Directives">ARM Directives</a>,
Up:<a rel=up href="#ARM-Dependent">ARM-Dependent</a>
<br>

<h3>Opcodes</h3>

<p><code>as</code> implements all the standard ARM opcodes.  It also
implements several pseudo opcodes, including several synthetic load
instructions.

<dl>

<br><dt><code>NOP</code>
<dd>
<pre>  nop
</pre>

<p>This pseudo op will always evaluate to a legal ARM instruction that does
nothing.  Currently it will evaluate to MOV r0, r0.

<br><dt><code>LDR</code>
<dd>
<pre>  ldr &lt;register&gt; , = &lt;expression&gt;
</pre>

<p>If expression evaluates to a numeric constant then a MOV or MVN
instruction will be used in place of the LDR instruction, if the
constant can be generated by either of these instructions.  Otherwise
the constant will be placed into the nearest literal pool (if it not
already there) and a PC relative LDR instruction will be generated.

<br><dt><code>ADR</code>
<dd>
<pre>  adr &lt;register&gt; &lt;label&gt;
</pre>

<p>This instruction will load the address of <var>label</var> into the indicated
register.  The instruction will evaluate to a PC relative ADD or SUB
instruction depending upon where the label is located.  If the label is
out of range, or if it is not defined in the same file (and section) as
the ADR instruction, then an error will be generated.  This instruction
will not make use of the literal pool.

<br><dt><code>ADRL</code>
<dd>
<pre>  adrl &lt;register&gt; &lt;label&gt;
</pre>

<p>This instruction will load the address of <var>label</var> into the indicated
register.  The instruction will evaluate to one or two PC relative ADD
or SUB instructions depending upon where the label is located.  If a
second instruction is not needed a NOP instruction will be generated in
its place, so that this instruction is always 8 bytes long.

<p>If the label is out of range, or if it is not defined in the same file
(and section) as the ADRL instruction, then an error will be generated. 
This instruction will not make use of the literal pool.

</dl>

<p>For information on the ARM or Thumb instruction sets, see <cite>ARM
Software Development Toolkit Reference Manual</cite>, Advanced RISC Machines
Ltd.

<p><hr>
Node:<a name="D10V-Dependent">D10V-Dependent</a>,
Next:<a rel=next href="#D30V-Dependent">D30V-Dependent</a>,
Previous:<a rel=previous href="#ARM-Dependent">ARM-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>D10V Dependent Features</h2>

<ul>
<li><a href="#D10V-Opts">D10V-Opts</a>:                    D10V Options
<li><a href="#D10V-Syntax">D10V-Syntax</a>:                  Syntax
<li><a href="#D10V-Float">D10V-Float</a>:                   Floating Point
<li><a href="#D10V-Opcodes">D10V-Opcodes</a>:                 Opcodes
</ul>

<p><hr>
Node:<a name="D10V-Opts">D10V-Opts</a>,
Next:<a rel=next href="#D10V-Syntax">D10V-Syntax</a>,
Up:<a rel=up href="#D10V-Dependent">D10V-Dependent</a>
<br>

<h3>D10V Options</h3>

<p>The Mitsubishi D10V version of <code>as</code> has a few machine
dependent options.

<dl>
<dt><code>-O</code>
<dd>The D10V can often execute two sub-instructions in parallel. When this option
is used, <code>as</code> will attempt to optimize its output by detecting when
instructions can be executed in parallel. 
<br><dt><code>--nowarnswap</code>
<dd>To optimize execution performance, <code>as</code> will sometimes swap the
order of instructions. Normally this generates a warning. When this option
is used, no warning will be generated when instructions are swapped. 
<br><dt><code>--gstabs-packing</code>
<br><dt><code>--no-gstabs-packing</code>
<dd><code>as</code> packs adjacent short instructions into a single packed
instruction. <code>--no-gstabs-packing</code> turns instruction packing off if
<code>--gstabs</code> is specified as well; <code>--gstabs-packing</code> (the
default) turns instruction packing on even when <code>--gstabs</code> is
specified. 
</dl>

<p><hr>
Node:<a name="D10V-Syntax">D10V-Syntax</a>,
Next:<a rel=next href="#D10V-Float">D10V-Float</a>,
Previous:<a rel=previous href="#D10V-Opts">D10V-Opts</a>,
Up:<a rel=up href="#D10V-Dependent">D10V-Dependent</a>
<br>

<h3>Syntax</h3>

<p>The D10V syntax is based on the syntax in Mitsubishi's D10V architecture manual. 
The differences are detailed below.

<ul>
<li><a href="#D10V-Size">D10V-Size</a>:                  Size Modifiers
<li><a href="#D10V-Subs">D10V-Subs</a>:                  Sub-Instructions
<li><a href="#D10V-Chars">D10V-Chars</a>:                 Special Characters
<li><a href="#D10V-Regs">D10V-Regs</a>:                  Register Names
<li><a href="#D10V-Addressing">D10V-Addressing</a>:            Addressing Modes
<li><a href="#D10V-Word">D10V-Word</a>:                  @WORD Modifier
</ul>

<p><hr>
Node:<a name="D10V-Size">D10V-Size</a>,
Next:<a rel=next href="#D10V-Subs">D10V-Subs</a>,
Up:<a rel=up href="#D10V-Syntax">D10V-Syntax</a>
<br>

<h4>Size Modifiers</h4>

<p>The D10V version of <code>as</code> uses the instruction names in the D10V
Architecture Manual.  However, the names in the manual are sometimes ambiguous. 
There are instruction names that can assemble to a short or long form opcode. 
How does the assembler pick the correct form?  <code>as</code> will always pick the
smallest form if it can.  When dealing with a symbol that is not defined yet when a
line is being assembled, it will always use the long form.  If you need to force the
assembler to use either the short or long form of the instruction, you can append
either <code>.s</code> (short) or <code>.l</code> (long) to it.  For example, if you are writing
an assembly program and you want to do a branch to a symbol that is defined later
in your program, you can write <code>bra.s   foo</code>. 
Objdump and GDB will always append <code>.s</code> or <code>.l</code> to instructions which
have both short and long forms.

<p><hr>
Node:<a name="D10V-Subs">D10V-Subs</a>,
Next:<a rel=next href="#D10V-Chars">D10V-Chars</a>,
Previous:<a rel=previous href="#D10V-Size">D10V-Size</a>,
Up:<a rel=up href="#D10V-Syntax">D10V-Syntax</a>
<br>

<h4>Sub-Instructions</h4>

<p>The D10V assembler takes as input a series of instructions, either one-per-line,
or in the special two-per-line format described in the next section.  Some of these
instructions will be short-form or sub-instructions.  These sub-instructions can be packed
into a single instruction.  The assembler will do this automatically.  It will also detect
when it should not pack instructions.  For example, when a label is defined, the next
instruction will never be packaged with the previous one.  Whenever a branch and link
instruction is called, it will not be packaged with the next instruction so the return
address will be valid.  Nops are automatically inserted when necessary.

<p>If you do not want the assembler automatically making these decisions, you can control
the packaging and execution type (parallel or sequential) with the special execution
symbols described in the next section.

<p><hr>
Node:<a name="D10V-Chars">D10V-Chars</a>,
Next:<a rel=next href="#D10V-Regs">D10V-Regs</a>,
Previous:<a rel=previous href="#D10V-Subs">D10V-Subs</a>,
Up:<a rel=up href="#D10V-Syntax">D10V-Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>;</code> and <code>#</code> are the line comment characters. 
Sub-instructions may be executed in order, in reverse-order, or in parallel. 
Instructions listed in the standard one-per-line format will be executed sequentially. 
To specify the executing order, use the following symbols:
<dl>
<dt><code>-&gt;</code>
<dd>Sequential with instruction on the left first. 
<br><dt><code>&lt;-</code>
<dd>Sequential with instruction on the right first. 
<br><dt><code>||</code>
<dd>Parallel
</dl>
The D10V syntax allows either one instruction per line, one instruction per line with
the execution symbol, or two instructions per line.  For example
<dl>
<dt><code>abs       a1      -&gt;      abs     r0</code>
<dd>Execute these sequentially.  The instruction on the right is in the right
container and is executed second. 
<br><dt><code>abs       r0      &lt;-      abs     a1</code>
<dd>Execute these reverse-sequentially.  The instruction on the right is in the right
container, and is executed first. 
<br><dt><code>ld2w    r2,@r8+         ||      mac     a0,r0,r7</code>
<dd>Execute these in parallel. 
<br><dt><code>ld2w    r2,@r8+         ||</code>
<dt><code>mac     a0,r0,r7</code>
<dd>Two-line format. Execute these in parallel. 
<br><dt><code>ld2w    r2,@r8+</code>
<dt><code>mac     a0,r0,r7</code>
<dd>Two-line format. Execute these sequentially.  Assembler will
put them in the proper containers. 
<br><dt><code>ld2w    r2,@r8+         -&gt;</code>
<dt><code>mac     a0,r0,r7</code>
<dd>Two-line format. Execute these sequentially.  Same as above but
second instruction will always go into right container. 
</dl>
Since <code>$</code> has no special meaning, you may use it in symbol names.

<p><hr>
Node:<a name="D10V-Regs">D10V-Regs</a>,
Next:<a rel=next href="#D10V-Addressing">D10V-Addressing</a>,
Previous:<a rel=previous href="#D10V-Chars">D10V-Chars</a>,
Up:<a rel=up href="#D10V-Syntax">D10V-Syntax</a>
<br>

<h4>Register Names</h4>

<p>You can use the predefined symbols <code>r0</code> through <code>r15</code> to refer to the D10V
registers.  You can also use <code>sp</code> as an alias for <code>r15</code>.  The accumulators
are <code>a0</code> and <code>a1</code>.  There are special register-pair names that may
optionally be used in opcodes that require even-numbered registers. Register names are
not case sensitive.

<p>Register Pairs
<dl>
<dt><code>r0-r1</code>
<br><dt><code>r2-r3</code>
<br><dt><code>r4-r5</code>
<br><dt><code>r6-r7</code>
<br><dt><code>r8-r9</code>
<br><dt><code>r10-r11</code>
<br><dt><code>r12-r13</code>
<br><dt><code>r14-r15</code>
<dd></dl>

<p>The D10V also has predefined symbols for these control registers and status bits:
<dl>
<dt><code>psw</code>
<dd>Processor Status Word
<br><dt><code>bpsw</code>
<dd>Backup Processor Status Word
<br><dt><code>pc</code>
<dd>Program Counter
<br><dt><code>bpc</code>
<dd>Backup Program Counter
<br><dt><code>rpt_c</code>
<dd>Repeat Count
<br><dt><code>rpt_s</code>
<dd>Repeat Start address
<br><dt><code>rpt_e</code>
<dd>Repeat End address
<br><dt><code>mod_s</code>
<dd>Modulo Start address
<br><dt><code>mod_e</code>
<dd>Modulo End address
<br><dt><code>iba</code>
<dd>Instruction Break Address
<br><dt><code>f0</code>
<dd>Flag 0
<br><dt><code>f1</code>
<dd>Flag 1
<br><dt><code>c</code>
<dd>Carry flag
</dl>

<p><hr>
Node:<a name="D10V-Addressing">D10V-Addressing</a>,
Next:<a rel=next href="#D10V-Word">D10V-Word</a>,
Previous:<a rel=previous href="#D10V-Regs">D10V-Regs</a>,
Up:<a rel=up href="#D10V-Syntax">D10V-Syntax</a>
<br>

<h4>Addressing Modes</h4>

<p><code>as</code> understands the following addressing modes for the D10V. 
<code>R<var>n</var></code> in the following refers to any of the numbered
registers, but <em>not</em> the control registers.
<dl>
<dt><code>R<var>n</var></code>
<dd>Register direct
<br><dt><code>@R<var>n</var></code>
<dd>Register indirect
<br><dt><code>@R<var>n</var>+</code>
<dd>Register indirect with post-increment
<br><dt><code>@R<var>n</var>-</code>
<dd>Register indirect with post-decrement
<br><dt><code>@-SP</code>
<dd>Register indirect with pre-decrement
<br><dt><code>@(<var>disp</var>, R<var>n</var>)</code>
<dd>Register indirect with displacement
<br><dt><code><var>addr</var></code>
<dd>PC relative address (for branch or rep). 
<br><dt><code>#<var>imm</var></code>
<dd>Immediate data (the <code>#</code> is optional and ignored)
</dl>

<p><hr>
Node:<a name="D10V-Word">D10V-Word</a>,
Previous:<a rel=previous href="#D10V-Addressing">D10V-Addressing</a>,
Up:<a rel=up href="#D10V-Syntax">D10V-Syntax</a>
<br>

<h4>@WORD Modifier</h4>

<p>Any symbol followed by <code>@word</code> will be replaced by the symbol's value
shifted right by 2.  This is used in situations such as loading a register
with the address of a function (or any other code fragment).  For example, if
you want to load a register with the location of the function <code>main</code> then
jump to that function, you could do it as follws:
<pre>ldi     r2, main@word
jmp     r2
</pre>

<p><hr>
Node:<a name="D10V-Float">D10V-Float</a>,
Next:<a rel=next href="#D10V-Opcodes">D10V-Opcodes</a>,
Previous:<a rel=previous href="#D10V-Syntax">D10V-Syntax</a>,
Up:<a rel=up href="#D10V-Dependent">D10V-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The D10V has no hardware floating point, but the <code>.float</code> and <code>.double</code>
directives generates <small>IEEE</small> floating-point numbers for compatibility
with other development tools.

<p><hr>
Node:<a name="D10V-Opcodes">D10V-Opcodes</a>,
Previous:<a rel=previous href="#D10V-Float">D10V-Float</a>,
Up:<a rel=up href="#D10V-Dependent">D10V-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the D10V machine instruction set, see
<cite>D10V Architecture: A VLIW Microprocessor for Multimedia Applications</cite>
(Mitsubishi Electric Corp.). 
<code>as</code> implements all the standard D10V opcodes.  The only changes are those
described in the section on size modifiers

<p><hr>
Node:<a name="D30V-Dependent">D30V-Dependent</a>,
Next:<a rel=next href="#H8%2f300-Dependent">H8/300-Dependent</a>,
Previous:<a rel=previous href="#D10V-Dependent">D10V-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>D30V Dependent Features</h2>

<ul>
<li><a href="#D30V-Opts">D30V-Opts</a>:                    D30V Options
<li><a href="#D30V-Syntax">D30V-Syntax</a>:                  Syntax
<li><a href="#D30V-Float">D30V-Float</a>:                   Floating Point
<li><a href="#D30V-Opcodes">D30V-Opcodes</a>:                 Opcodes
</ul>

<p><hr>
Node:<a name="D30V-Opts">D30V-Opts</a>,
Next:<a rel=next href="#D30V-Syntax">D30V-Syntax</a>,
Up:<a rel=up href="#D30V-Dependent">D30V-Dependent</a>
<br>

<h3>D30V Options</h3>

<p>The Mitsubishi D30V version of <code>as</code> has a few machine
dependent options.

<dl>
<dt><code>-O</code>
<dd>The D30V can often execute two sub-instructions in parallel. When this option
is used, <code>as</code> will attempt to optimize its output by detecting when
instructions can be executed in parallel.

<br><dt><code>-n</code>
<dd>When this option is used, <code>as</code> will issue a warning every
time it adds a nop instruction.

<br><dt><code>-N</code>
<dd>When this option is used, <code>as</code> will issue a warning if it
needs to insert a nop after a 32-bit multiply before a load or 16-bit
multiply instruction. 
</dl>

<p><hr>
Node:<a name="D30V-Syntax">D30V-Syntax</a>,
Next:<a rel=next href="#D30V-Float">D30V-Float</a>,
Previous:<a rel=previous href="#D30V-Opts">D30V-Opts</a>,
Up:<a rel=up href="#D30V-Dependent">D30V-Dependent</a>
<br>

<h3>Syntax</h3>

<p>The D30V syntax is based on the syntax in Mitsubishi's D30V architecture manual. 
The differences are detailed below.

<ul>
<li><a href="#D30V-Size">D30V-Size</a>:                  Size Modifiers
<li><a href="#D30V-Subs">D30V-Subs</a>:                  Sub-Instructions
<li><a href="#D30V-Chars">D30V-Chars</a>:                 Special Characters
<li><a href="#D30V-Guarded">D30V-Guarded</a>:               Guarded Execution
<li><a href="#D30V-Regs">D30V-Regs</a>:                  Register Names
<li><a href="#D30V-Addressing">D30V-Addressing</a>:            Addressing Modes
</ul>

<p><hr>
Node:<a name="D30V-Size">D30V-Size</a>,
Next:<a rel=next href="#D30V-Subs">D30V-Subs</a>,
Up:<a rel=up href="#D30V-Syntax">D30V-Syntax</a>
<br>

<h4>Size Modifiers</h4>

<p>The D30V version of <code>as</code> uses the instruction names in the D30V
Architecture Manual.  However, the names in the manual are sometimes ambiguous. 
There are instruction names that can assemble to a short or long form opcode. 
How does the assembler pick the correct form?  <code>as</code> will always pick the
smallest form if it can.  When dealing with a symbol that is not defined yet when a
line is being assembled, it will always use the long form.  If you need to force the
assembler to use either the short or long form of the instruction, you can append
either <code>.s</code> (short) or <code>.l</code> (long) to it.  For example, if you are writing
an assembly program and you want to do a branch to a symbol that is defined later
in your program, you can write <code>bra.s foo</code>. 
Objdump and GDB will always append <code>.s</code> or <code>.l</code> to instructions which
have both short and long forms.

<p><hr>
Node:<a name="D30V-Subs">D30V-Subs</a>,
Next:<a rel=next href="#D30V-Chars">D30V-Chars</a>,
Previous:<a rel=previous href="#D30V-Size">D30V-Size</a>,
Up:<a rel=up href="#D30V-Syntax">D30V-Syntax</a>
<br>

<h4>Sub-Instructions</h4>

<p>The D30V assembler takes as input a series of instructions, either one-per-line,
or in the special two-per-line format described in the next section.  Some of these
instructions will be short-form or sub-instructions.  These sub-instructions can be packed
into a single instruction.  The assembler will do this automatically.  It will also detect
when it should not pack instructions.  For example, when a label is defined, the next
instruction will never be packaged with the previous one.  Whenever a branch and link
instruction is called, it will not be packaged with the next instruction so the return
address will be valid.  Nops are automatically inserted when necessary.

<p>If you do not want the assembler automatically making these decisions, you can control
the packaging and execution type (parallel or sequential) with the special execution
symbols described in the next section.

<p><hr>
Node:<a name="D30V-Chars">D30V-Chars</a>,
Next:<a rel=next href="#D30V-Guarded">D30V-Guarded</a>,
Previous:<a rel=previous href="#D30V-Subs">D30V-Subs</a>,
Up:<a rel=up href="#D30V-Syntax">D30V-Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>;</code> and <code>#</code> are the line comment characters. 
Sub-instructions may be executed in order, in reverse-order, or in parallel. 
Instructions listed in the standard one-per-line format will be executed
sequentially unless you use the <code>-O</code> option.

<p>To specify the executing order, use the following symbols:
<dl>
<dt><code>-&gt;</code>
<dd>Sequential with instruction on the left first.

<br><dt><code>&lt;-</code>
<dd>Sequential with instruction on the right first.

<br><dt><code>||</code>
<dd>Parallel
</dl>

<p>The D30V syntax allows either one instruction per line, one instruction per line with
the execution symbol, or two instructions per line.  For example
<dl>
<dt><code>abs r2,r3 -&gt; abs r4,r5</code>
<dd>Execute these sequentially.  The instruction on the right is in the right
container and is executed second.

<br><dt><code>abs r2,r3 &lt;- abs r4,r5</code>
<dd>Execute these reverse-sequentially.  The instruction on the right is in the right
container, and is executed first.

<br><dt><code>abs r2,r3 || abs r4,r5</code>
<dd>Execute these in parallel.

<br><dt><code>ldw r2,@(r3,r4) ||</code>
<dt><code>mulx r6,r8,r9</code>
<dd>Two-line format. Execute these in parallel.

<br><dt><code>mulx a0,r8,r9</code>
<dt><code>stw r2,@(r3,r4)</code>
<dd>Two-line format. Execute these sequentially unless <code>-O</code> option is
used.  If the <code>-O</code> option is used, the assembler will determine if
the instructions could be done in parallel (the above two instructions
can be done in parallel), and if so, emit them as parallel instructions. 
The assembler will put them in the proper containers.  In the above
example, the assembler will put the <code>stw</code> instruction in left
container and the <code>mulx</code> instruction in the right container.

<br><dt><code>stw r2,@(r3,r4) -&gt;</code>
<dt><code>mulx a0,r8,r9</code>
<dd>Two-line format.  Execute the <code>stw</code> instruction followed by the
<code>mulx</code> instruction sequentially.  The first instruction goes in the
left container and the second instruction goes into right container. 
The assembler will give an error if the machine ordering constraints are
violated.

<br><dt><code>stw r2,@(r3,r4) &lt;-</code>
<dt><code>mulx a0,r8,r9</code>
<dd>Same as previous example, except that the <code>mulx</code> instruction is
executed before the <code>stw</code> instruction. 
</dl>

<p>Since <code>$</code> has no special meaning, you may use it in symbol names.

<p><hr>
Node:<a name="D30V-Guarded">D30V-Guarded</a>,
Next:<a rel=next href="#D30V-Regs">D30V-Regs</a>,
Previous:<a rel=previous href="#D30V-Chars">D30V-Chars</a>,
Up:<a rel=up href="#D30V-Syntax">D30V-Syntax</a>
<br>

<h4>Guarded Execution</h4>

<p><code>as</code> supports the full range of guarded execution
directives for each instruction.  Just append the directive after the
instruction proper.  The directives are:

<dl>
<dt><code>/tx</code>
<dd>Execute the instruction if flag f0 is true. 
<br><dt><code>/fx</code>
<dd>Execute the instruction if flag f0 is false. 
<br><dt><code>/xt</code>
<dd>Execute the instruction if flag f1 is true. 
<br><dt><code>/xf</code>
<dd>Execute the instruction if flag f1 is false. 
<br><dt><code>/tt</code>
<dd>Execute the instruction if both flags f0 and f1 are true. 
<br><dt><code>/tf</code>
<dd>Execute the instruction if flag f0 is true and flag f1 is false. 
</dl>

<p><hr>
Node:<a name="D30V-Regs">D30V-Regs</a>,
Next:<a rel=next href="#D30V-Addressing">D30V-Addressing</a>,
Previous:<a rel=previous href="#D30V-Guarded">D30V-Guarded</a>,
Up:<a rel=up href="#D30V-Syntax">D30V-Syntax</a>
<br>

<h4>Register Names</h4>

<p>You can use the predefined symbols <code>r0</code> through <code>r63</code> to refer
to the D30V registers.  You can also use <code>sp</code> as an alias for
<code>r63</code> and <code>link</code> as an alias for <code>r62</code>.  The accumulators
are <code>a0</code> and <code>a1</code>.

<p>The D30V also has predefined symbols for these control registers and status bits:
<dl>
<dt><code>psw</code>
<dd>Processor Status Word
<br><dt><code>bpsw</code>
<dd>Backup Processor Status Word
<br><dt><code>pc</code>
<dd>Program Counter
<br><dt><code>bpc</code>
<dd>Backup Program Counter
<br><dt><code>rpt_c</code>
<dd>Repeat Count
<br><dt><code>rpt_s</code>
<dd>Repeat Start address
<br><dt><code>rpt_e</code>
<dd>Repeat End address
<br><dt><code>mod_s</code>
<dd>Modulo Start address
<br><dt><code>mod_e</code>
<dd>Modulo End address
<br><dt><code>iba</code>
<dd>Instruction Break Address
<br><dt><code>f0</code>
<dd>Flag 0
<br><dt><code>f1</code>
<dd>Flag 1
<br><dt><code>f2</code>
<dd>Flag 2
<br><dt><code>f3</code>
<dd>Flag 3
<br><dt><code>f4</code>
<dd>Flag 4
<br><dt><code>f5</code>
<dd>Flag 5
<br><dt><code>f6</code>
<dd>Flag 6
<br><dt><code>f7</code>
<dd>Flag 7
<br><dt><code>s</code>
<dd>Same as flag 4 (saturation flag)
<br><dt><code>v</code>
<dd>Same as flag 5 (overflow flag)
<br><dt><code>va</code>
<dd>Same as flag 6 (sticky overflow flag)
<br><dt><code>c</code>
<dd>Same as flag 7 (carry/borrow flag)
<br><dt><code>b</code>
<dd>Same as flag 7 (carry/borrow flag)
</dl>

<p><hr>
Node:<a name="D30V-Addressing">D30V-Addressing</a>,
Previous:<a rel=previous href="#D30V-Regs">D30V-Regs</a>,
Up:<a rel=up href="#D30V-Syntax">D30V-Syntax</a>
<br>

<h4>Addressing Modes</h4>

<p><code>as</code> understands the following addressing modes for the D30V. 
<code>R<var>n</var></code> in the following refers to any of the numbered
registers, but <em>not</em> the control registers.
<dl>
<dt><code>R<var>n</var></code>
<dd>Register direct
<br><dt><code>@R<var>n</var></code>
<dd>Register indirect
<br><dt><code>@R<var>n</var>+</code>
<dd>Register indirect with post-increment
<br><dt><code>@R<var>n</var>-</code>
<dd>Register indirect with post-decrement
<br><dt><code>@-SP</code>
<dd>Register indirect with pre-decrement
<br><dt><code>@(<var>disp</var>, R<var>n</var>)</code>
<dd>Register indirect with displacement
<br><dt><code><var>addr</var></code>
<dd>PC relative address (for branch or rep). 
<br><dt><code>#<var>imm</var></code>
<dd>Immediate data (the <code>#</code> is optional and ignored)
</dl>

<p><hr>
Node:<a name="D30V-Float">D30V-Float</a>,
Next:<a rel=next href="#D30V-Opcodes">D30V-Opcodes</a>,
Previous:<a rel=previous href="#D30V-Syntax">D30V-Syntax</a>,
Up:<a rel=up href="#D30V-Dependent">D30V-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The D30V has no hardware floating point, but the <code>.float</code> and <code>.double</code>
directives generates <small>IEEE</small> floating-point numbers for compatibility
with other development tools.

<p><hr>
Node:<a name="D30V-Opcodes">D30V-Opcodes</a>,
Previous:<a rel=previous href="#D30V-Float">D30V-Float</a>,
Up:<a rel=up href="#D30V-Dependent">D30V-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the D30V machine instruction set, see
<cite>D30V Architecture: A VLIW Microprocessor for Multimedia Applications</cite>
(Mitsubishi Electric Corp.). 
<code>as</code> implements all the standard D30V opcodes.  The only changes are those
described in the section on size modifiers

<p><hr>
Node:<a name="H8%2f300-Dependent">H8/300-Dependent</a>,
Next:<a rel=next href="#H8%2f500-Dependent">H8/500-Dependent</a>,
Previous:<a rel=previous href="#D30V-Dependent">D30V-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>H8/300 Dependent Features</h2>

<ul>
<li><a href="#H8%2f300%20Options">H8/300 Options</a>:               Options
<li><a href="#H8%2f300%20Syntax">H8/300 Syntax</a>:                Syntax
<li><a href="#H8%2f300%20Floating%20Point">H8/300 Floating Point</a>:        Floating Point
<li><a href="#H8%2f300%20Directives">H8/300 Directives</a>:            H8/300 Machine Directives
<li><a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="H8%2f300%20Options">H8/300 Options</a>,
Next:<a rel=next href="#H8%2f300%20Syntax">H8/300 Syntax</a>,
Up:<a rel=up href="#H8%2f300-Dependent">H8/300-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no additional command-line options for the Hitachi
H8/300 family.

<p><hr>
Node:<a name="H8%2f300%20Syntax">H8/300 Syntax</a>,
Next:<a rel=next href="#H8%2f300%20Floating%20Point">H8/300 Floating Point</a>,
Previous:<a rel=previous href="#H8%2f300%20Options">H8/300 Options</a>,
Up:<a rel=up href="#H8%2f300-Dependent">H8/300-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#H8%2f300-Chars">H8/300-Chars</a>:                 Special Characters
<li><a href="#H8%2f300-Regs">H8/300-Regs</a>:                  Register Names
<li><a href="#H8%2f300-Addressing">H8/300-Addressing</a>:            Addressing Modes
</ul>

<p><hr>
Node:<a name="H8%2f300-Chars">H8/300-Chars</a>,
Next:<a rel=next href="#H8%2f300-Regs">H8/300-Regs</a>,
Up:<a rel=up href="#H8%2f300%20Syntax">H8/300 Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>;</code> is the line comment character.

<p><code>$</code> can be used instead of a newline to separate statements. 
Therefore <em>you may not use <code>$</code> in symbol names</em> on the H8/300.

<p><hr>
Node:<a name="H8%2f300-Regs">H8/300-Regs</a>,
Next:<a rel=next href="#H8%2f300-Addressing">H8/300-Addressing</a>,
Previous:<a rel=previous href="#H8%2f300-Chars">H8/300-Chars</a>,
Up:<a rel=up href="#H8%2f300%20Syntax">H8/300 Syntax</a>
<br>

<h4>Register Names</h4>

<p>You can use predefined symbols of the form <code>r<var>n</var>h</code> and
<code>r<var>n</var>l</code> to refer to the H8/300 registers as sixteen 8-bit
general-purpose registers.  <var>n</var> is a digit from <code>0</code> to
<code>7</code>); for instance, both <code>r0h</code> and <code>r7l</code> are valid
register names.

<p>You can also use the eight predefined symbols <code>r<var>n</var></code> to refer
to the H8/300 registers as 16-bit registers (you must use this form for
addressing).

<p>On the H8/300H, you can also use the eight predefined symbols
<code>er<var>n</var></code> (<code>er0</code> <small>...</small> <code>er7</code>) to refer to the 32-bit
general purpose registers.

<p>The two control registers are called <code>pc</code> (program counter; a
16-bit register, except on the H8/300H where it is 24 bits) and
<code>ccr</code> (condition code register; an 8-bit register).  <code>r7</code> is
used as the stack pointer, and can also be called <code>sp</code>.

<p><hr>
Node:<a name="H8%2f300-Addressing">H8/300-Addressing</a>,
Previous:<a rel=previous href="#H8%2f300-Regs">H8/300-Regs</a>,
Up:<a rel=up href="#H8%2f300%20Syntax">H8/300 Syntax</a>
<br>

<h4>Addressing Modes</h4>

as understands the following addressing modes for the H8/300:
<dl>
<dt><code>r<var>n</var></code>
<dd>Register direct

<br><dt><code>@r<var>n</var></code>
<dd>Register indirect

<br><dt><code>@(<var>d</var>, r<var>n</var>)</code>
<dt><code>@(<var>d</var>:16, r<var>n</var>)</code>
<dt><code>@(<var>d</var>:24, r<var>n</var>)</code>
<dd>Register indirect: 16-bit or 24-bit displacement <var>d</var> from register
<var>n</var>.  (24-bit displacements are only meaningful on the H8/300H.)

<br><dt><code>@r<var>n</var>+</code>
<dd>Register indirect with post-increment

<br><dt><code>@-r<var>n</var></code>
<dd>Register indirect with pre-decrement

<br><dt><code><code>@</code><var>aa</var></code>
<dt><code><code>@</code><var>aa</var>:8</code>
<dt><code><code>@</code><var>aa</var>:16</code>
<dt><code><code>@</code><var>aa</var>:24</code>
<dd>Absolute address <code>aa</code>.  (The address size <code>:24</code> only makes
sense on the H8/300H.)

<br><dt><code>#<var>xx</var></code>
<dt><code>#<var>xx</var>:8</code>
<dt><code>#<var>xx</var>:16</code>
<dt><code>#<var>xx</var>:32</code>
<dd>Immediate data <var>xx</var>.  You may specify the <code>:8</code>, <code>:16</code>, or
<code>:32</code> for clarity, if you wish; but <code>as</code> neither
requires this nor uses it--the data size required is taken from
context.

<br><dt><code><code>@</code><code>@</code><var>aa</var></code>
<dt><code><code>@</code><code>@</code><var>aa</var>:8</code>
<dd>Memory indirect.  You may specify the <code>:8</code> for clarity, if you
wish; but <code>as</code> neither requires this nor uses it. 
</dl>

<p><hr>
Node:<a name="H8%2f300%20Floating%20Point">H8/300 Floating Point</a>,
Next:<a rel=next href="#H8%2f300%20Directives">H8/300 Directives</a>,
Previous:<a rel=previous href="#H8%2f300%20Syntax">H8/300 Syntax</a>,
Up:<a rel=up href="#H8%2f300-Dependent">H8/300-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The H8/300 family has no hardware floating point, but the <code>.float</code>
directive generates <small>IEEE</small> floating-point numbers for compatibility
with other development tools.

<p><hr>
Node:<a name="H8%2f300%20Directives">H8/300 Directives</a>,
Next:<a rel=next href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>,
Previous:<a rel=previous href="#H8%2f300%20Floating%20Point">H8/300 Floating Point</a>,
Up:<a rel=up href="#H8%2f300-Dependent">H8/300-Dependent</a>
<br>

<h3>H8/300 Machine Directives</h3>

<p><code>as</code> has only one machine-dependent directive for the
H8/300:

<dl>
<dt><code>.h8300h</code>
<dd>Recognize and emit additional instructions for the H8/300H variant, and
also make <code>.int</code> emit 32-bit numbers rather than the usual (16-bit)
for the H8/300 family. 
</dl>

<p>On the H8/300 family (including the H8/300H) <code>.word</code> directives
generate 16-bit numbers.

<p><hr>
Node:<a name="H8%2f300%20Opcodes">H8/300 Opcodes</a>,
Previous:<a rel=previous href="#H8%2f300%20Directives">H8/300 Directives</a>,
Up:<a rel=up href="#H8%2f300-Dependent">H8/300-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the H8/300 machine instruction set, see
<cite>H8/300 Series Programming Manual</cite> (Hitachi ADE-602-025).  For
information specific to the H8/300H, see <cite>H8/300H Series
Programming Manual</cite> (Hitachi).

<p><code>as</code> implements all the standard H8/300 opcodes.  No additional
pseudo-instructions are needed on this family.

<p>The following table summarizes the H8/300 opcodes, and their arguments. 
Entries marked <code>*</code> are opcodes used only on the H8/300H.

<pre>         <i>Legend:</i>
            Rs   source register
            Rd   destination register
            abs  absolute address
            imm  immediate data
         disp:N  N-bit displacement from a register
        pcrel:N  N-bit displacement relative to program counter

   add.b #imm,rd              *  andc #imm,ccr
   add.b rs,rd                   band #imm,rd
   add.w rs,rd                   band #imm,@rd
*  add.w #imm,rd                 band #imm,@abs:8
*  add.l rs,rd                   bra  pcrel:8
*  add.l #imm,rd              *  bra  pcrel:16
   adds #imm,rd                  bt   pcrel:8
   addx #imm,rd               *  bt   pcrel:16
   addx rs,rd                    brn  pcrel:8
   and.b #imm,rd              *  brn  pcrel:16
   and.b rs,rd                   bf   pcrel:8
*  and.w rs,rd                *  bf   pcrel:16
*  and.w #imm,rd                 bhi  pcrel:8
*  and.l #imm,rd              *  bhi  pcrel:16
*  and.l rs,rd                   bls  pcrel:8

*  bls  pcrel:16                 bld  #imm,rd
   bcc  pcrel:8                  bld  #imm,@rd
*  bcc  pcrel:16                 bld  #imm,@abs:8
   bhs  pcrel:8                  bnot #imm,rd
*  bhs  pcrel:16                 bnot #imm,@rd
   bcs  pcrel:8                  bnot #imm,@abs:8
*  bcs  pcrel:16                 bnot rs,rd
   blo  pcrel:8                  bnot rs,@rd
*  blo  pcrel:16                 bnot rs,@abs:8
   bne  pcrel:8                  bor  #imm,rd
*  bne  pcrel:16                 bor  #imm,@rd
   beq  pcrel:8                  bor  #imm,@abs:8
*  beq  pcrel:16                 bset #imm,rd
   bvc  pcrel:8                  bset #imm,@rd
*  bvc  pcrel:16                 bset #imm,@abs:8
   bvs  pcrel:8                  bset rs,rd
*  bvs  pcrel:16                 bset rs,@rd
   bpl  pcrel:8                  bset rs,@abs:8
*  bpl  pcrel:16                 bsr  pcrel:8
   bmi  pcrel:8                  bsr  pcrel:16
*  bmi  pcrel:16                 bst  #imm,rd
   bge  pcrel:8                  bst  #imm,@rd
*  bge  pcrel:16                 bst  #imm,@abs:8
   blt  pcrel:8                  btst #imm,rd
*  blt  pcrel:16                 btst #imm,@rd
   bgt  pcrel:8                  btst #imm,@abs:8
*  bgt  pcrel:16                 btst rs,rd
   ble  pcrel:8                  btst rs,@rd
*  ble  pcrel:16                 btst rs,@abs:8
   bclr #imm,rd                  bxor #imm,rd
   bclr #imm,@rd                 bxor #imm,@rd
   bclr #imm,@abs:8              bxor #imm,@abs:8
   bclr rs,rd                    cmp.b #imm,rd
   bclr rs,@rd                   cmp.b rs,rd
   bclr rs,@abs:8                cmp.w rs,rd
   biand #imm,rd                 cmp.w rs,rd
   biand #imm,@rd             *  cmp.w #imm,rd
   biand #imm,@abs:8          *  cmp.l #imm,rd
   bild #imm,rd               *  cmp.l rs,rd
   bild #imm,@rd                 daa  rs
   bild #imm,@abs:8              das  rs
   bior #imm,rd                  dec.b rs
   bior #imm,@rd              *  dec.w #imm,rd
   bior #imm,@abs:8           *  dec.l #imm,rd
   bist #imm,rd                  divxu.b rs,rd
   bist #imm,@rd              *  divxu.w rs,rd
   bist #imm,@abs:8           *  divxs.b rs,rd
   bixor #imm,rd              *  divxs.w rs,rd
   bixor #imm,@rd                eepmov
   bixor #imm,@abs:8          *  eepmovw

*  exts.w rd                     mov.w rs,@abs:16
*  exts.l rd                  *  mov.l #imm,rd
*  extu.w rd                  *  mov.l rs,rd
*  extu.l rd                  *  mov.l @rs,rd
   inc  rs                    *  mov.l @(disp:16,rs),rd
*  inc.w #imm,rd              *  mov.l @(disp:24,rs),rd
*  inc.l #imm,rd              *  mov.l @rs+,rd
   jmp  @rs                   *  mov.l @abs:16,rd
   jmp  abs                   *  mov.l @abs:24,rd
   jmp  @@abs:8               *  mov.l rs,@rd
   jsr  @rs                   *  mov.l rs,@(disp:16,rd)
   jsr  abs                   *  mov.l rs,@(disp:24,rd)
   jsr  @@abs:8               *  mov.l rs,@-rd
   ldc  #imm,ccr              *  mov.l rs,@abs:16
   ldc  rs,ccr                *  mov.l rs,@abs:24
*  ldc  @abs:16,ccr              movfpe @abs:16,rd
*  ldc  @abs:24,ccr              movtpe rs,@abs:16
*  ldc  @(disp:16,rs),ccr        mulxu.b rs,rd
*  ldc  @(disp:24,rs),ccr     *  mulxu.w rs,rd
*  ldc  @rs+,ccr              *  mulxs.b rs,rd
*  ldc  @rs,ccr               *  mulxs.w rs,rd
*  mov.b @(disp:24,rs),rd        neg.b rs
*  mov.b rs,@(disp:24,rd)     *  neg.w rs
   mov.b @abs:16,rd           *  neg.l rs
   mov.b rs,rd                   nop
   mov.b @abs:8,rd               not.b rs
   mov.b rs,@abs:8            *  not.w rs
   mov.b rs,rd                *  not.l rs
   mov.b #imm,rd                 or.b #imm,rd
   mov.b @rs,rd                  or.b rs,rd
   mov.b @(disp:16,rs),rd     *  or.w #imm,rd
   mov.b @rs+,rd              *  or.w rs,rd
   mov.b @abs:8,rd            *  or.l #imm,rd
   mov.b rs,@rd               *  or.l rs,rd
   mov.b rs,@(disp:16,rd)        orc  #imm,ccr
   mov.b rs,@-rd                 pop.w rs
   mov.b rs,@abs:8            *  pop.l rs
   mov.w rs,@rd                  push.w rs
*  mov.w @(disp:24,rs),rd     *  push.l rs
*  mov.w rs,@(disp:24,rd)        rotl.b rs
*  mov.w @abs:24,rd           *  rotl.w rs
*  mov.w rs,@abs:24           *  rotl.l rs
   mov.w rs,rd                   rotr.b rs
   mov.w #imm,rd              *  rotr.w rs
   mov.w @rs,rd               *  rotr.l rs
   mov.w @(disp:16,rs),rd        rotxl.b rs
   mov.w @rs+,rd              *  rotxl.w rs
   mov.w @abs:16,rd           *  rotxl.l rs
   mov.w rs,@(disp:16,rd)        rotxr.b rs
   mov.w rs,@-rd              *  rotxr.w rs

*  rotxr.l rs                 *  stc  ccr,@(disp:24,rd)
   bpt                        *  stc  ccr,@-rd
   rte                        *  stc  ccr,@abs:16
   rts                        *  stc  ccr,@abs:24
   shal.b rs                     sub.b rs,rd
*  shal.w rs                     sub.w rs,rd
*  shal.l rs                  *  sub.w #imm,rd
   shar.b rs                  *  sub.l rs,rd
*  shar.w rs                  *  sub.l #imm,rd
*  shar.l rs                     subs #imm,rd
   shll.b rs                     subx #imm,rd
*  shll.w rs                     subx rs,rd
*  shll.l rs                  *  trapa #imm
   shlr.b rs                     xor  #imm,rd
*  shlr.w rs                     xor  rs,rd
*  shlr.l rs                  *  xor.w #imm,rd
   sleep                      *  xor.w rs,rd
   stc  ccr,rd                *  xor.l #imm,rd
*  stc  ccr,@rs               *  xor.l rs,rd
*  stc  ccr,@(disp:16,rd)        xorc #imm,ccr
</pre>

<p>Four H8/300 instructions (<code>add</code>, <code>cmp</code>, <code>mov</code>,
<code>sub</code>) are defined with variants using the suffixes <code>.b</code>,
<code>.w</code>, and <code>.l</code> to specify the size of a memory operand. 
<code>as</code> supports these suffixes, but does not require them;
since one of the operands is always a register, <code>as</code> can
deduce the correct size.

<p>For example, since <code>r0</code> refers to a 16-bit register,
<pre>mov    r0,@foo
<br>is equivalent to<br>
mov.w  r0,@foo
</pre>

<p>If you use the size suffixes, <code>as</code> issues a warning when
the suffix and the register size do not match.

<p><hr>
Node:<a name="H8%2f500-Dependent">H8/500-Dependent</a>,
Next:<a rel=next href="#HPPA-Dependent">HPPA-Dependent</a>,
Previous:<a rel=previous href="#H8%2f300-Dependent">H8/300-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>H8/500 Dependent Features</h2>

<ul>
<li><a href="#H8%2f500%20Options">H8/500 Options</a>:               Options
<li><a href="#H8%2f500%20Syntax">H8/500 Syntax</a>:                Syntax
<li><a href="#H8%2f500%20Floating%20Point">H8/500 Floating Point</a>:        Floating Point
<li><a href="#H8%2f500%20Directives">H8/500 Directives</a>:            H8/500 Machine Directives
<li><a href="#H8%2f500%20Opcodes">H8/500 Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="H8%2f500%20Options">H8/500 Options</a>,
Next:<a rel=next href="#H8%2f500%20Syntax">H8/500 Syntax</a>,
Up:<a rel=up href="#H8%2f500-Dependent">H8/500-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no additional command-line options for the Hitachi
H8/500 family.

<p><hr>
Node:<a name="H8%2f500%20Syntax">H8/500 Syntax</a>,
Next:<a rel=next href="#H8%2f500%20Floating%20Point">H8/500 Floating Point</a>,
Previous:<a rel=previous href="#H8%2f500%20Options">H8/500 Options</a>,
Up:<a rel=up href="#H8%2f500-Dependent">H8/500-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#H8%2f500-Chars">H8/500-Chars</a>:                 Special Characters
<li><a href="#H8%2f500-Regs">H8/500-Regs</a>:                  Register Names
<li><a href="#H8%2f500-Addressing">H8/500-Addressing</a>:            Addressing Modes
</ul>

<p><hr>
Node:<a name="H8%2f500-Chars">H8/500-Chars</a>,
Next:<a rel=next href="#H8%2f500-Regs">H8/500-Regs</a>,
Up:<a rel=up href="#H8%2f500%20Syntax">H8/500 Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>!</code> is the line comment character.

<p><code>;</code> can be used instead of a newline to separate statements.

<p>Since <code>$</code> has no special meaning, you may use it in symbol names.

<p><hr>
Node:<a name="H8%2f500-Regs">H8/500-Regs</a>,
Next:<a rel=next href="#H8%2f500-Addressing">H8/500-Addressing</a>,
Previous:<a rel=previous href="#H8%2f500-Chars">H8/500-Chars</a>,
Up:<a rel=up href="#H8%2f500%20Syntax">H8/500 Syntax</a>
<br>

<h4>Register Names</h4>

<p>You can use the predefined symbols <code>r0</code>, <code>r1</code>, <code>r2</code>,
<code>r3</code>, <code>r4</code>, <code>r5</code>, <code>r6</code>, and <code>r7</code> to refer to
the H8/500 registers.

<p>The H8/500 also has these control registers:

<dl>
<dt><code>cp</code>
<dd>code pointer

<br><dt><code>dp</code>
<dd>data pointer

<br><dt><code>bp</code>
<dd>base pointer

<br><dt><code>tp</code>
<dd>stack top pointer

<br><dt><code>ep</code>
<dd>extra pointer

<br><dt><code>sr</code>
<dd>status register

<br><dt><code>ccr</code>
<dd>condition code register
</dl>

<p>All registers are 16 bits long.  To represent 32 bit numbers, use two
adjacent registers; for distant memory addresses, use one of the segment
pointers (<code>cp</code> for the program counter; <code>dp</code> for
<code>r0</code>-<code>r3</code>; <code>ep</code> for <code>r4</code> and <code>r5</code>; and
<code>tp</code> for <code>r6</code> and <code>r7</code>.

<p><hr>
Node:<a name="H8%2f500-Addressing">H8/500-Addressing</a>,
Previous:<a rel=previous href="#H8%2f500-Regs">H8/500-Regs</a>,
Up:<a rel=up href="#H8%2f500%20Syntax">H8/500 Syntax</a>
<br>

<h4>Addressing Modes</h4>

as understands the following addressing modes for the H8/500:
<dl>
<dt><code>R<var>n</var></code>
<dd>Register direct

<br><dt><code>@R<var>n</var></code>
<dd>Register indirect

<br><dt><code>@(d:8, R<var>n</var>)</code>
<dd>Register indirect with 8 bit signed displacement

<br><dt><code>@(d:16, R<var>n</var>)</code>
<dd>Register indirect with 16 bit signed displacement

<br><dt><code>@-R<var>n</var></code>
<dd>Register indirect with pre-decrement

<br><dt><code>@R<var>n</var>+</code>
<dd>Register indirect with post-increment

<br><dt><code>@<var>aa</var>:8</code>
<dd>8 bit absolute address

<br><dt><code>@<var>aa</var>:16</code>
<dd>16 bit absolute address

<br><dt><code>#<var>xx</var>:8</code>
<dd>8 bit immediate

<br><dt><code>#<var>xx</var>:16</code>
<dd>16 bit immediate
</dl>

<p><hr>
Node:<a name="H8%2f500%20Floating%20Point">H8/500 Floating Point</a>,
Next:<a rel=next href="#H8%2f500%20Directives">H8/500 Directives</a>,
Previous:<a rel=previous href="#H8%2f500%20Syntax">H8/500 Syntax</a>,
Up:<a rel=up href="#H8%2f500-Dependent">H8/500-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The H8/500 family has no hardware floating point, but the <code>.float</code>
directive generates <small>IEEE</small> floating-point numbers for compatibility
with other development tools.

<p><hr>
Node:<a name="H8%2f500%20Directives">H8/500 Directives</a>,
Next:<a rel=next href="#H8%2f500%20Opcodes">H8/500 Opcodes</a>,
Previous:<a rel=previous href="#H8%2f500%20Floating%20Point">H8/500 Floating Point</a>,
Up:<a rel=up href="#H8%2f500-Dependent">H8/500-Dependent</a>
<br>

<h3>H8/500 Machine Directives</h3>

<p><code>as</code> has no machine-dependent directives for the H8/500. 
However, on this platform the <code>.int</code> and <code>.word</code> directives
generate 16-bit numbers.

<p><hr>
Node:<a name="H8%2f500%20Opcodes">H8/500 Opcodes</a>,
Previous:<a rel=previous href="#H8%2f500%20Directives">H8/500 Directives</a>,
Up:<a rel=up href="#H8%2f500-Dependent">H8/500-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the H8/500 machine instruction set, see
<cite>H8/500 Series Programming Manual</cite> (Hitachi M21T001).

<p><code>as</code> implements all the standard H8/500 opcodes.  No additional
pseudo-instructions are needed on this family.

<p>The following table summarizes H8/500 opcodes and their operands:

<pre><i>Legend:</i>
abs8      8-bit absolute address
abs16     16-bit absolute address
abs24     24-bit absolute address
crb       <code>ccr</code>, <code>br</code>, <code>ep</code>, <code>dp</code>, <code>tp</code>, <code>dp</code>
disp8     8-bit displacement
ea        <code>rn</code>, <code>@rn</code>, <code>@(d:8, rn)</code>, <code>@(d:16, rn)</code>,
          <code>@-rn</code>, <code>@rn+</code>, <code>@aa:8</code>, <code>@aa:16</code>,
          <code>#xx:8</code>, <code>#xx:16</code>
ea_mem    <code>@rn</code>, <code>@(d:8, rn)</code>, <code>@(d:16, rn)</code>,
          <code>@-rn</code>, <code>@rn+</code>, <code>@aa:8</code>, <code>@aa:16</code>
ea_noimm  <code>rn</code>, <code>@rn</code>, <code>@(d:8, rn)</code>, <code>@(d:16, rn)</code>,
          <code>@-rn</code>, <code>@rn+</code>, <code>@aa:8</code>, <code>@aa:16</code>
fp        r6
imm4      4-bit immediate data
imm8      8-bit immediate data
imm16     16-bit immediate data
pcrel8    8-bit offset from program counter
pcrel16   16-bit offset from program counter
qim       <code>-2</code>, <code>-1</code>, <code>1</code>, <code>2</code>
rd        any register
rs        a register distinct from rd
rlist     comma-separated list of registers in parentheses;
          register ranges <code>rd-rs</code> are allowed
sp        stack pointer (<code>r7</code>)
sr        status register
sz        size; <code>.b</code> or <code>.w</code>.  If omitted, default <code>.w</code>

ldc[.b] ea,crb                 bcc[.w] pcrel16
ldc[.w] ea,sr                  bcc[.b] pcrel8
add[:q] sz qim,ea_noimm        bhs[.w] pcrel16
add[:g] sz ea,rd               bhs[.b] pcrel8
adds sz ea,rd                  bcs[.w] pcrel16
addx sz ea,rd                  bcs[.b] pcrel8
and sz ea,rd                   blo[.w] pcrel16
andc[.b] imm8,crb              blo[.b] pcrel8
andc[.w] imm16,sr              bne[.w] pcrel16
bpt                            bne[.b] pcrel8
bra[.w] pcrel16                beq[.w] pcrel16
bra[.b] pcrel8                 beq[.b] pcrel8
bt[.w] pcrel16                 bvc[.w] pcrel16
bt[.b] pcrel8                  bvc[.b] pcrel8
brn[.w] pcrel16                bvs[.w] pcrel16
brn[.b] pcrel8                 bvs[.b] pcrel8
bf[.w] pcrel16                 bpl[.w] pcrel16
bf[.b] pcrel8                  bpl[.b] pcrel8
bhi[.w] pcrel16                bmi[.w] pcrel16
bhi[.b] pcrel8                 bmi[.b] pcrel8
bls[.w] pcrel16                bge[.w] pcrel16
bls[.b] pcrel8                 bge[.b] pcrel8

blt[.w] pcrel16                mov[:g][.b] imm8,ea_mem
blt[.b] pcrel8                 mov[:g][.w] imm16,ea_mem
bgt[.w] pcrel16                movfpe[.b] ea,rd
bgt[.b] pcrel8                 movtpe[.b] rs,ea_noimm
ble[.w] pcrel16                mulxu sz ea,rd
ble[.b] pcrel8                 neg sz ea
bclr sz imm4,ea_noimm          nop
bclr sz rs,ea_noimm            not sz ea
bnot sz imm4,ea_noimm          or sz ea,rd
bnot sz rs,ea_noimm            orc[.b] imm8,crb
bset sz imm4,ea_noimm          orc[.w] imm16,sr
bset sz rs,ea_noimm            pjmp abs24
bsr[.b] pcrel8                 pjmp @rd
bsr[.w] pcrel16                pjsr abs24
btst sz imm4,ea_noimm          pjsr @rd
btst sz rs,ea_noimm            prtd imm8
clr sz ea                      prtd imm16
cmp[:e][.b] imm8,rd            prts
cmp[:i][.w] imm16,rd           rotl sz ea
cmp[:g].b imm8,ea_noimm        rotr sz ea
cmp[:g][.w] imm16,ea_noimm     rotxl sz ea
Cmp[:g] sz ea,rd               rotxr sz ea
dadd rs,rd                     rtd imm8
divxu sz ea,rd                 rtd imm16
dsub rs,rd                     rts
exts[.b] rd                    scb/f rs,pcrel8
extu[.b] rd                    scb/ne rs,pcrel8
jmp @rd                        scb/eq rs,pcrel8
jmp @(imm8,rd)                 shal sz ea
jmp @(imm16,rd)                shar sz ea
jmp abs16                      shll sz ea
jsr @rd                        shlr sz ea
jsr @(imm8,rd)                 sleep
jsr @(imm16,rd)                stc[.b] crb,ea_noimm
jsr abs16                      stc[.w] sr,ea_noimm
ldm @sp+,(rlist)               stm (rlist),@-sp
link fp,imm8                   sub sz ea,rd
link fp,imm16                  subs sz ea,rd
mov[:e][.b] imm8,rd            subx sz ea,rd
mov[:i][.w] imm16,rd           swap[.b] rd
mov[:l][.w] abs8,rd            tas[.b] ea
mov[:l].b abs8,rd              trapa imm4
mov[:s][.w] rs,abs8            trap/vs
mov[:s].b rs,abs8              tst sz ea
mov[:f][.w] @(disp8,fp),rd     unlk fp
mov[:f][.w] rs,@(disp8,fp)     xch[.w] rs,rd
mov[:f].b @(disp8,fp),rd       xor sz ea,rd
mov[:f].b rs,@(disp8,fp)       xorc.b imm8,crb
mov[:g] sz rs,ea_mem           xorc.w imm16,sr
mov[:g] sz ea,rd
</pre>

<p><hr>
Node:<a name="HPPA-Dependent">HPPA-Dependent</a>,
Next:<a rel=next href="#ESA%2f390-Dependent">ESA/390-Dependent</a>,
Previous:<a rel=previous href="#H8%2f500-Dependent">H8/500-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>HPPA Dependent Features</h2>

<ul>
<li><a href="#HPPA%20Notes">HPPA Notes</a>:                 Notes
<li><a href="#HPPA%20Options">HPPA Options</a>:               Options
<li><a href="#HPPA%20Syntax">HPPA Syntax</a>:                Syntax
<li><a href="#HPPA%20Floating%20Point">HPPA Floating Point</a>:        Floating Point
<li><a href="#HPPA%20Directives">HPPA Directives</a>:            HPPA Machine Directives
<li><a href="#HPPA%20Opcodes">HPPA Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="HPPA%20Notes">HPPA Notes</a>,
Next:<a rel=next href="#HPPA%20Options">HPPA Options</a>,
Up:<a rel=up href="#HPPA-Dependent">HPPA-Dependent</a>
<br>

<h3>Notes</h3>

<p>As a back end for <small>GNU</small> <small>CC</small> <code>as</code> has been throughly tested and should
work extremely well.  We have tested it only minimally on hand written assembly
code and no one has tested it much on the assembly output from the HP
compilers.

<p>The format of the debugging sections has changed since the original
<code>as</code> port (version 1.3X) was released; therefore,
you must rebuild all HPPA objects and libraries with the new
assembler so that you can debug the final executable.

<p>The HPPA <code>as</code> port generates a small subset of the relocations
available in the SOM and ELF object file formats.  Additional relocation
support will be added as it becomes necessary.

<p><hr>
Node:<a name="HPPA%20Options">HPPA Options</a>,
Next:<a rel=next href="#HPPA%20Syntax">HPPA Syntax</a>,
Previous:<a rel=previous href="#HPPA%20Notes">HPPA Notes</a>,
Up:<a rel=up href="#HPPA-Dependent">HPPA-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no machine-dependent command-line options for the HPPA.

<p><hr>
Node:<a name="HPPA%20Syntax">HPPA Syntax</a>,
Next:<a rel=next href="#HPPA%20Floating%20Point">HPPA Floating Point</a>,
Previous:<a rel=previous href="#HPPA%20Options">HPPA Options</a>,
Up:<a rel=up href="#HPPA-Dependent">HPPA-Dependent</a>
<br>

<h3>Syntax</h3>

<p>The assembler syntax closely follows the HPPA instruction set
reference manual; assembler directives and general syntax closely follow the
HPPA assembly language reference manual, with a few noteworthy differences.

<p>First, a colon may immediately follow a label definition.  This is
simply for compatibility with how most assembly language programmers
write code.

<p>Some obscure expression parsing problems may affect hand written code which
uses the <code>spop</code> instructions, or code which makes significant
use of the <code>!</code> line separator.

<p><code>as</code> is much less forgiving about missing arguments and other
similar oversights than the HP assembler.  <code>as</code> notifies you
of missing arguments as syntax errors; this is regarded as a feature, not a
bug.

<p>Finally, <code>as</code> allows you to use an external symbol without
explicitly importing the symbol.  <em>Warning:</em> in the future this will be
an error for HPPA targets.

<p>Special characters for HPPA targets include:

<p><code>;</code> is the line comment character.

<p><code>!</code> can be used instead of a newline to separate statements.

<p>Since <code>$</code> has no special meaning, you may use it in symbol names.

<p><hr>
Node:<a name="HPPA%20Floating%20Point">HPPA Floating Point</a>,
Next:<a rel=next href="#HPPA%20Directives">HPPA Directives</a>,
Previous:<a rel=previous href="#HPPA%20Syntax">HPPA Syntax</a>,
Up:<a rel=up href="#HPPA-Dependent">HPPA-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The HPPA family uses <small>IEEE</small> floating-point numbers.

<p><hr>
Node:<a name="HPPA%20Directives">HPPA Directives</a>,
Next:<a rel=next href="#HPPA%20Opcodes">HPPA Opcodes</a>,
Previous:<a rel=previous href="#HPPA%20Floating%20Point">HPPA Floating Point</a>,
Up:<a rel=up href="#HPPA-Dependent">HPPA-Dependent</a>
<br>

<h3>HPPA Assembler Directives</h3>

<p><code>as</code> for the HPPA supports many additional directives for
compatibility with the native assembler.  This section describes them only
briefly.  For detailed information on HPPA-specific assembler directives, see
<cite>HP9000 Series 800 Assembly Language Reference Manual</cite> (HP 92432-90001).

<p><code>as</code> does <em>not</em> support the following assembler directives
described in the HP manual:

<pre>.endm           .liston
.enter          .locct
.leave          .macro
.listoff
</pre>

<p>Beyond those implemented for compatibility, <code>as</code> supports one
additional assembler directive for the HPPA: <code>.param</code>.  It conveys
register argument locations for static functions.  Its syntax closely follows
the <code>.export</code> directive.

<p>These are the additional directives in <code>as</code> for the HPPA:

<dl>
<dt><code>.block <var>n</var></code>
<dt><code>.blockz <var>n</var></code>
<dd>Reserve <var>n</var> bytes of storage, and initialize them to zero.

<br><dt><code>.call</code>
<dd>Mark the beginning of a procedure call.  Only the special case with <em>no
arguments</em> is allowed.

<br><dt><code>.callinfo [ <var>param</var>=<var>value</var>, <small>...</small> ]  [ <var>flag</var>, <small>...</small> ]</code>
<dd>Specify a number of parameters and flags that define the environment for a
procedure.

<p><var>param</var> may be any of <code>frame</code> (frame size), <code>entry_gr</code> (end of
general register range), <code>entry_fr</code> (end of float register range),
<code>entry_sr</code> (end of space register range).

<p>The values for <var>flag</var> are <code>calls</code> or <code>caller</code> (proc has
subroutines), <code>no_calls</code> (proc does not call subroutines), <code>save_rp</code>
(preserve return pointer), <code>save_sp</code> (proc preserves stack pointer),
<code>no_unwind</code> (do not unwind this proc), <code>hpux_int</code> (proc is interrupt
routine).

<br><dt><code>.code</code>
<dd>Assemble into the standard section called <code>$TEXT$</code>, subsection
<code>$CODE$</code>.

<br><dt><code>.copyright "<var>string</var>"</code>
<dd>In the SOM object format, insert <var>string</var> into the object code, marked as a
copyright string.

<br><dt><code>.copyright "<var>string</var>"</code>
<dd>In the ELF object format, insert <var>string</var> into the object code, marked as a
version string.

<br><dt><code>.enter</code>
<dd>Not yet supported; the assembler rejects programs containing this directive.

<br><dt><code>.entry</code>
<dd>Mark the beginning of a procedure.

<br><dt><code>.exit</code>
<dd>Mark the end of a procedure.

<br><dt><code>.export <var>name</var> [ ,<var>typ</var> ]  [ ,<var>param</var>=<var>r</var> ]</code>
<dd>Make a procedure <var>name</var> available to callers.  <var>typ</var>, if present, must
be one of <code>absolute</code>, <code>code</code> (ELF only, not SOM), <code>data</code>,
<code>entry</code>, <code>data</code>, <code>entry</code>, <code>millicode</code>, <code>plabel</code>,
<code>pri_prog</code>, or <code>sec_prog</code>.

<p><var>param</var>, if present, provides either relocation information for the
procedure arguments and result, or a privilege level.  <var>param</var> may be
<code>argw<var>n</var></code> (where <var>n</var> ranges from <code>0</code> to <code>3</code>, and
indicates one of four one-word arguments); <code>rtnval</code> (the procedure's
result); or <code>priv_lev</code> (privilege level).  For arguments or the result,
<var>r</var> specifies how to relocate, and must be one of <code>no</code> (not
relocatable), <code>gr</code> (argument is in general register), <code>fr</code> (in
floating point register), or <code>fu</code> (upper half of float register). 
For <code>priv_lev</code>, <var>r</var> is an integer.

<br><dt><code>.half <var>n</var></code>
<dd>Define a two-byte integer constant <var>n</var>; synonym for the portable
<code>as</code> directive <code>.short</code>.

<br><dt><code>.import <var>name</var> [ ,<var>typ</var> ]</code>
<dd>Converse of <code>.export</code>; make a procedure available to call.  The arguments
use the same conventions as the first two arguments for <code>.export</code>.

<br><dt><code>.label <var>name</var></code>
<dd>Define <var>name</var> as a label for the current assembly location.

<br><dt><code>.leave</code>
<dd>Not yet supported; the assembler rejects programs containing this directive.

<br><dt><code>.origin <var>lc</var></code>
<dd>Advance location counter to <var>lc</var>. Synonym for the <code>{No value for `as'}</code>
portable directive <code>.org</code>.

<br><dt><code>.param <var>name</var> [ ,<var>typ</var> ]  [ ,<var>param</var>=<var>r</var> ]</code>
<dd>Similar to <code>.export</code>, but used for static procedures.

<br><dt><code>.proc</code>
<dd>Use preceding the first statement of a procedure.

<br><dt><code>.procend</code>
<dd>Use following the last statement of a procedure.

<br><dt><code><var>label</var> .reg <var>expr</var></code>
<dd>Synonym for <code>.equ</code>; define <var>label</var> with the absolute expression
<var>expr</var> as its value.

<br><dt><code>.space <var>secname</var> [ ,<var>params</var> ]</code>
<dd>Switch to section <var>secname</var>, creating a new section by that name if
necessary.  You may only use <var>params</var> when creating a new section, not
when switching to an existing one.  <var>secname</var> may identify a section by
number rather than by name.

<p>If specified, the list <var>params</var> declares attributes of the section,
identified by keywords.  The keywords recognized are <code>spnum=<var>exp</var></code>
(identify this section by the number <var>exp</var>, an absolute expression),
<code>sort=<var>exp</var></code> (order sections according to this sort key when linking;
<var>exp</var> is an absolute expression), <code>unloadable</code> (section contains no
loadable data), <code>notdefined</code> (this section defined elsewhere), and
<code>private</code> (data in this section not available to other programs).

<br><dt><code>.spnum <var>secnam</var></code>
<dd>Allocate four bytes of storage, and initialize them with the section number of
the section named <var>secnam</var>.  (You can define the section number with the
HPPA <code>.space</code> directive.)

<br><dt><code>.string "<var>str</var>"</code>
<dd>Copy the characters in the string <var>str</var> to the object file. 
See <a href="#Strings">Strings</a>, for information on escape sequences you can use in
<code>as</code> strings.

<p><em>Warning!</em> The HPPA version of <code>.string</code> differs from the
usual <code>as</code> definition: it does <em>not</em> write a zero byte
after copying <var>str</var>.

<br><dt><code>.stringz "<var>str</var>"</code>
<dd>Like <code>.string</code>, but appends a zero byte after copying <var>str</var> to object
file.

<br><dt><code>.subspa <var>name</var> [ ,<var>params</var> ]</code>
<dt><code>.nsubspa <var>name</var> [ ,<var>params</var> ]</code>
<dd>Similar to <code>.space</code>, but selects a subsection <var>name</var> within the
current section.  You may only specify <var>params</var> when you create a
subsection (in the first instance of <code>.subspa</code> for this <var>name</var>).

<p>If specified, the list <var>params</var> declares attributes of the subsection,
identified by keywords.  The keywords recognized are <code>quad=<var>expr</var></code>
("quadrant" for this subsection), <code>align=<var>expr</var></code> (alignment for
beginning of this subsection; a power of two), <code>access=<var>expr</var></code> (value
for "access rights" field), <code>sort=<var>expr</var></code> (sorting order for this
subspace in link), <code>code_only</code> (subsection contains only code),
<code>unloadable</code> (subsection cannot be loaded into memory), <code>common</code>
(subsection is common block), <code>dup_comm</code> (initialized data may have
duplicate names), or <code>zero</code> (subsection is all zeros, do not write in
object file).

<p><code>.nsubspa</code> always creates a new subspace with the given name, even
if one with the same name already exists.

<br><dt><code>.version "<var>str</var>"</code>
<dd>Write <var>str</var> as version identifier in object code. 
</dl>

<p><hr>
Node:<a name="HPPA%20Opcodes">HPPA Opcodes</a>,
Previous:<a rel=previous href="#HPPA%20Directives">HPPA Directives</a>,
Up:<a rel=up href="#HPPA-Dependent">HPPA-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the HPPA machine instruction set, see
<cite>PA-RISC Architecture and Instruction Set Reference Manual</cite>
(HP 09740-90039).

<p><hr>
Node:<a name="ESA%2f390-Dependent">ESA/390-Dependent</a>,
Next:<a rel=next href="#i386-Dependent">i386-Dependent</a>,
Previous:<a rel=previous href="#HPPA-Dependent">HPPA-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>ESA/390 Dependent Features</h2>

<ul>
<li><a href="#ESA%2f390%20Notes">ESA/390 Notes</a>:                 Notes
<li><a href="#ESA%2f390%20Options">ESA/390 Options</a>:               Options
<li><a href="#ESA%2f390%20Syntax">ESA/390 Syntax</a>:                Syntax
<li><a href="#ESA%2f390%20Floating%20Point">ESA/390 Floating Point</a>:        Floating Point
<li><a href="#ESA%2f390%20Directives">ESA/390 Directives</a>:            ESA/390 Machine Directives
<li><a href="#ESA%2f390%20Opcodes">ESA/390 Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="ESA%2f390%20Notes">ESA/390 Notes</a>,
Next:<a rel=next href="#ESA%2f390%20Options">ESA/390 Options</a>,
Up:<a rel=up href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<br>

<h3>Notes</h3>

<p>The ESA/390 <code>as</code> port is currently intended to be a back-end
for the <small>GNU</small> <small>CC</small> compiler.  It is not HLASM compatible, although
it does support a subset of some of the HLASM directives.  The only
supported binary file format is ELF; none of the usual MVS/VM/OE/USS
object file formats, such as ESD or XSD, are supported.

<p>When used with the <small>GNU</small> <small>CC</small> compiler, the ESA/390 <code>as</code>
will produce correct, fully relocated, functional binaries, and has been
used to compile and execute large projects.  However, many aspects should
still be considered experimental; these include shared library support,
dynamically loadable objects, and any relocation other than the 31-bit
relocation.

<p><hr>
Node:<a name="ESA%2f390%20Options">ESA/390 Options</a>,
Next:<a rel=next href="#ESA%2f390%20Syntax">ESA/390 Syntax</a>,
Previous:<a rel=previous href="#ESA%2f390%20Notes">ESA/390 Notes</a>,
Up:<a rel=up href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no machine-dependent command-line options for the ESA/390.

<p><hr>
Node:<a name="ESA%2f390%20Syntax">ESA/390 Syntax</a>,
Next:<a rel=next href="#ESA%2f390%20Floating%20Point">ESA/390 Floating Point</a>,
Previous:<a rel=previous href="#ESA%2f390%20Options">ESA/390 Options</a>,
Up:<a rel=up href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<br>

<h3>Syntax</h3>

<p>The opcode/operand syntax follows the ESA/390 Principles of Operation
manual; assembler directives and general syntax are loosely based on the
prevailing AT&amp;T/SVR4/ELF/Solaris style notation.  HLASM-style directives
are <em>not</em> supported for the most part, with the exception of those
described herein.

<p>A leading dot in front of directives is optional, and the case of
directives is ignored; thus for example, .using and USING have the same
effect.

<p>A colon may immediately follow a label definition.  This is
simply for compatibility with how most assembly language programmers
write code.

<p><code>#</code> is the line comment character.

<p><code>;</code> can be used instead of a newline to separate statements.

<p>Since <code>$</code> has no special meaning, you may use it in symbol names.

<p>Registers can be given the symbolic names r0..r15, fp0, fp2, fp4, fp6. 
By using thesse symbolic names, <code>as</code> can detect simple
syntax errors. The name rarg or r.arg is a synonym for r11, rtca or r.tca
for r12, sp, r.sp, dsa r.dsa for r13, lr or r.lr for r14, rbase or r.base
for r3 and rpgt or r.pgt for r4.

<p><code>*</code> is the current location counter.  Unlike <code>.</code> it is always
relative to the last USING directive.  Note that this means that
expressions cannot use multiplication, as any occurence of <code>*</code>
will be interpreted as a location counter.

<p>All labels are relative to the last USING.  Thus, branches to a label
always imply the use of base+displacement.

<p>Many of the usual forms of address constants / address literals
are supported.  Thus,
<pre>	.using	*,r3
	L	r15,=A(some_routine)
	LM	r6,r7,=V(some_longlong_extern)
	A	r1,=F'12'
	AH	r0,=H'42'
	ME	r6,=E'3.1416'
	MD	r6,=D'3.14159265358979'
	O	r6,=XL4'cacad0d0'
	.ltorg
</pre>
should all behave as expected: that is, an entry in the literal
pool will be created (or reused if it already exists), and the
instruction operands will be the displacement into the literal pool
using the current base register (as last declared with the <code>.using</code>
directive).

<p><hr>
Node:<a name="ESA%2f390%20Floating%20Point">ESA/390 Floating Point</a>,
Next:<a rel=next href="#ESA%2f390%20Directives">ESA/390 Directives</a>,
Previous:<a rel=previous href="#ESA%2f390%20Syntax">ESA/390 Syntax</a>,
Up:<a rel=up href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The assembler generates only <small>IEEE</small> floating-point numbers.  The older
floiating point formats are not supported.

<p><hr>
Node:<a name="ESA%2f390%20Directives">ESA/390 Directives</a>,
Next:<a rel=next href="#ESA%2f390%20Opcodes">ESA/390 Opcodes</a>,
Previous:<a rel=previous href="#ESA%2f390%20Floating%20Point">ESA/390 Floating Point</a>,
Up:<a rel=up href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<br>

<h3>ESA/390 Assembler Directives</h3>

<p><code>as</code> for the ESA/390 supports all of the standard ELF/SVR4
assembler directives that are documented in the main part of this
documentation.  Several additional directives are supported in order
to implement the ESA/390 addressing model.  The most important of these
are <code>.using</code> and <code>.ltorg</code>

<p>These are the additional directives in <code>as</code> for the ESA/390:

<dl>
<dt><code>.dc</code>
<dd>A small subset of the usual DC directive is supported.

<br><dt><code>.drop <var>regno</var></code>
<dd>Stop using <var>regno</var> as the base register.  The <var>regno</var> must
have been previously declared with a <code>.using</code> directive in the
same section as the current section.

<br><dt><code>.ebcdic <var>string</var></code>
<dd>Emit the EBCDIC equivalent of the indicated string.  The emitted string
will be null terminated.  Note that the directives <code>.string</code> etc. emit
ascii strings by default.

<br><dt><code>EQU</code>
<dd>The standard HLASM-style EQU directive is not supported; however, the
standard <code>as</code> directive .equ can be used to the same effect.

<br><dt><code>.ltorg</code>
<dd>Dump the literal pool accumulated so far; begin a new literal pool. 
The literal pool will be written in the current section; in order to
generate correct assembly, a <code>.using</code> must have been previously
specified in the same section.

<br><dt><code>.using <var>expr</var>,<var>regno</var></code>
<dd>Use <var>regno</var> as the base register for all subsequent RX, RS, and SS form
instructions. The <var>expr</var> will be evaluated to obtain the base address;
usually, <var>expr</var> will merely be <code>*</code>.

<p>This assembler allows two <code>.using</code> directives to be simultaneously
outstanding, one in the <code>.text</code> section, and one in another section
(typically, the <code>.data</code> section).  This feature allows
dynamically loaded objects to be implemented in a relatively
straightforward way.  A <code>.using</code> directive must always be specified
in the <code>.text</code> section; this will specify the base register that
will be used for branches in the <code>.text</code> section.  A second
<code>.using</code> may be specified in another section; this will specify
the base register that is used for non-label address literals. 
When a second <code>.using</code> is specified, then the subsequent
<code>.ltorg</code> must be put in the same section; otherwise an error will
result.

<p>Thus, for example, the following code uses <code>r3</code> to address branch
targets and <code>r4</code> to address the literal pool, which has been written
to the <code>.data</code> section.  The is, the constants <code>=A(some_routine)</code>,
<code>=H'42'</code> and <code>=E'3.1416'</code> will all appear in the <code>.data</code>
section.

<pre>.data
	.using  LITPOOL,r4
.text
	BASR	r3,0
	.using	*,r3
        B       START
	.long	LITPOOL
START:
	L	r4,4(,r3)
	L	r15,=A(some_routine)
	LTR	r15,r15
	BNE	LABEL
	AH	r0,=H'42'
LABEL:
	ME	r6,=E'3.1416'
.data
LITPOOL:
	.ltorg
</pre>

<p>Note that this dual-<code>.using</code> directive semantics extends
and is not compatible with HLASM semantics.  Note that this assembler
directive does not support the full range of HLASM semantics.

</dl>

<p><hr>
Node:<a name="ESA%2f390%20Opcodes">ESA/390 Opcodes</a>,
Previous:<a rel=previous href="#ESA%2f390%20Directives">ESA/390 Directives</a>,
Up:<a rel=up href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the ESA/390 machine instruction set, see
<cite>ESA/390 Principles of Operation</cite> (IBM Publication Number DZ9AR004).

<p><hr>
Node:<a name="i386-Dependent">i386-Dependent</a>,
Next:<a rel=next href="#i860-Dependent">i860-Dependent</a>,
Previous:<a rel=previous href="#ESA%2f390-Dependent">ESA/390-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>80386 Dependent Features</h2>

<p>The i386 version <code>as</code> supports both the original Intel 386
architecture in both 16 and 32-bit mode as well as AMD x86-64 architecture
extending the Intel architecture to 64-bits.

<ul>
<li><a href="#i386-Options">i386-Options</a>:                 Options
<li><a href="#i386-Syntax">i386-Syntax</a>:                  AT&amp;T Syntax versus Intel Syntax
<li><a href="#i386-Mnemonics">i386-Mnemonics</a>:               Instruction Naming
<li><a href="#i386-Regs">i386-Regs</a>:                    Register Naming
<li><a href="#i386-Prefixes">i386-Prefixes</a>:                Instruction Prefixes
<li><a href="#i386-Memory">i386-Memory</a>:                  Memory References
<li><a href="#i386-Jumps">i386-Jumps</a>:                   Handling of Jump Instructions
<li><a href="#i386-Float">i386-Float</a>:                   Floating Point
<li><a href="#i386-SIMD">i386-SIMD</a>:                    Intel's MMX and AMD's 3DNow! SIMD Operations
<li><a href="#i386-16bit">i386-16bit</a>:                   Writing 16-bit Code
<li><a href="#i386-Arch">i386-Arch</a>:                    Specifying an x86 CPU architecture
<li><a href="#i386-Bugs">i386-Bugs</a>:                    AT&amp;T Syntax bugs
<li><a href="#i386-Notes">i386-Notes</a>:                   Notes
</ul>

<p><hr>
Node:<a name="i386-Options">i386-Options</a>,
Next:<a rel=next href="#i386-Syntax">i386-Syntax</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Options</h3>

<p>The i386 version of <code>as</code> has a few machine
dependent options:

<dl>
<dt><code>--32 | --64</code>
<dd>Select the word size, either 32 bits or 64 bits. Selecting 32-bit
implies Intel i386 architecture, while 64-bit implies AMD x86-64
architecture.

<p>These options are only available with the ELF object file format, and
require that the necessary BFD support has been included (on a 32-bit
platform you have to add -enable-64-bit-bfd to configure enable 64-bit
usage and use x86-64 as target platform). 
</dl>

<p><hr>
Node:<a name="i386-Syntax">i386-Syntax</a>,
Next:<a rel=next href="#i386-Mnemonics">i386-Mnemonics</a>,
Previous:<a rel=previous href="#i386-Options">i386-Options</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>AT&amp;T Syntax versus Intel Syntax</h3>

<p><code>as</code> now supports assembly using Intel assembler syntax. 
<code>.intel_syntax</code> selects Intel mode, and <code>.att_syntax</code> switches
back to the usual AT&amp;T mode for compatibility with the output of
<code>gcc</code>.  Either of these directives may have an optional
argument, <code>prefix</code>, or <code>noprefix</code> specifying whether registers
require a <code>%</code> prefix.  AT&amp;T System V/386 assembler syntax is quite
different from Intel syntax.  We mention these differences because
almost all 80386 documents use Intel syntax.  Notable differences
between the two syntaxes are:

<ul>
<li>AT&amp;T immediate operands are preceded by <code>$</code>; Intel immediate
operands are undelimited (Intel <code>push 4</code> is AT&amp;T <code>pushl $4</code>). 
AT&amp;T register operands are preceded by <code>%</code>; Intel register operands
are undelimited.  AT&amp;T absolute (as opposed to PC relative) jump/call
operands are prefixed by <code>*</code>; they are undelimited in Intel syntax.

<li>AT&amp;T and Intel syntax use the opposite order for source and destination
operands.  Intel <code>add eax, 4</code> is <code>addl $4, %eax</code>.  The
<code>source, dest</code> convention is maintained for compatibility with
previous Unix assemblers.  Note that instructions with more than one
source operand, such as the <code>enter</code> instruction, do <em>not</em> have
reversed order.  <a href="#i386-Bugs">i386-Bugs</a>.

<li>In AT&amp;T syntax the size of memory operands is determined from the last
character of the instruction mnemonic.  Mnemonic suffixes of <code>b</code>,
<code>w</code>, <code>l</code> and <code>q</code> specify byte (8-bit), word (16-bit), long
(32-bit) and quadruple word (64-bit) memory references.  Intel syntax accomplishes
this by prefixing memory operands (<em>not</em> the instruction mnemonics) with
<code>byte ptr</code>, <code>word ptr</code>, <code>dword ptr</code> and <code>qword ptr</code>.  Thus,
Intel <code>mov al, byte ptr <var>foo</var></code> is <code>movb <var>foo</var>, %al</code> in AT&amp;T
syntax.

<li>Immediate form long jumps and calls are
<code>lcall/ljmp $<var>section</var>, $<var>offset</var></code> in AT&amp;T syntax; the
Intel syntax is
<code>call/jmp far <var>section</var>:<var>offset</var></code>.  Also, the far return
instruction
is <code>lret $<var>stack-adjust</var></code> in AT&amp;T syntax; Intel syntax is
<code>ret far <var>stack-adjust</var></code>.

<li>The AT&amp;T assembler does not provide support for multiple section
programs.  Unix style systems expect all programs to be single sections. 
</ul>

<p><hr>
Node:<a name="i386-Mnemonics">i386-Mnemonics</a>,
Next:<a rel=next href="#i386-Regs">i386-Regs</a>,
Previous:<a rel=previous href="#i386-Syntax">i386-Syntax</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Instruction Naming</h3>

<p>Instruction mnemonics are suffixed with one character modifiers which
specify the size of operands.  The letters <code>b</code>, <code>w</code>, <code>l</code>
and <code>q</code> specify byte, word, long and quadruple word operands.  If
no suffix is specified by an instruction then <code>as</code> tries to
fill in the missing suffix based on the destination register operand
(the last one by convention).  Thus, <code>mov %ax, %bx</code> is equivalent
to <code>movw %ax, %bx</code>; also, <code>mov $1, %bx</code> is equivalent to
<code>movw $1, bx</code>.  Note that this is incompatible with the AT&amp;T Unix
assembler which assumes that a missing mnemonic suffix implies long
operand size.  (This incompatibility does not affect compiler output
since compilers always explicitly specify the mnemonic suffix.)

<p>Almost all instructions have the same names in AT&amp;T and Intel format. 
There are a few exceptions.  The sign extend and zero extend
instructions need two sizes to specify them.  They need a size to
sign/zero extend <em>from</em> and a size to zero extend <em>to</em>.  This
is accomplished by using two instruction mnemonic suffixes in AT&amp;T
syntax.  Base names for sign extend and zero extend are
<code>movs<small>...</small></code> and <code>movz<small>...</small></code> in AT&amp;T syntax (<code>movsx</code>
and <code>movzx</code> in Intel syntax).  The instruction mnemonic suffixes
are tacked on to this base name, the <em>from</em> suffix before the
<em>to</em> suffix.  Thus, <code>movsbl %al, %edx</code> is AT&amp;T syntax for
"move sign extend <em>from</em> %al <em>to</em> %edx."  Possible suffixes,
thus, are <code>bl</code> (from byte to long), <code>bw</code> (from byte to word),
<code>wl</code> (from word to long), <code>bq</code> (from byte to quadruple word),
<code>wq</code> (from word to quadruple word), and <code>lq</code> (from long to
quadruple word).

<p>The Intel-syntax conversion instructions

<ul>
<li><code>cbw</code> -- sign-extend byte in <code>%al</code> to word in <code>%ax</code>,

<li><code>cwde</code> -- sign-extend word in <code>%ax</code> to long in <code>%eax</code>,

<li><code>cwd</code> -- sign-extend word in <code>%ax</code> to long in <code>%dx:%ax</code>,

<li><code>cdq</code> -- sign-extend dword in <code>%eax</code> to quad in <code>%edx:%eax</code>,

<li><code>cdqe</code> -- sign-extend dword in <code>%eax</code> to quad in <code>%rax</code>
(x86-64 only),

<li><code>cdo</code> -- sign-extend quad in <code>%rax</code> to octuple in
<code>%rdx:%rax</code> (x86-64 only),
</ul>

<p>are called <code>cbtw</code>, <code>cwtl</code>, <code>cwtd</code>, <code>cltd</code>, <code>cltq</code>, and
<code>cqto</code> in AT&amp;T naming.  <code>as</code> accepts either naming for these
instructions.

<p>Far call/jump instructions are <code>lcall</code> and <code>ljmp</code> in
AT&amp;T syntax, but are <code>call far</code> and <code>jump far</code> in Intel
convention.

<p><hr>
Node:<a name="i386-Regs">i386-Regs</a>,
Next:<a rel=next href="#i386-Prefixes">i386-Prefixes</a>,
Previous:<a rel=previous href="#i386-Mnemonics">i386-Mnemonics</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Register Naming</h3>

<p>Register operands are always prefixed with <code>%</code>.  The 80386 registers
consist of

<ul>
<li>the 8 32-bit registers <code>%eax</code> (the accumulator), <code>%ebx</code>,
<code>%ecx</code>, <code>%edx</code>, <code>%edi</code>, <code>%esi</code>, <code>%ebp</code> (the
frame pointer), and <code>%esp</code> (the stack pointer).

<li>the 8 16-bit low-ends of these: <code>%ax</code>, <code>%bx</code>, <code>%cx</code>,
<code>%dx</code>, <code>%di</code>, <code>%si</code>, <code>%bp</code>, and <code>%sp</code>.

<li>the 8 8-bit registers: <code>%ah</code>, <code>%al</code>, <code>%bh</code>,
<code>%bl</code>, <code>%ch</code>, <code>%cl</code>, <code>%dh</code>, and <code>%dl</code> (These
are the high-bytes and low-bytes of <code>%ax</code>, <code>%bx</code>,
<code>%cx</code>, and <code>%dx</code>)

<li>the 6 section registers <code>%cs</code> (code section), <code>%ds</code>
(data section), <code>%ss</code> (stack section), <code>%es</code>, <code>%fs</code>,
and <code>%gs</code>.

<li>the 3 processor control registers <code>%cr0</code>, <code>%cr2</code>, and
<code>%cr3</code>.

<li>the 6 debug registers <code>%db0</code>, <code>%db1</code>, <code>%db2</code>,
<code>%db3</code>, <code>%db6</code>, and <code>%db7</code>.

<li>the 2 test registers <code>%tr6</code> and <code>%tr7</code>.

<li>the 8 floating point register stack <code>%st</code> or equivalently
<code>%st(0)</code>, <code>%st(1)</code>, <code>%st(2)</code>, <code>%st(3)</code>,
<code>%st(4)</code>, <code>%st(5)</code>, <code>%st(6)</code>, and <code>%st(7)</code>. 
These registers are overloaded by 8 MMX registers <code>%mm0</code>,
<code>%mm1</code>, <code>%mm2</code>, <code>%mm3</code>, <code>%mm4</code>, <code>%mm5</code>,
<code>%mm6</code> and <code>%mm7</code>.

<li>the 8 SSE registers registers <code>%xmm0</code>, <code>%xmm1</code>, <code>%xmm2</code>,
<code>%xmm3</code>, <code>%xmm4</code>, <code>%xmm5</code>, <code>%xmm6</code> and <code>%xmm7</code>. 
</ul>

<p>The AMD x86-64 architecture extends the register set by:

<ul>
<li>enhancing the 8 32-bit registers to 64-bit: <code>%rax</code> (the
accumulator), <code>%rbx</code>, <code>%rcx</code>, <code>%rdx</code>, <code>%rdi</code>,
<code>%rsi</code>, <code>%rbp</code> (the frame pointer), <code>%rsp</code> (the stack
pointer)

<li>the 8 extended registers <code>%r8</code>-<code>%r15</code>.

<li>the 8 32-bit low ends of the extended registers: <code>%r8d</code>-<code>%r15d</code>

<li>the 8 16-bit low ends of the extended registers: <code>%r8w</code>-<code>%r15w</code>

<li>the 8 8-bit low ends of the extended registers: <code>%r8b</code>-<code>%r15b</code>

<li>the 4 8-bit registers: <code>%sil</code>, <code>%dil</code>, <code>%bpl</code>, <code>%spl</code>.

<li>the 8 debug registers: <code>%db8</code>-<code>%db15</code>.

<li>the 8 SSE registers: <code>%xmm8</code>-<code>%xmm15</code>. 
</ul>

<p><hr>
Node:<a name="i386-Prefixes">i386-Prefixes</a>,
Next:<a rel=next href="#i386-Memory">i386-Memory</a>,
Previous:<a rel=previous href="#i386-Regs">i386-Regs</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Instruction Prefixes</h3>

<p>Instruction prefixes are used to modify the following instruction.  They
are used to repeat string instructions, to provide section overrides, to
perform bus lock operations, and to change operand and address sizes. 
(Most instructions that normally operate on 32-bit operands will use
16-bit operands if the instruction has an "operand size" prefix.) 
Instruction prefixes are best written on the same line as the instruction
they act upon. For example, the <code>scas</code> (scan string) instruction is
repeated with:

<pre>        repne scas %es:(%edi),%al
</pre>

<p>You may also place prefixes on the lines immediately preceding the
instruction, but this circumvents checks that <code>as</code> does
with prefixes, and will not work with all prefixes.

<p>Here is a list of instruction prefixes:

<ul>
<li>Section override prefixes <code>cs</code>, <code>ds</code>, <code>ss</code>, <code>es</code>,
<code>fs</code>, <code>gs</code>.  These are automatically added by specifying
using the <var>section</var>:<var>memory-operand</var> form for memory references.

<li>Operand/Address size prefixes <code>data16</code> and <code>addr16</code>
change 32-bit operands/addresses into 16-bit operands/addresses,
while <code>data32</code> and <code>addr32</code> change 16-bit ones (in a
<code>.code16</code> section) into 32-bit operands/addresses.  These prefixes
<em>must</em> appear on the same line of code as the instruction they
modify. For example, in a 16-bit <code>.code16</code> section, you might
write:

<pre>        addr32 jmpl *(%ebx)
</pre>

<li>The bus lock prefix <code>lock</code> inhibits interrupts during execution of
the instruction it precedes.  (This is only valid with certain
instructions; see a 80386 manual for details).

<li>The wait for coprocessor prefix <code>wait</code> waits for the coprocessor to
complete the current instruction.  This should never be needed for the
80386/80387 combination.

<li>The <code>rep</code>, <code>repe</code>, and <code>repne</code> prefixes are added
to string instructions to make them repeat <code>%ecx</code> times (<code>%cx</code>
times if the current address size is 16-bits). 
<li>The <code>rex</code> family of prefixes is used by x86-64 to encode
extensions to i386 instruction set.  The <code>rex</code> prefix has four
bits -- an operand size overwrite (<code>64</code>) used to change operand size
from 32-bit to 64-bit and X, Y and Z extensions bits used to extend the
register set.

<p>You may write the <code>rex</code> prefixes directly. The <code>rex64xyz</code>
instruction emits <code>rex</code> prefix with all the bits set.  By omitting
the <code>64</code>, <code>x</code>, <code>y</code> or <code>z</code> you may write other
prefixes as well.  Normally, there is no need to write the prefixes
explicitly, since gas will automatically generate them based on the
instruction operands. 
</ul>

<p><hr>
Node:<a name="i386-Memory">i386-Memory</a>,
Next:<a rel=next href="#i386-Jumps">i386-Jumps</a>,
Previous:<a rel=previous href="#i386-Prefixes">i386-Prefixes</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Memory References</h3>

<p>An Intel syntax indirect memory reference of the form

<pre><var>section</var>:[<var>base</var> + <var>index</var>*<var>scale</var> + <var>disp</var>]
</pre>

<p>is translated into the AT&amp;T syntax

<pre><var>section</var>:<var>disp</var>(<var>base</var>, <var>index</var>, <var>scale</var>)
</pre>

<p>where <var>base</var> and <var>index</var> are the optional 32-bit base and
index registers, <var>disp</var> is the optional displacement, and
<var>scale</var>, taking the values 1, 2, 4, and 8, multiplies <var>index</var>
to calculate the address of the operand.  If no <var>scale</var> is
specified, <var>scale</var> is taken to be 1.  <var>section</var> specifies the
optional section register for the memory operand, and may override the
default section register (see a 80386 manual for section register
defaults). Note that section overrides in AT&amp;T syntax <em>must</em>
be preceded by a <code>%</code>.  If you specify a section override which
coincides with the default section register, <code>as</code> does <em>not</em>
output any section register override prefixes to assemble the given
instruction.  Thus, section overrides can be specified to emphasize which
section register is used for a given memory operand.

<p>Here are some examples of Intel and AT&amp;T style memory references:

<dl>
<dt>AT&amp;T: <code>-4(%ebp)</code>, Intel:  <code>[ebp - 4]</code>
<dd><var>base</var> is <code>%ebp</code>; <var>disp</var> is <code>-4</code>. <var>section</var> is
missing, and the default section is used (<code>%ss</code> for addressing with
<code>%ebp</code> as the base register).  <var>index</var>, <var>scale</var> are both missing.

<br><dt>AT&amp;T: <code>foo(,%eax,4)</code>, Intel: <code>[foo + eax*4]</code>
<dd><var>index</var> is <code>%eax</code> (scaled by a <var>scale</var> 4); <var>disp</var> is
<code>foo</code>.  All other fields are missing.  The section register here
defaults to <code>%ds</code>.

<br><dt>AT&amp;T: <code>foo(,1)</code>; Intel <code>[foo]</code>
<dd>This uses the value pointed to by <code>foo</code> as a memory operand. 
Note that <var>base</var> and <var>index</var> are both missing, but there is only
<em>one</em> <code>,</code>.  This is a syntactic exception.

<br><dt>AT&amp;T: <code>%gs:foo</code>; Intel <code>gs:foo</code>
<dd>This selects the contents of the variable <code>foo</code> with section
register <var>section</var> being <code>%gs</code>. 
</dl>

<p>Absolute (as opposed to PC relative) call and jump operands must be
prefixed with <code>*</code>.  If no <code>*</code> is specified, <code>as</code>
always chooses PC relative addressing for jump/call labels.

<p>Any instruction that has a memory operand, but no register operand,
<em>must</em> specify its size (byte, word, long, or quadruple) with an
instruction mnemonic suffix (<code>b</code>, <code>w</code>, <code>l</code> or <code>q</code>,
respectively).

<p>The x86-64 architecture adds an RIP (instruction pointer relative)
addressing.  This addressing mode is specified by using <code>rip</code> as a
base register.  Only constant offsets are valid. For example:

<dl>
<dt>AT&amp;T: <code>1234(%rip)</code>, Intel: <code>[rip + 1234]</code>
<dd>Points to the address 1234 bytes past the end of the current
instruction.

<br><dt>AT&amp;T: <code>symbol(%rip)</code>, Intel: <code>[rip + symbol]</code>
<dd>Points to the <code>symbol</code> in RIP relative way, this is shorter than
the default absolute addressing. 
</dl>

<p>Other addressing modes remain unchanged in x86-64 architecture, except
registers used are 64-bit instead of 32-bit.

<p><hr>
Node:<a name="i386-Jumps">i386-Jumps</a>,
Next:<a rel=next href="#i386-Float">i386-Float</a>,
Previous:<a rel=previous href="#i386-Memory">i386-Memory</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Handling of Jump Instructions</h3>

<p>Jump instructions are always optimized to use the smallest possible
displacements.  This is accomplished by using byte (8-bit) displacement
jumps whenever the target is sufficiently close.  If a byte displacement
is insufficient a long displacement is used.  We do not support
word (16-bit) displacement jumps in 32-bit mode (i.e. prefixing the jump
instruction with the <code>data16</code> instruction prefix), since the 80386
insists upon masking <code>%eip</code> to 16 bits after the word displacement
is added. (See also see <a href="#i386-Arch">i386-Arch</a>)

<p>Note that the <code>jcxz</code>, <code>jecxz</code>, <code>loop</code>, <code>loopz</code>,
<code>loope</code>, <code>loopnz</code> and <code>loopne</code> instructions only come in byte
displacements, so that if you use these instructions (<code>gcc</code> does
not use them) you may get an error message (and incorrect code).  The AT&amp;T
80386 assembler tries to get around this problem by expanding <code>jcxz foo</code>
to

<pre>         jcxz cx_zero
         jmp cx_nonzero
cx_zero: jmp foo
cx_nonzero:
</pre>

<p><hr>
Node:<a name="i386-Float">i386-Float</a>,
Next:<a rel=next href="#i386-SIMD">i386-SIMD</a>,
Previous:<a rel=previous href="#i386-Jumps">i386-Jumps</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>All 80387 floating point types except packed BCD are supported. 
(BCD support may be added without much difficulty).  These data
types are 16-, 32-, and 64- bit integers, and single (32-bit),
double (64-bit), and extended (80-bit) precision floating point. 
Each supported type has an instruction mnemonic suffix and a constructor
associated with it.  Instruction mnemonic suffixes specify the operand's
data type.  Constructors build these data types into memory.

<ul>
<li>Floating point constructors are <code>.float</code> or <code>.single</code>,
<code>.double</code>, and <code>.tfloat</code> for 32-, 64-, and 80-bit formats. 
These correspond to instruction mnemonic suffixes <code>s</code>, <code>l</code>,
and <code>t</code>. <code>t</code> stands for 80-bit (ten byte) real.  The 80387
only supports this format via the <code>fldt</code> (load 80-bit real to stack
top) and <code>fstpt</code> (store 80-bit real and pop stack) instructions.

<li>Integer constructors are <code>.word</code>, <code>.long</code> or <code>.int</code>, and
<code>.quad</code> for the 16-, 32-, and 64-bit integer formats.  The
corresponding instruction mnemonic suffixes are <code>s</code> (single),
<code>l</code> (long), and <code>q</code> (quad).  As with the 80-bit real format,
the 64-bit <code>q</code> format is only present in the <code>fildq</code> (load
quad integer to stack top) and <code>fistpq</code> (store quad integer and pop
stack) instructions. 
</ul>

<p>Register to register operations should not use instruction mnemonic suffixes. 
<code>fstl %st, %st(1)</code> will give a warning, and be assembled as if you
wrote <code>fst %st, %st(1)</code>, since all register to register operations
use 80-bit floating point operands. (Contrast this with <code>fstl %st, mem</code>,
which converts <code>%st</code> from 80-bit to 64-bit floating point format,
then stores the result in the 4 byte location <code>mem</code>)

<p><hr>
Node:<a name="i386-SIMD">i386-SIMD</a>,
Next:<a rel=next href="#i386-16bit">i386-16bit</a>,
Previous:<a rel=previous href="#i386-Float">i386-Float</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Intel's MMX and AMD's 3DNow! SIMD Operations</h3>

<p><code>as</code> supports Intel's MMX instruction set (SIMD
instructions for integer data), available on Intel's Pentium MMX
processors and Pentium II processors, AMD's K6 and K6-2 processors,
Cyrix' M2 processor, and probably others.  It also supports AMD's 3DNow! 
instruction set (SIMD instructions for 32-bit floating point data)
available on AMD's K6-2 processor and possibly others in the future.

<p>Currently, <code>as</code> does not support Intel's floating point
SIMD, Katmai (KNI).

<p>The eight 64-bit MMX operands, also used by 3DNow!, are called <code>%mm0</code>,
<code>%mm1</code>, ... <code>%mm7</code>.  They contain eight 8-bit integers, four
16-bit integers, two 32-bit integers, one 64-bit integer, or two 32-bit
floating point values.  The MMX registers cannot be used at the same time
as the floating point stack.

<p>See Intel and AMD documentation, keeping in mind that the operand order in
instructions is reversed from the Intel syntax.

<p><hr>
Node:<a name="i386-16bit">i386-16bit</a>,
Next:<a rel=next href="#i386-Arch">i386-Arch</a>,
Previous:<a rel=previous href="#i386-SIMD">i386-SIMD</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Writing 16-bit Code</h3>

<p>While <code>as</code> normally writes only "pure" 32-bit i386 code
or 64-bit x86-64 code depending on the default configuration,
it also supports writing code to run in real mode or in 16-bit protected
mode code segments.  To do this, put a <code>.code16</code> or
<code>.code16gcc</code> directive before the assembly language instructions to
be run in 16-bit mode.  You can switch <code>as</code> back to writing
normal 32-bit code with the <code>.code32</code> directive.

<p><code>.code16gcc</code> provides experimental support for generating 16-bit
code from gcc, and differs from <code>.code16</code> in that <code>call</code>,
<code>ret</code>, <code>enter</code>, <code>leave</code>, <code>push</code>, <code>pop</code>,
<code>pusha</code>, <code>popa</code>, <code>pushf</code>, and <code>popf</code> instructions
default to 32-bit size.  This is so that the stack pointer is
manipulated in the same way over function calls, allowing access to
function parameters at the same stack offsets as in 32-bit mode. 
<code>.code16gcc</code> also automatically adds address size prefixes where
necessary to use the 32-bit addressing modes that gcc generates.

<p>The code which <code>as</code> generates in 16-bit mode will not
necessarily run on a 16-bit pre-80386 processor.  To write code that
runs on such a processor, you must refrain from using <em>any</em> 32-bit
constructs which require <code>as</code> to output address or operand
size prefixes.

<p>Note that writing 16-bit code instructions by explicitly specifying a
prefix or an instruction mnemonic suffix within a 32-bit code section
generates different machine instructions than those generated for a
16-bit code segment.  In a 32-bit code section, the following code
generates the machine opcode bytes <code>66 6a 04</code>, which pushes the
value <code>4</code> onto the stack, decrementing <code>%esp</code> by 2.

<pre>        pushw $4
</pre>

<p>The same code in a 16-bit code section would generate the machine
opcode bytes <code>6a 04</code> (ie. without the operand size prefix), which
is correct since the processor default operand size is assumed to be 16
bits in a 16-bit code section.

<p><hr>
Node:<a name="i386-Bugs">i386-Bugs</a>,
Next:<a rel=next href="#i386-Notes">i386-Notes</a>,
Previous:<a rel=previous href="#i386-Arch">i386-Arch</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>AT&amp;T Syntax bugs</h3>

<p>The UnixWare assembler, and probably other AT&amp;T derived ix86 Unix
assemblers, generate floating point instructions with reversed source
and destination registers in certain cases.  Unfortunately, gcc and
possibly many other programs use this reversed syntax, so we're stuck
with it.

<p>For example

<pre>        fsub %st,%st(3)
</pre>

<p>results in <code>%st(3)</code> being updated to <code>%st - %st(3)</code> rather
than the expected <code>%st(3) - %st</code>.  This happens with all the
non-commutative arithmetic floating point operations with two register
operands where the source register is <code>%st</code> and the destination
register is <code>%st(i)</code>.

<p><hr>
Node:<a name="i386-Arch">i386-Arch</a>,
Next:<a rel=next href="#i386-Bugs">i386-Bugs</a>,
Previous:<a rel=previous href="#i386-16bit">i386-16bit</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Specifying CPU Architecture</h3>

<p><code>as</code> may be told to assemble for a particular CPU
architecture with the <code>.arch <var>cpu_type</var></code> directive.  This
directive enables a warning when gas detects an instruction that is not
supported on the CPU specified.  The choices for <var>cpu_type</var> are:

<p><table><tr align="left"><td><code>i8086</code> <td><code>i186</code> <td><code>i286</code> <td><code>i386</code>
<br></tr><tr align="left"><td><code>i486</code> <td><code>i586</code> <td><code>i686</code> <td><code>pentium</code>
<br></tr><tr align="left"><td><code>pentiumpro</code> <td><code>pentium4</code> <td><code>k6</code> <td><code>athlon</code>
<br></tr><tr align="left"><td><code>sledgehammer</code>
<br></tr></table>

<p>Apart from the warning, there are only two other effects on
<code>as</code> operation;  Firstly, if you specify a CPU other than
<code>i486</code>, then shift by one instructions such as <code>sarl $1, %eax</code>
will automatically use a two byte opcode sequence.  The larger three
byte opcode sequence is used on the 486 (and when no architecture is
specified) because it executes faster on the 486.  Note that you can
explicitly request the two byte opcode by writing <code>sarl %eax</code>. 
Secondly, if you specify <code>i8086</code>, <code>i186</code>, or <code>i286</code>,
<em>and</em> <code>.code16</code> or <code>.code16gcc</code> then byte offset
conditional jumps will be promoted when necessary to a two instruction
sequence consisting of a conditional jump of the opposite sense around
an unconditional jump to the target.

<p>Following the CPU architecture, you may specify <code>jumps</code> or
<code>nojumps</code> to control automatic promotion of conditional jumps. 
<code>jumps</code> is the default, and enables jump promotion;  All external
jumps will be of the long variety, and file-local jumps will be promoted
as necessary.  (see <a href="#i386-Jumps">i386-Jumps</a>)  <code>nojumps</code> leaves external
conditional jumps as byte offset jumps, and warns about file-local
conditional jumps that <code>as</code> promotes. 
Unconditional jumps are treated as for <code>jumps</code>.

<p>For example

<pre> .arch i8086,nojumps
</pre>

<p><hr>
Node:<a name="i386-Notes">i386-Notes</a>,
Previous:<a rel=previous href="#i386-Bugs">i386-Bugs</a>,
Up:<a rel=up href="#i386-Dependent">i386-Dependent</a>
<br>

<h3>Notes</h3>

<p>There is some trickery concerning the <code>mul</code> and <code>imul</code>
instructions that deserves mention.  The 16-, 32-, 64- and 128-bit expanding
multiplies (base opcode <code>0xf6</code>; extension 4 for <code>mul</code> and 5
for <code>imul</code>) can be output only in the one operand form.  Thus,
<code>imul %ebx, %eax</code> does <em>not</em> select the expanding multiply;
the expanding multiply would clobber the <code>%edx</code> register, and this
would confuse <code>gcc</code> output.  Use <code>imul %ebx</code> to get the
64-bit product in <code>%edx:%eax</code>.

<p>We have added a two operand form of <code>imul</code> when the first operand
is an immediate mode expression and the second operand is a register. 
This is just a shorthand, so that, multiplying <code>%eax</code> by 69, for
example, can be done with <code>imul $69, %eax</code> rather than <code>imul
$69, %eax, %eax</code>.

<p><hr>
Node:<a name="i860-Dependent">i860-Dependent</a>,
Next:<a rel=next href="#i960-Dependent">i960-Dependent</a>,
Previous:<a rel=previous href="#i386-Dependent">i386-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>Intel i860 Dependent Features</h2>

<ul>
<li><a href="#Notes-i860">Notes-i860</a>:                   i860 Notes
<li><a href="#Options-i860">Options-i860</a>:                 i860 Command-line Options
<li><a href="#Directives-i860">Directives-i860</a>:              i860 Machine Directives
<li><a href="#Opcodes%20for%20i860">Opcodes for i860</a>:             i860 Opcodes
</ul>

<p><hr>
Node:<a name="Notes-i860">Notes-i860</a>,
Next:<a rel=next href="#Options-i860">Options-i860</a>,
Up:<a rel=up href="#i860-Dependent">i860-Dependent</a>
<br>

<h3>i860 Notes</h3>

<p>This is a fairly complete i860 assembler which is compatible with the
UNIX System V/860 Release 4 assembler. However, it does not currently
support SVR4 PIC (i.e., <code>@GOT, @GOTOFF, @PLT</code>).

<p>Like the SVR4/860 assembler, the output object format is ELF32. Currently,
this is the only supported object format. If there is sufficient interest,
other formats such as COFF may be implemented. 
<p><hr>
Node:<a name="Options-i860">Options-i860</a>,
Next:<a rel=next href="#Directives-i860">Directives-i860</a>,
Previous:<a rel=previous href="#Notes-i860">Notes-i860</a>,
Up:<a rel=up href="#i860-Dependent">i860-Dependent</a>
<br>

<h3>i860 Command-line Options</h3>

<h4>SVR4 compatibility options</h4>

<dl>
<dt><code>-V</code>
<dd>Print assembler version. 
<br><dt><code>-Qy</code>
<dd>Ignored. 
<br><dt><code>-Qn</code>
<dd>Ignored. 
</dl>

<h4>Other options</h4>

<dl>
<dt><code>-EL</code>
<dd>Select little endian output (this is the default). 
<br><dt><code>-EB</code>
<dd>Select big endian output. Note that the i860 always reads instructions
as little endian data, so this option only effects data and not
instructions. 
<br><dt><code>-mwarn-expand</code>
<dd>Emit a warning message if any pseudo-instruction expansions occurred. 
For example, a <code>or</code> instruction with an immediate larger than 16-bits
will be expanded into two instructions. This is a very undesirable feature to
rely on, so this flag can help detect any code where it happens. One
use of it, for instance, has been to find and eliminate any place
where <code>gcc</code> may emit these pseudo-instructions. 
</dl>

<p><hr>
Node:<a name="Directives-i860">Directives-i860</a>,
Next:<a rel=next href="#Opcodes%20for%20i860">Opcodes for i860</a>,
Previous:<a rel=previous href="#Options-i860">Options-i860</a>,
Up:<a rel=up href="#i860-Dependent">i860-Dependent</a>
<br>

<h3>i860 Machine Directives</h3>

<dl>
<dt><code>.dual</code>
<dd>Enter dual instruction mode. While this directive is supported, the
preferred way to use dual instruction mode is to explicitly code
the dual bit with the <code>d.</code> prefix. 
</dl>

<dl>
<dt><code>.enddual</code>
<dd>Exit dual instruction mode. While this directive is supported, the
preferred way to use dual instruction mode is to explicitly code
the dual bit with the <code>d.</code> prefix. 
</dl>

<dl>
<dt><code>.atmp</code>
<dd>Change the temporary register used when expanding pseudo operations. The
default register is <code>r31</code>. 
</dl>

<p><hr>
Node:<a name="Opcodes%20for%20i860">Opcodes for i860</a>,
Previous:<a rel=previous href="#Directives-i860">Directives-i860</a>,
Up:<a rel=up href="#i860-Dependent">i860-Dependent</a>
<br>

<h3>i860 Opcodes</h3>

<p>All of the Intel i860 machine instructions are supported. Please see
either <em>i860 Microprocessor Programmer's Reference Manual</em> or <em>i860 Microprocessor Architecture</em> for more information.

<h4>Other instruction support (pseudo-instructions)</h4>

<p>For compatibility with some other i860 assemblers, a number of
pseudo-instructions are supported. While these are supported, they are
a very undesirable feature that should be avoided - in particular, when
they result in an expansion to multiple actual i860 instructions. Below
are the pseudo-instructions that result in expansions.
<ul>
<li>Load large immediate into general register:

<p>The pseudo-instruction <code>mov imm,%rn</code> (where the immediate does
not fit within a signed 16-bit field) will be expanded into:
<pre>orh large_imm@h,%r0,%rn
or large_imm@l,%rn,%rn
</pre>
</p><li>Load/store with relocatable address expression:

<p>For example, the pseudo-instruction <code>ld.b addr,%rn</code>
will be expanded into:
<pre>orh addr_exp@ha,%r0,%r31
ld.l addr_exp@l(%r31),%rn
</pre>

<p>The analogous expansions apply to <code>ld.x, st.x, fld.x, pfld.x, fst.x</code>, and <code>pst.x</code> as well. 
</p><li>Signed large immediate with add/subtract:

<p>If any of the arithmetic operations <code>adds, addu, subs, subu</code> are used
with an immediate larger than 16-bits (signed), then they will be expanded. 
For instance, the pseudo-instruction <code>adds large_imm,%rx,%rn</code> expands to:
<pre>orh large_imm@h,%r0,%r31
or large_imm@l,%r31,%r31
adds %r31,%rx,%rn
</pre>
</p><li>Unsigned large immediate with logical operations:

<p>Logical operations (<code>or, andnot, or, xor</code>) also result in expansions. 
The pseudo-instruction <code>or large_imm,%rx,%rn</code> results in:
<pre>orh large_imm@h,%rx,%r31
or large_imm@l,%r31,%rn
</pre>

<p>Similarly for the others, except for <code>and</code> which expands to:
<pre>andnot (-1 - large_imm)@h,%rx,%r31
andnot (-1 - large_imm)@l,%r31,%rn
</pre>
</ul>

<p><hr>
Node:<a name="i960-Dependent">i960-Dependent</a>,
Next:<a rel=next href="#M32R-Dependent">M32R-Dependent</a>,
Previous:<a rel=previous href="#i860-Dependent">i860-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>Intel 80960 Dependent Features</h2>

<ul>
<li><a href="#Options-i960">Options-i960</a>:                 i960 Command-line Options
<li><a href="#Floating%20Point-i960">Floating Point-i960</a>:          Floating Point
<li><a href="#Directives-i960">Directives-i960</a>:              i960 Machine Directives
<li><a href="#Opcodes%20for%20i960">Opcodes for i960</a>:             i960 Opcodes
</ul>

<p><hr>
Node:<a name="Options-i960">Options-i960</a>,
Next:<a rel=next href="#Floating%20Point-i960">Floating Point-i960</a>,
Up:<a rel=up href="#i960-Dependent">i960-Dependent</a>
<br>

<h3>i960 Command-line Options</h3>

<dl>

<br><dt><code>-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC</code>
<dd>Select the 80960 architecture.  Instructions or features not supported
by the selected architecture cause fatal errors.

<p><code>-ACA</code> is equivalent to <code>-ACA_A</code>; <code>-AKC</code> is equivalent to
<code>-AMC</code>.  Synonyms are provided for compatibility with other tools.

<p>If you do not specify any of these options, <code>as</code> generates code
for any instruction or feature that is supported by <em>some</em> version of the
960 (even if this means mixing architectures!).  In principle,
<code>as</code> attempts to deduce the minimal sufficient processor type if
none is specified; depending on the object code format, the processor type may
be recorded in the object file.  If it is critical that the <code>as</code>
output match a specific architecture, specify that architecture explicitly.

<br><dt><code>-b</code>
<dd>Add code to collect information about conditional branches taken, for
later optimization using branch prediction bits.  (The conditional branch
instructions have branch prediction bits in the CA, CB, and CC
architectures.)  If <var>BR</var> represents a conditional branch instruction,
the following represents the code generated by the assembler when
<code>-b</code> is specified:

<pre>        call    <var>increment routine</var>
        .word   0       # pre-counter
Label:  <var>BR</var>
        call    <var>increment routine</var>
        .word   0       # post-counter
</pre>

<p>The counter following a branch records the number of times that branch
was <em>not</em> taken; the differenc between the two counters is the
number of times the branch <em>was</em> taken.

<p>A table of every such <code>Label</code> is also generated, so that the
external postprocessor <code>gbr960</code> (supplied by Intel) can locate all
the counters.  This table is always labelled <code>__BRANCH_TABLE__</code>;
this is a local symbol to permit collecting statistics for many separate
object files.  The table is word aligned, and begins with a two-word
header.  The first word, initialized to 0, is used in maintaining linked
lists of branch tables.  The second word is a count of the number of
entries in the table, which follow immediately: each is a word, pointing
to one of the labels illustrated above.

<pre> +------------+------------+------------+ ... +------------+
 |            |            |            |     |            |
 |  *NEXT     |  COUNT: N  | *BRLAB 1   |     | *BRLAB N   |
 |            |            |            |     |            |
 +------------+------------+------------+ ... +------------+

               __BRANCH_TABLE__ layout
</pre>

<p>The first word of the header is used to locate multiple branch tables,
since each object file may contain one. Normally the links are
maintained with a call to an initialization routine, placed at the
beginning of each function in the file.  The <small>GNU</small> C compiler
generates these calls automatically when you give it a <code>-b</code> option. 
For further details, see the documentation of <code>gbr960</code>.

<br><dt><code>-no-relax</code>
<dd>Normally, Compare-and-Branch instructions with targets that require
displacements greater than 13 bits (or that have external targets) are
replaced with the corresponding compare (or <code>chkbit</code>) and branch
instructions.  You can use the <code>-no-relax</code> option to specify that
<code>as</code> should generate errors instead, if the target displacement
is larger than 13 bits.

<p>This option does not affect the Compare-and-Jump instructions; the code
emitted for them is <em>always</em> adjusted when necessary (depending on
displacement size), regardless of whether you use <code>-no-relax</code>. 
</dl>

<p><hr>
Node:<a name="Floating%20Point-i960">Floating Point-i960</a>,
Next:<a rel=next href="#Directives-i960">Directives-i960</a>,
Previous:<a rel=previous href="#Options-i960">Options-i960</a>,
Up:<a rel=up href="#i960-Dependent">i960-Dependent</a>
<br>

<h3>Floating Point</h3>

<p><code>as</code> generates <small>IEEE</small> floating-point numbers for the directives
<code>.float</code>, <code>.double</code>, <code>.extended</code>, and <code>.single</code>.

<p><hr>
Node:<a name="Directives-i960">Directives-i960</a>,
Next:<a rel=next href="#Opcodes%20for%20i960">Opcodes for i960</a>,
Previous:<a rel=previous href="#Floating%20Point-i960">Floating Point-i960</a>,
Up:<a rel=up href="#i960-Dependent">i960-Dependent</a>
<br>

<h3>i960 Machine Directives</h3>

<dl>
<dt><code>.bss <var>symbol</var>, <var>length</var>, <var>align</var></code>
<dd>Reserve <var>length</var> bytes in the bss section for a local <var>symbol</var>,
aligned to the power of two specified by <var>align</var>.  <var>length</var> and
<var>align</var> must be positive absolute expressions.  This directive
differs from <code>.lcomm</code> only in that it permits you to specify
an alignment.  See <a href="#Lcomm"><code>.lcomm</code></a>. 
</dl>

<dl>
<dt><code>.extended <var>flonums</var></code>
<dd><code>.extended</code> expects zero or more flonums, separated by commas; for
each flonum, <code>.extended</code> emits an <small>IEEE</small> extended-format (80-bit)
floating-point number.

<br><dt><code>.leafproc <var>call-lab</var>, <var>bal-lab</var></code>
<dd>You can use the <code>.leafproc</code> directive in conjunction with the
optimized <code>callj</code> instruction to enable faster calls of leaf
procedures.  If a procedure is known to call no other procedures, you
may define an entry point that skips procedure prolog code (and that does
not depend on system-supplied saved context), and declare it as the
<var>bal-lab</var> using <code>.leafproc</code>.  If the procedure also has an
entry point that goes through the normal prolog, you can specify that
entry point as <var>call-lab</var>.

<p>A <code>.leafproc</code> declaration is meant for use in conjunction with the
optimized call instruction <code>callj</code>; the directive records the data
needed later to choose between converting the <code>callj</code> into a
<code>bal</code> or a <code>call</code>.

<p><var>call-lab</var> is optional; if only one argument is present, or if the
two arguments are identical, the single argument is assumed to be the
<code>bal</code> entry point.

<br><dt><code>.sysproc <var>name</var>, <var>index</var></code>
<dd>The <code>.sysproc</code> directive defines a name for a system procedure. 
After you define it using <code>.sysproc</code>, you can use <var>name</var> to
refer to the system procedure identified by <var>index</var> when calling
procedures with the optimized call instruction <code>callj</code>.

<p>Both arguments are required; <var>index</var> must be between 0 and 31
(inclusive). 
</dl>

<p><hr>
Node:<a name="Opcodes%20for%20i960">Opcodes for i960</a>,
Previous:<a rel=previous href="#Directives-i960">Directives-i960</a>,
Up:<a rel=up href="#i960-Dependent">i960-Dependent</a>
<br>

<h3>i960 Opcodes</h3>

<p>All Intel 960 machine instructions are supported;
see <a href="#Options-i960">i960 Command-line Options</a> for a discussion of
selecting the instruction subset for a particular 960
architecture.

<p>Some opcodes are processed beyond simply emitting a single corresponding
instruction: <code>callj</code>, and Compare-and-Branch or Compare-and-Jump
instructions with target displacements larger than 13 bits.

<ul>
<li><a href="#callj-i960">callj-i960</a>:                   <code>callj</code>
<li><a href="#Compare-and-branch-i960">Compare-and-branch-i960</a>:      Compare-and-Branch
</ul>

<p><hr>
Node:<a name="callj-i960">callj-i960</a>,
Next:<a rel=next href="#Compare-and-branch-i960">Compare-and-branch-i960</a>,
Up:<a rel=up href="#Opcodes%20for%20i960">Opcodes for i960</a>
<br>

<h4><code>callj</code></h4>

<p>You can write <code>callj</code> to have the assembler or the linker determine
the most appropriate form of subroutine call: <code>call</code>,
<code>bal</code>, or <code>calls</code>.  If the assembly source contains
enough information--a <code>.leafproc</code> or <code>.sysproc</code> directive
defining the operand--then <code>as</code> translates the
<code>callj</code>; if not, it simply emits the <code>callj</code>, leaving it
for the linker to resolve.

<p><hr>
Node:<a name="Compare-and-branch-i960">Compare-and-branch-i960</a>,
Previous:<a rel=previous href="#callj-i960">callj-i960</a>,
Up:<a rel=up href="#Opcodes%20for%20i960">Opcodes for i960</a>
<br>

<h4>Compare-and-Branch</h4>

<p>The 960 architectures provide combined Compare-and-Branch instructions
that permit you to store the branch target in the lower 13 bits of the
instruction word itself.  However, if you specify a branch target far
enough away that its address won't fit in 13 bits, the assembler can
either issue an error, or convert your Compare-and-Branch instruction
into separate instructions to do the compare and the branch.

<p>Whether <code>as</code> gives an error or expands the instruction depends
on two choices you can make: whether you use the <code>-no-relax</code> option,
and whether you use a "Compare and Branch" instruction or a "Compare
and Jump" instruction.  The "Jump" instructions are <em>always</em>
expanded if necessary; the "Branch" instructions are expanded when
necessary <em>unless</em> you specify <code>-no-relax</code>--in which case
<code>as</code> gives an error instead.

<p>These are the Compare-and-Branch instructions, their "Jump" variants,
and the instruction pairs they may expand into:

<pre>        Compare and
     Branch      Jump       Expanded to
     ------    ------       ------------
        bbc                 chkbit; bno
        bbs                 chkbit; bo
     cmpibe    cmpije       cmpi; be
     cmpibg    cmpijg       cmpi; bg
    cmpibge   cmpijge       cmpi; bge
     cmpibl    cmpijl       cmpi; bl
    cmpible   cmpijle       cmpi; ble
    cmpibno   cmpijno       cmpi; bno
    cmpibne   cmpijne       cmpi; bne
     cmpibo    cmpijo       cmpi; bo
     cmpobe    cmpoje       cmpo; be
     cmpobg    cmpojg       cmpo; bg
    cmpobge   cmpojge       cmpo; bge
     cmpobl    cmpojl       cmpo; bl
    cmpoble   cmpojle       cmpo; ble
    cmpobne   cmpojne       cmpo; bne
</pre>

<p><hr>
Node:<a name="M32R-Dependent">M32R-Dependent</a>,
Next:<a rel=next href="#M68K-Dependent">M68K-Dependent</a>,
Previous:<a rel=previous href="#i960-Dependent">i960-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>M32R Dependent Features</h2>

<ul>
<li><a href="#M32R-Opts">M32R-Opts</a>:                    M32R Options
<li><a href="#M32R-Warnings">M32R-Warnings</a>:                M32R Warnings
</ul>

<p><hr>
Node:<a name="M32R-Opts">M32R-Opts</a>,
Next:<a rel=next href="#M32R-Warnings">M32R-Warnings</a>,
Up:<a rel=up href="#M32R-Dependent">M32R-Dependent</a>
<br>

<h3>M32R Options</h3>

<p>The Mitsubishi M32R version of <code>as</code> has a few machine
dependent options:

<dl>
<dt><code>-m32rx</code>
<dd><code>as</code> can assemble code for several different members of the
Mitsubishi M32R family.  Normally the default is to assemble code for
the M32R microprocessor.  This option may be used to change the default
to the M32RX microprocessor, which adds some more instructions to the
basic M32R instruction set, and some additional parameters to some of
the original instructions.

<br><dt><code>-m32r</code>
<dd>This option can be used to restore the assembler's default behaviour of
assembling for the M32R microprocessor.  This can be useful if the
default has been changed by a previous command line option.

<br><dt><code>-warn-explicit-parallel-conflicts</code>
<dd>Instructs <code>as</code> to produce warning messages when
questionable parallel instructions are encountered.  This option is
enabled by default, but <code>gcc</code> disables it when it invokes
<code>as</code> directly.  Questionable instructions are those whoes
behaviour would be different if they were executed sequentially.  For
example the code fragment <code>mv r1, r2 || mv r3, r1</code> produces a
different result from <code>mv r1, r2 \n mv r3, r1</code> since the former
moves r1 into r3 and then r2 into r1, whereas the later moves r2 into r1
and r3.

<br><dt><code>-Wp</code>
<dd>This is a shorter synonym for the <em>-warn-explicit-parallel-conflicts</em>
option.

<br><dt><code>-no-warn-explicit-parallel-conflicts</code>
<dd>Instructs <code>as</code> not to produce warning messages when
questionable parallel instructions are encountered.

<br><dt><code>-Wnp</code>
<dd>This is a shorter synonym for the <em>-no-warn-explicit-parallel-conflicts</em>
option.

</dl>

<p><hr>
Node:<a name="M32R-Warnings">M32R-Warnings</a>,
Previous:<a rel=previous href="#M32R-Opts">M32R-Opts</a>,
Up:<a rel=up href="#M32R-Dependent">M32R-Dependent</a>
<br>

<h3>M32R Warnings</h3>

<p>There are several warning and error messages that can be produced by
<code>as</code> which are specific to the M32R:

<dl>

<br><dt><code>output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?</code>
<dd>This message is only produced if warnings for explicit parallel
conflicts have been enabled.  It indicates that the assembler has
encountered a parallel instruction in which the destination register of
the left hand instruction is used as an input register in the right hand
instruction.  For example in this code fragment
<code>mv r1, r2 || neg r3, r1</code> register r1 is the destination of the
move instruction and the input to the neg instruction.

<br><dt><code>output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?</code>
<dd>This message is only produced if warnings for explicit parallel
conflicts have been enabled.  It indicates that the assembler has
encountered a parallel instruction in which the destination register of
the right hand instruction is used as an input register in the left hand
instruction.  For example in this code fragment
<code>mv r1, r2 || neg r2, r3</code> register r2 is the destination of the
neg instruction and the input to the move instruction.

<br><dt><code>instruction <code>...</code> is for the M32RX only</code>
<dd>This message is produced when the assembler encounters an instruction
which is only supported by the M32Rx processor, and the <code>-m32rx</code>
command line flag has not been specified to allow assembly of such
instructions.

<br><dt><code>unknown instruction <code>...</code></code>
<dd>This message is produced when the assembler encounters an instruction
which it doe snot recognise.

<br><dt><code>only the NOP instruction can be issued in parallel on the m32r</code>
<dd>This message is produced when the assembler encounters a parallel
instruction which does not involve a NOP instruction and the
<code>-m32rx</code> command line flag has not been specified.  Only the M32Rx
processor is able to execute two instructions in parallel.

<br><dt><code>instruction <code>...</code> cannot be executed in parallel.</code>
<dd>This message is produced when the assembler encounters a parallel
instruction which is made up of one or two instructions which cannot be
executed in parallel.

<br><dt><code>Instructions share the same execution pipeline</code>
<dd>This message is produced when the assembler encounters a parallel
instruction whoes components both use the same execution pipeline.

<br><dt><code>Instructions write to the same destination register.</code>
<dd>This message is produced when the assembler encounters a parallel
instruction where both components attempt to modify the same register. 
For example these code fragments will produce this message:
<code>mv r1, r2 || neg r1, r3</code>
<code>jl r0 || mv r14, r1</code>
<code>st r2, @-r1 || mv r1, r3</code>
<code>mv r1, r2 || ld r0, @r1+</code>
<code>cmp r1, r2 || addx r3, r4</code> (Both write to the condition bit)

</dl>

<p><hr>
Node:<a name="M68K-Dependent">M68K-Dependent</a>,
Next:<a rel=next href="#M68HC11-Dependent">M68HC11-Dependent</a>,
Previous:<a rel=previous href="#M32R-Dependent">M32R-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>M680x0 Dependent Features</h2>

<ul>
<li><a href="#M68K-Opts">M68K-Opts</a>:                    M680x0 Options
<li><a href="#M68K-Syntax">M68K-Syntax</a>:                  Syntax
<li><a href="#M68K-Moto-Syntax">M68K-Moto-Syntax</a>:             Motorola Syntax
<li><a href="#M68K-Float">M68K-Float</a>:                   Floating Point
<li><a href="#M68K-Directives">M68K-Directives</a>:              680x0 Machine Directives
<li><a href="#M68K-opcodes">M68K-opcodes</a>:                 Opcodes
</ul>

<p><hr>
Node:<a name="M68K-Opts">M68K-Opts</a>,
Next:<a rel=next href="#M68K-Syntax">M68K-Syntax</a>,
Up:<a rel=up href="#M68K-Dependent">M68K-Dependent</a>
<br>

<h3>M680x0 Options</h3>

<p>The Motorola 680x0 version of <code>as</code> has a few machine
dependent options:

<dl>

<br><dt><code>-l</code>
<dd>You can use the <code>-l</code> option to shorten the size of references to undefined
symbols.  If you do not use the <code>-l</code> option, references to undefined
symbols are wide enough for a full <code>long</code> (32 bits).  (Since
<code>as</code> cannot know where these symbols end up, <code>as</code> can
only allocate space for the linker to fill in later.  Since <code>as</code>
does not know how far away these symbols are, it allocates as much space as it
can.)  If you use this option, the references are only one word wide (16 bits). 
This may be useful if you want the object file to be as small as possible, and
you know that the relevant symbols are always less than 17 bits away.

<br><dt><code>--register-prefix-optional</code>
<dd>For some configurations, especially those where the compiler normally
does not prepend an underscore to the names of user variables, the
assembler requires a <code>%</code> before any use of a register name.  This
is intended to let the assembler distinguish between C variables and
functions named <code>a0</code> through <code>a7</code>, and so on.  The <code>%</code> is
always accepted, but is not required for certain configurations, notably
<code>sun3</code>.  The <code>--register-prefix-optional</code> option may be used
to permit omitting the <code>%</code> even for configurations for which it is
normally required.  If this is done, it will generally be impossible to
refer to C variables and functions with the same names as register
names.

<br><dt><code>--bitwise-or</code>
<dd>Normally the character <code>|</code> is treated as a comment character, which
means that it can not be used in expressions.  The <code>--bitwise-or</code>
option turns <code>|</code> into a normal character.  In this mode, you must
either use C style comments, or start comments with a <code>#</code> character
at the beginning of a line.

<br><dt><code>--base-size-default-16  --base-size-default-32</code>
<dd>If you use an addressing mode with a base register without specifying
the size, <code>as</code> will normally use the full 32 bit value. 
For example, the addressing mode <code>%a0@(%d0)</code> is equivalent to
<code>%a0@(%d0:l)</code>.  You may use the <code>--base-size-default-16</code>
option to tell <code>as</code> to default to using the 16 bit value. 
In this case, <code>%a0@(%d0)</code> is equivalent to <code>%a0@(%d0:w)</code>. 
You may use the <code>--base-size-default-32</code> option to restore the
default behaviour.

<br><dt><code>--disp-size-default-16  --disp-size-default-32</code>
<dd>If you use an addressing mode with a displacement, and the value of the
displacement is not known, <code>as</code> will normally assume that
the value is 32 bits.  For example, if the symbol <code>disp</code> has not
been defined, <code>as</code> will assemble the addressing mode
<code>%a0@(disp,%d0)</code> as though <code>disp</code> is a 32 bit value.  You may
use the <code>--disp-size-default-16</code> option to tell <code>as</code>
to instead assume that the displacement is 16 bits.  In this case,
<code>as</code> will assemble <code>%a0@(disp,%d0)</code> as though
<code>disp</code> is a 16 bit value.  You may use the
<code>--disp-size-default-32</code> option to restore the default behaviour.

<br><dt><code>--pcrel</code>
<dd>Always keep branches PC-relative.  In the M680x0 architecture all branches
are defined as PC-relative.  However, on some processors they are limited
to word displacements maximum.  When <code>as</code> needs a long branch
that is not available, it normally emits an absolute jump instead.  This
option disables this substitution.  When this option is given and no long
branches are available, only word branches will be emitted.  An error
message will be generated if a word branch cannot reach its target.  This
option has no effect on 68020 and other processors that have long branches. 
see <a href="#M68K-Branch">Branch Improvement</a>.

<br><dt><code>-m68000</code>
<dd><code>as</code> can assemble code for several different members of the
Motorola 680x0 family.  The default depends upon how <code>as</code>
was configured when it was built; normally, the default is to assemble
code for the 68020 microprocessor.  The following options may be used to
change the default.  These options control which instructions and
addressing modes are permitted.  The members of the 680x0 family are
very similar.  For detailed information about the differences, see the
Motorola manuals.

<dl>
<dt><code>-m68000</code>
<dt><code>-m68ec000</code>
<dt><code>-m68hc000</code>
<dt><code>-m68hc001</code>
<dt><code>-m68008</code>
<dt><code>-m68302</code>
<dt><code>-m68306</code>
<dt><code>-m68307</code>
<dt><code>-m68322</code>
<dt><code>-m68356</code>
<dd>Assemble for the 68000. <code>-m68008</code>, <code>-m68302</code>, and so on are synonyms
for <code>-m68000</code>, since the chips are the same from the point of view
of the assembler.

<br><dt><code>-m68010</code>
<dd>Assemble for the 68010.

<br><dt><code>-m68020</code>
<dt><code>-m68ec020</code>
<dd>Assemble for the 68020.  This is normally the default.

<br><dt><code>-m68030</code>
<dt><code>-m68ec030</code>
<dd>Assemble for the 68030.

<br><dt><code>-m68040</code>
<dt><code>-m68ec040</code>
<dd>Assemble for the 68040.

<br><dt><code>-m68060</code>
<dt><code>-m68ec060</code>
<dd>Assemble for the 68060.

<br><dt><code>-mcpu32</code>
<dt><code>-m68330</code>
<dt><code>-m68331</code>
<dt><code>-m68332</code>
<dt><code>-m68333</code>
<dt><code>-m68334</code>
<dt><code>-m68336</code>
<dt><code>-m68340</code>
<dt><code>-m68341</code>
<dt><code>-m68349</code>
<dt><code>-m68360</code>
<dd>Assemble for the CPU32 family of chips.

<br><dt><code>-m5200</code>
<dd>Assemble for the ColdFire family of chips.

<br><dt><code>-m68881</code>
<dt><code>-m68882</code>
<dd>Assemble 68881 floating point instructions.  This is the default for the
68020, 68030, and the CPU32.  The 68040 and 68060 always support
floating point instructions.

<br><dt><code>-mno-68881</code>
<dd>Do not assemble 68881 floating point instructions.  This is the default
for 68000 and the 68010.  The 68040 and 68060 always support floating
point instructions, even if this option is used.

<br><dt><code>-m68851</code>
<dd>Assemble 68851 MMU instructions.  This is the default for the 68020,
68030, and 68060.  The 68040 accepts a somewhat different set of MMU
instructions; <code>-m68851</code> and <code>-m68040</code> should not be used
together.

<br><dt><code>-mno-68851</code>
<dd>Do not assemble 68851 MMU instructions.  This is the default for the
68000, 68010, and the CPU32.  The 68040 accepts a somewhat different set
of MMU instructions. 
</dl>
</dl>

<p><hr>
Node:<a name="M68K-Syntax">M68K-Syntax</a>,
Next:<a rel=next href="#M68K-Moto-Syntax">M68K-Moto-Syntax</a>,
Previous:<a rel=previous href="#M68K-Opts">M68K-Opts</a>,
Up:<a rel=up href="#M68K-Dependent">M68K-Dependent</a>
<br>

<h3>Syntax</h3>

<p>This syntax for the Motorola 680x0 was developed at <small>MIT</small>.

<p>The 680x0 version of <code>as</code> uses instructions names and
syntax compatible with the Sun assembler.  Intervening periods are
ignored; for example, <code>movl</code> is equivalent to <code>mov.l</code>.

<p>In the following table <var>apc</var> stands for any of the address registers
(<code>%a0</code> through <code>%a7</code>), the program counter (<code>%pc</code>), the
zero-address relative to the program counter (<code>%zpc</code>), a suppressed
address register (<code>%za0</code> through <code>%za7</code>), or it may be omitted
entirely.  The use of <var>size</var> means one of <code>w</code> or <code>l</code>, and
it may be omitted, along with the leading colon, unless a scale is also
specified.  The use of <var>scale</var> means one of <code>1</code>, <code>2</code>,
<code>4</code>, or <code>8</code>, and it may always be omitted along with the
leading colon.

<p>The following addressing modes are understood:
<dl>
<dt><dfn>Immediate</dfn>
<dd><code>#<var>number</var></code>

<br><dt><dfn>Data Register</dfn>
<dd><code>%d0</code> through <code>%d7</code>

<br><dt><dfn>Address Register</dfn>
<dd><code>%a0</code> through <code>%a7</code><br>
<code>%a7</code> is also known as <code>%sp</code>, i.e. the Stack Pointer.  <code>%a6</code>
is also known as <code>%fp</code>, the Frame Pointer.

<br><dt><dfn>Address Register Indirect</dfn>
<dd><code>%a0@</code> through <code>%a7@</code>

<br><dt><dfn>Address Register Postincrement</dfn>
<dd><code>%a0@+</code> through <code>%a7@+</code>

<br><dt><dfn>Address Register Predecrement</dfn>
<dd><code>%a0@-</code> through <code>%a7@-</code>

<br><dt><dfn>Indirect Plus Offset</dfn>
<dd><code><var>apc</var>@(<var>number</var>)</code>

<br><dt><dfn>Index</dfn>
<dd><code><var>apc</var>@(<var>number</var>,<var>register</var>:<var>size</var>:<var>scale</var>)</code>

<p>The <var>number</var> may be omitted.

<br><dt><dfn>Postindex</dfn>
<dd><code><var>apc</var>@(<var>number</var>)@(<var>onumber</var>,<var>register</var>:<var>size</var>:<var>scale</var>)</code>

<p>The <var>onumber</var> or the <var>register</var>, but not both, may be omitted.

<br><dt><dfn>Preindex</dfn>
<dd><code><var>apc</var>@(<var>number</var>,<var>register</var>:<var>size</var>:<var>scale</var>)@(<var>onumber</var>)</code>

<p>The <var>number</var> may be omitted.  Omitting the <var>register</var> produces
the Postindex addressing mode.

<br><dt><dfn>Absolute</dfn>
<dd><code><var>symbol</var></code>, or <code><var>digits</var></code>, optionally followed by
<code>:b</code>, <code>:w</code>, or <code>:l</code>. 
</dl>

<p><hr>
Node:<a name="M68K-Moto-Syntax">M68K-Moto-Syntax</a>,
Next:<a rel=next href="#M68K-Float">M68K-Float</a>,
Previous:<a rel=previous href="#M68K-Syntax">M68K-Syntax</a>,
Up:<a rel=up href="#M68K-Dependent">M68K-Dependent</a>
<br>

<h3>Motorola Syntax</h3>

<p>The standard Motorola syntax for this chip differs from the syntax
already discussed (see <a href="#M68K-Syntax">Syntax</a>).  <code>as</code> can
accept Motorola syntax for operands, even if <small>MIT</small> syntax is used for
other operands in the same instruction.  The two kinds of syntax are
fully compatible.

<p>In the following table <var>apc</var> stands for any of the address registers
(<code>%a0</code> through <code>%a7</code>), the program counter (<code>%pc</code>), the
zero-address relative to the program counter (<code>%zpc</code>), or a
suppressed address register (<code>%za0</code> through <code>%za7</code>).  The use
of <var>size</var> means one of <code>w</code> or <code>l</code>, and it may always be
omitted along with the leading dot.  The use of <var>scale</var> means one of
<code>1</code>, <code>2</code>, <code>4</code>, or <code>8</code>, and it may always be omitted
along with the leading asterisk.

<p>The following additional addressing modes are understood:

<dl>
<dt><dfn>Address Register Indirect</dfn>
<dd><code>(%a0)</code> through <code>(%a7)</code><br>
<code>%a7</code> is also known as <code>%sp</code>, i.e. the Stack Pointer.  <code>%a6</code>
is also known as <code>%fp</code>, the Frame Pointer.

<br><dt><dfn>Address Register Postincrement</dfn>
<dd><code>(%a0)+</code> through <code>(%a7)+</code>

<br><dt><dfn>Address Register Predecrement</dfn>
<dd><code>-(%a0)</code> through <code>-(%a7)</code>

<br><dt><dfn>Indirect Plus Offset</dfn>
<dd><code><var>number</var>(<var>%a0</var>)</code> through <code><var>number</var>(<var>%a7</var>)</code>,
or <code><var>number</var>(<var>%pc</var>)</code>.

<p>The <var>number</var> may also appear within the parentheses, as in
<code>(<var>number</var>,<var>%a0</var>)</code>.  When used with the <var>pc</var>, the
<var>number</var> may be omitted (with an address register, omitting the
<var>number</var> produces Address Register Indirect mode).

<br><dt><dfn>Index</dfn>
<dd><code><var>number</var>(<var>apc</var>,<var>register</var>.<var>size</var>*<var>scale</var>)</code>

<p>The <var>number</var> may be omitted, or it may appear within the
parentheses.  The <var>apc</var> may be omitted.  The <var>register</var> and the
<var>apc</var> may appear in either order.  If both <var>apc</var> and
<var>register</var> are address registers, and the <var>size</var> and <var>scale</var>
are omitted, then the first register is taken as the base register, and
the second as the index register.

<br><dt><dfn>Postindex</dfn>
<dd><code>([<var>number</var>,<var>apc</var>],<var>register</var>.<var>size</var>*<var>scale</var>,<var>onumber</var>)</code>

<p>The <var>onumber</var>, or the <var>register</var>, or both, may be omitted. 
Either the <var>number</var> or the <var>apc</var> may be omitted, but not both.

<br><dt><dfn>Preindex</dfn>
<dd><code>([<var>number</var>,<var>apc</var>,<var>register</var>.<var>size</var>*<var>scale</var>],<var>onumber</var>)</code>

<p>The <var>number</var>, or the <var>apc</var>, or the <var>register</var>, or any two of
them, may be omitted.  The <var>onumber</var> may be omitted.  The
<var>register</var> and the <var>apc</var> may appear in either order.  If both
<var>apc</var> and <var>register</var> are address registers, and the <var>size</var>
and <var>scale</var> are omitted, then the first register is taken as the
base register, and the second as the index register. 
</dl>

<p><hr>
Node:<a name="M68K-Float">M68K-Float</a>,
Next:<a rel=next href="#M68K-Directives">M68K-Directives</a>,
Previous:<a rel=previous href="#M68K-Moto-Syntax">M68K-Moto-Syntax</a>,
Up:<a rel=up href="#M68K-Dependent">M68K-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>Packed decimal (P) format floating literals are not supported. 
Feel free to add the code!

<p>The floating point formats generated by directives are these.

<dl>
<dt><code>.float</code>
<dd><code>Single</code> precision floating point constants.

<br><dt><code>.double</code>
<dd><code>Double</code> precision floating point constants.

<br><dt><code>.extend</code>
<dt><code>.ldouble</code>
<dd><code>Extended</code> precision (<code>long double</code>) floating point constants. 
</dl>

<p><hr>
Node:<a name="M68K-Directives">M68K-Directives</a>,
Next:<a rel=next href="#M68K-opcodes">M68K-opcodes</a>,
Previous:<a rel=previous href="#M68K-Float">M68K-Float</a>,
Up:<a rel=up href="#M68K-Dependent">M68K-Dependent</a>
<br>

<h3>680x0 Machine Directives</h3>

<p>In order to be compatible with the Sun assembler the 680x0 assembler
understands the following directives.

<dl>
<dt><code>.data1</code>
<dd>This directive is identical to a <code>.data 1</code> directive.

<br><dt><code>.data2</code>
<dd>This directive is identical to a <code>.data 2</code> directive.

<br><dt><code>.even</code>
<dd>This directive is a special case of the <code>.align</code> directive; it
aligns the output to an even byte boundary.

<br><dt><code>.skip</code>
<dd>This directive is identical to a <code>.space</code> directive. 
</dl>

<p><hr>
Node:<a name="M68K-opcodes">M68K-opcodes</a>,
Previous:<a rel=previous href="#M68K-Directives">M68K-Directives</a>,
Up:<a rel=up href="#M68K-Dependent">M68K-Dependent</a>
<br>

<h3>Opcodes</h3>

<ul>
<li><a href="#M68K-Branch">M68K-Branch</a>:                  Branch Improvement
<li><a href="#M68K-Chars">M68K-Chars</a>:                   Special Characters
</ul>

<p><hr>
Node:<a name="M68K-Branch">M68K-Branch</a>,
Next:<a rel=next href="#M68K-Chars">M68K-Chars</a>,
Up:<a rel=up href="#M68K-opcodes">M68K-opcodes</a>
<br>

<h4>Branch Improvement</h4>

<p>Certain pseudo opcodes are permitted for branch instructions. 
They expand to the shortest branch instruction that reach the
target.  Generally these mnemonics are made by substituting <code>j</code> for
<code>b</code> at the start of a Motorola mnemonic.

<p>The following table summarizes the pseudo-operations.  A <code>*</code> flags
cases that are more fully described after the table:

<pre>          Displacement
          +------------------------------------------------------------
          |                68020           68000/10, not PC-relative OK
Pseudo-Op |BYTE    WORD    LONG            ABSOLUTE LONG JUMP    **
          +------------------------------------------------------------
     jbsr |bsrs    bsrw    bsrl            jsr
      jra |bras    braw    bral            jmp
*     jXX |bXXs    bXXw    bXXl            bNXs;jmp
*    dbXX | N/A    dbXXw   dbXX;bras;bral  dbXX;bras;jmp
     fjXX | N/A    fbXXw   fbXXl            N/A

XX: condition
NX: negative of condition XX

</pre>

<p align="center"><code>*</code>--see full description below</p>

<p align="center"><code>**</code>--this expansion mode is disallowed by <code>--pcrel</code></p>

<dl>
<dt><code>jbsr</code>
<dt><code>jra</code>
<dd>These are the simplest jump pseudo-operations; they always map to one
particular machine instruction, depending on the displacement to the
branch target.  This instruction will be a byte or word branch is that
is sufficient.  Otherwise, a long branch will be emitted if available. 
If no long branches are available and the <code>--pcrel</code> option is not
given, an absolute long jump will be emitted instead.  If no long
branches are available, the <code>--pcrel</code> option is given, and a word
branch cannot reach the target, an error message is generated.

<p>In addition to standard branch operands, <code>as</code> allows these
pseudo-operations to have all operands that are allowed for jsr and jmp,
substituting these instructions if the operand given is not valid for a
branch instruction.

<br><dt><code>j<var>XX</var></code>
<dd>Here, <code>j<var>XX</var></code> stands for an entire family of pseudo-operations,
where <var>XX</var> is a conditional branch or condition-code test.  The full
list of pseudo-ops in this family is:
<pre> jhi   jls   jcc   jcs   jne   jeq   jvc
 jvs   jpl   jmi   jge   jlt   jgt   jle
</pre>

<p>Usually, each of these pseudo-operations expands to a single branch
instruction.  However, if a word branch is not sufficient, no long branches
are available, and the <code>--pcrel</code> option is not given, <code>as</code>
issues a longer code fragment in terms of <var>NX</var>, the opposite condition
to <var>XX</var>.  For example, under these conditions:
<pre>    j<var>XX</var> foo
</pre>
gives
<pre>     b<var>NX</var>s oof
     jmp foo
 oof:
</pre>

<br><dt><code>db<var>XX</var></code>
<dd>The full family of pseudo-operations covered here is
<pre> dbhi   dbls   dbcc   dbcs   dbne   dbeq   dbvc
 dbvs   dbpl   dbmi   dbge   dblt   dbgt   dble
 dbf    dbra   dbt
</pre>

<p>Motorola <code>db<var>XX</var></code> instructions allow word displacements only.  When
a word displacement is sufficient, each of these pseudo-operations expands
to the corresponding Motorola instruction.  When a word displacement is not
sufficient and long branches are available, when the source reads
<code>db<var>XX</var> foo</code>, <code>as</code> emits
<pre>     db<var>XX</var> oo1
     bras oo2
 oo1:bral foo
 oo2:
</pre>

<p>If, however, long branches are not available and the <code>--pcrel</code> option is
not given, <code>as</code> emits
<pre>     db<var>XX</var> oo1
     bras oo2
 oo1:jmp foo
 oo2:
</pre>

<br><dt><code>fj<var>XX</var></code>
<dd>This family includes
<pre> fjne   fjeq   fjge   fjlt   fjgt   fjle   fjf
 fjt    fjgl   fjgle  fjnge  fjngl  fjngle fjngt
 fjnle  fjnlt  fjoge  fjogl  fjogt  fjole  fjolt
 fjor   fjseq  fjsf   fjsne  fjst   fjueq  fjuge
 fjugt  fjule  fjult  fjun
</pre>

<p>Each of these pseudo-operations always expands to a single Motorola
coprocessor branch instruction, word or long.  All Motorola coprocessor
branch instructions allow both word and long displacements.

</dl>

<p><hr>
Node:<a name="M68K-Chars">M68K-Chars</a>,
Previous:<a rel=previous href="#M68K-Branch">M68K-Branch</a>,
Up:<a rel=up href="#M68K-opcodes">M68K-opcodes</a>
<br>

<h4>Special Characters</h4>

<p>The immediate character is <code>#</code> for Sun compatibility.  The
line-comment character is <code>|</code> (unless the <code>--bitwise-or</code>
option is used).  If a <code>#</code> appears at the beginning of a line, it
is treated as a comment unless it looks like <code># line file</code>, in
which case it is treated normally.

<p><hr>
Node:<a name="M68HC11-Dependent">M68HC11-Dependent</a>,
Next:<a rel=next href="#M88K-Dependent">M88K-Dependent</a>,
Previous:<a rel=previous href="#M68K-Dependent">M68K-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>M68HC11 and M68HC12 Dependent Features</h2>

<ul>
<li><a href="#M68HC11-Opts">M68HC11-Opts</a>:                    M68HC11 and M68HC12 Options
<li><a href="#M68HC11-Syntax">M68HC11-Syntax</a>:                  Syntax
<li><a href="#M68HC11-Float">M68HC11-Float</a>:                   Floating Point
<li><a href="#M68HC11-opcodes">M68HC11-opcodes</a>:                 Opcodes
</ul>

<p><hr>
Node:<a name="M68HC11-Opts">M68HC11-Opts</a>,
Next:<a rel=next href="#M68HC11-Syntax">M68HC11-Syntax</a>,
Up:<a rel=up href="#M68HC11-Dependent">M68HC11-Dependent</a>
<br>

<h3>M68HC11 and M68HC12 Options</h3>

<p>The Motorola 68HC11 and 68HC12 version of <code>as</code> has a few machine
dependent options.

<p>This option switches the assembler in the M68HC11 mode. In this mode,
the assembler only accepts 68HC11 operands and mnemonics. It produces
code for the 68HC11.

<p>This option switches the assembler in the M68HC12 mode. In this mode,
the assembler also accepts 68HC12 operands and mnemonics. It produces
code for the 68HC12. A fiew 68HC11 instructions are replaced by
some 68HC12 instructions as recommended by Motorola specifications.

<p>You can use the <code>--strict-direct-mode</code> option to disable
the automatic translation of direct page mode addressing into
extended mode when the instruction does not support direct mode. 
For example, the <code>clr</code> instruction does not support direct page
mode addressing. When it is used with the direct page mode,
<code>as</code> will ignore it and generate an absolute addressing. 
This option prevents <code>as</code> from doing this, and the wrong
usage of the direct page mode will raise an error.

<p>The <code>--short-branchs</code> option turns off the translation of
relative branches into absolute branches when the branch offset is
out of range. By default <code>as</code> transforms the relative
branch (<code>bsr</code>, <code>bgt</code>, <code>bge</code>, <code>beq</code>, <code>bne</code>,
<code>ble</code>, <code>blt</code>, <code>bhi</code>, <code>bcc</code>, <code>bls</code>,
<code>bcs</code>, <code>bmi</code>, <code>bvs</code>, <code>bvs</code>, <code>bra</code>) into
an absolute branch when the offset is out of the -128 .. 127 range. 
In that case, the <code>bsr</code> instruction is translated into a
<code>jsr</code>, the <code>bra</code> instruction is translated into a
<code>jmp</code> and the conditional branchs instructions are inverted and
followed by a <code>jmp</code>. This option disables these translations
and <code>as</code> will generate an error if a relative branch
is out of range. This option does not affect the optimization
associated to the <code>jbra</code>, <code>jbsr</code> and <code>jbXX</code> pseudo opcodes.

<p>The <code>--force-long-branchs</code> option forces the translation of
relative branches into absolute branches. This option does not affect
the optimization associated to the <code>jbra</code>, <code>jbsr</code> and
<code>jbXX</code> pseudo opcodes.

<p>You can use the <code>--print-insn-syntax</code> option to obtain the
syntax description of the instruction when an error is detected.

<p>The <code>--print-opcodes</code> option prints the list of all the
instructions with their syntax. The first item of each line
represents the instruction name and the rest of the line indicates
the possible operands for that instruction. The list is printed
in alphabetical order. Once the list is printed <code>as</code>
exits.

<p>The <code>--generate-example</code> option is similar to <code>--print-opcodes</code>
but it generates an example for each instruction instead.

<p><hr>
Node:<a name="M68HC11-Syntax">M68HC11-Syntax</a>,
Next:<a rel=next href="#M68HC11-Float">M68HC11-Float</a>,
Previous:<a rel=previous href="#M68HC11-Opts">M68HC11-Opts</a>,
Up:<a rel=up href="#M68HC11-Dependent">M68HC11-Dependent</a>
<br>

<h3>Syntax</h3>

<p>In the M68HC11 syntax, the instruction name comes first and it may
be followed by one or several operands (up to three). Operands are
separated by comma (<code>,</code>). In the normal mode,
<code>as</code> will complain if too many operands are specified for
a given instruction. In the MRI mode (turned on with <code>-M</code> option),
it will treat them as comments. Example:

<pre>inx
lda  #23
bset 2,x #4
brclr *bot #8 foo
</pre>

<p>The following addressing modes are understood:
<dl>
<dt><dfn>Immediate</dfn>
<dd><code>#<var>number</var></code>

<br><dt><dfn>Address Register</dfn>
<dd><code><var>number</var>,X</code>, <code><var>number</var>,Y</code>

<p>The <var>number</var> may be omitted in which case 0 is assumed.

<br><dt><dfn>Direct Addressing mode</dfn>
<dd><code>*<var>symbol</var></code>, or <code>*<var>digits</var></code>

<br><dt><dfn>Absolute</dfn>
<dd><code><var>symbol</var></code>, or <code><var>digits</var></code>
</dl>

<p><hr>
Node:<a name="M68HC11-Float">M68HC11-Float</a>,
Next:<a rel=next href="#M68HC11-opcodes">M68HC11-opcodes</a>,
Previous:<a rel=previous href="#M68HC11-Syntax">M68HC11-Syntax</a>,
Up:<a rel=up href="#M68HC11-Dependent">M68HC11-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>Packed decimal (P) format floating literals are not supported. 
Feel free to add the code!

<p>The floating point formats generated by directives are these.

<dl>
<dt><code>.float</code>
<dd><code>Single</code> precision floating point constants.

<br><dt><code>.double</code>
<dd><code>Double</code> precision floating point constants.

<br><dt><code>.extend</code>
<dt><code>.ldouble</code>
<dd><code>Extended</code> precision (<code>long double</code>) floating point constants. 
</dl>

<p><hr>
Node:<a name="M68HC11-opcodes">M68HC11-opcodes</a>,
Previous:<a rel=previous href="#M68HC11-Float">M68HC11-Float</a>,
Up:<a rel=up href="#M68HC11-Dependent">M68HC11-Dependent</a>
<br>

<h3>Opcodes</h3>

<ul>
<li><a href="#M68HC11-Branch">M68HC11-Branch</a>:                  Branch Improvement
</ul>

<p><hr>
Node:<a name="M68HC11-Branch">M68HC11-Branch</a>,
Up:<a rel=up href="#M68HC11-opcodes">M68HC11-opcodes</a>
<br>

<h4>Branch Improvement</h4>

<p>Certain pseudo opcodes are permitted for branch instructions. 
They expand to the shortest branch instruction that reach the
target. Generally these mnemonics are made by prepending <code>j</code> to
the start of Motorola mnemonic. These pseudo opcodes are not affected
by the <code>--short-branchs</code> or <code>--force-long-branchs</code> options.

<p>The following table summarizes the pseudo-operations.

<pre>                              Displacement Width
          +-------------------------------------------------------------+
          |                     Options                                 |
          |    --short-branchs            --force-long-branchs          |
          +--------------------------+----------------------------------+
Pseudo-Op |BYTE             WORD     | BYTE          WORD               |
          +--------------------------+----------------------------------+
      bsr | bsr &lt;pc-rel&gt;    &lt;error&gt;  |               jsr &lt;abs&gt;          |
      bra | bra &lt;pc-rel&gt;    &lt;error&gt;  |               jmp &lt;abs&gt;          |
     jbsr | bsr &lt;pc-rel&gt;   jsr &lt;abs&gt; | bsr &lt;pc-rel&gt;  jsr &lt;abs&gt;          |
     jbra | bra &lt;pc-rel&gt;   jmp &lt;abs&gt; | bra &lt;pc-rel&gt;  jmp &lt;abs&gt;          |
      bXX | bXX &lt;pc-rel&gt;    &lt;error&gt;  |               bNX +3; jmp &lt;abs&gt;  |
     jbXX | bXX &lt;pc-rel&gt;   bNX +3;   | bXX &lt;pc-rel&gt;  bNX +3; jmp &lt;abs&gt;  |
          |                jmp &lt;abs&gt; |                                  |
          +--------------------------+----------------------------------+
XX: condition
NX: negative of condition XX

</pre>

<dl>
<dt><code>jbsr</code>
<dt><code>jbra</code>
<dd>These are the simplest jump pseudo-operations; they always map to one
particular machine instruction, depending on the displacement to the
branch target.

<br><dt><code>jb<var>XX</var></code>
<dd>Here, <code>jb<var>XX</var></code> stands for an entire family of pseudo-operations,
where <var>XX</var> is a conditional branch or condition-code test.  The full
list of pseudo-ops in this family is:
<pre> jbcc   jbeq   jbge   jbgt   jbhi   jbvs   jbpl  jblo
 jbcs   jbne   jblt   jble   jbls   jbvc   jbmi
</pre>

<p>For the cases of non-PC relative displacements and long displacements,
<code>as</code> issues a longer code fragment in terms of
<var>NX</var>, the opposite condition to <var>XX</var>.  For example, for the
non-PC relative case:
<pre>    jb<var>XX</var> foo
</pre>
gives
<pre>     b<var>NX</var>s oof
     jmp foo
 oof:
</pre>

</dl>

<p><hr>
Node:<a name="M88K-Dependent">M88K-Dependent</a>,
Next:<a rel=next href="#MIPS-Dependent">MIPS-Dependent</a>,
Previous:<a rel=previous href="#M68HC11-Dependent">M68HC11-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>Motorola M88K Dependent Features</h2>

<ul>
<li><a href="#M88K%20Directives">M88K Directives</a>:      M88K Machine Directives
</ul>

<p><hr>
Node:<a name="M88K%20Directives">M88K Directives</a>,
Up:<a rel=up href="#M88K-Dependent">M88K-Dependent</a>
<br>

<h3>M88K Machine Directives</h3>

<p>The M88K version of the assembler supports the following machine
directives:

<dl>
<dt><code>.align</code>
<dd>This directive aligns the section program counter on the next 4-byte
boundary.

<br><dt><code>.dfloat <var>expr</var></code>
<dd>This assembles a double precision (64-bit) floating point constant.

<br><dt><code>.ffloat <var>expr</var></code>
<dd>This assembles a single precision (32-bit) floating point constant.

<br><dt><code>.half <var>expr</var></code>
<dd>This directive assembles a half-word (16-bit) constant.

<br><dt><code>.word <var>expr</var></code>
<dd>This assembles a word (32-bit) constant.

<br><dt><code>.string "<var>str</var>"</code>
<dd>This directive behaves like the standard <code>.ascii</code> directive for
copying <var>str</var> into the object file.  The string is not terminated
with a null byte.

<br><dt><code>.set <var>symbol</var>, <var>value</var></code>
<dd>This directive creates a symbol named <var>symbol</var> which is an alias for
another symbol (possibly not yet defined).  This should not be confused
with the mnemonic <code>set</code>, which is a legitimate M88K instruction.

<br><dt><code>.def <var>symbol</var>, <var>value</var></code>
<dd>This directive is synonymous with <code>.set</code> and is presumably provided
for compatibility with other M88K assemblers.

<br><dt><code>.bss <var>symbol</var>, <var>length</var>, <var>align</var></code>
<dd>Reserve <var>length</var> bytes in the bss section for a local <var>symbol</var>,
aligned to the power of two specified by <var>align</var>.  <var>length</var> and
<var>align</var> must be positive absolute expressions.  This directive
differs from <code>.lcomm</code> only in that it permits you to specify
an alignment.  See <a href="#Lcomm"><code>.lcomm</code></a>.

</dl>

<p><hr>
Node:<a name="MIPS-Dependent">MIPS-Dependent</a>,
Next:<a rel=next href="#SH-Dependent">SH-Dependent</a>,
Previous:<a rel=previous href="#M88K-Dependent">M88K-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>MIPS Dependent Features</h2>

<p><small>GNU</small> <code>as</code> for <small>MIPS</small> architectures supports several
different <small>MIPS</small> processors, and MIPS ISA levels I through V, MIPS32,
and MIPS64.  For information about the <small>MIPS</small> instruction set, see
<cite>MIPS RISC Architecture</cite>, by Kane and Heindrich (Prentice-Hall). 
For an overview of <small>MIPS</small> assembly conventions, see "Appendix D:
Assembly Language Programming" in the same work.

<ul>
<li><a href="#MIPS%20Opts">MIPS Opts</a>:    	Assembler options
<li><a href="#MIPS%20Object">MIPS Object</a>:  	ECOFF object code
<li><a href="#MIPS%20Stabs">MIPS Stabs</a>:   	Directives for debugging information
<li><a href="#MIPS%20ISA">MIPS ISA</a>:     	Directives to override the ISA level
<li><a href="#MIPS%20autoextend">MIPS autoextend</a>: 	Directives for extending MIPS 16 bit instructions
<li><a href="#MIPS%20insn">MIPS insn</a>: 		Directive to mark data as an instruction
<li><a href="#MIPS%20option%20stack">MIPS option stack</a>: 	Directives to save and restore options
</ul>

<p><hr>
Node:<a name="MIPS%20Opts">MIPS Opts</a>,
Next:<a rel=next href="#MIPS%20Object">MIPS Object</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>Assembler options</h3>

<p>The <small>MIPS</small> configurations of <small>GNU</small> <code>as</code> support these
special options:

<dl>
<dt><code>-G <var>num</var></code>
<dd>This option sets the largest size of an object that can be referenced
implicitly with the <code>gp</code> register.  It is only accepted for targets
that use <small>ECOFF</small> format.  The default value is 8.

<br><dt><code>-EB</code>
<dt><code>-EL</code>
<dd>Any <small>MIPS</small> configuration of <code>as</code> can select big-endian or
little-endian output at run time (unlike the other <small>GNU</small> development
tools, which must be configured for one or the other).  Use <code>-EB</code>
to select big-endian output, and <code>-EL</code> for little-endian.

<br><dt><code>-mips1</code>
<dt><code>-mips2</code>
<dt><code>-mips3</code>
<dt><code>-mips4</code>
<dt><code>-mips5</code>
<dt><code>-mips32</code>
<dt><code>-mips64</code>
<dd>Generate code for a particular MIPS Instruction Set Architecture level. 
<code>-mips1</code> corresponds to the <small>R2000</small> and <small>R3000</small> processors,
<code>-mips2</code> to the <small>R6000</small> processor, <code>-mips3</code> to the
<small>R4000</small> processor, and <code>-mips4</code> to the <small>R8000</small> and
<small>R10000</small> processors.  <code>-mips5</code>, <code>-mips32</code>, and
<code>-mips64</code> correspond to generic <small>MIPS V</small>, <small>MIPS32</small>, and
<small>MIPS64</small> ISA processors, respectively.  You can also switch
instruction sets during the assembly; see <a href="#MIPS%20ISA">Directives to override the ISA level</a>.

<br><dt><code>-mgp32</code>
<dt><code>-mfp32</code>
<dd>Some macros have different expansions for 32-bit and 64-bit registers. 
The register sizes are normally inferred from the ISA and ABI, but these
flags force a certain group of registers to be treated as 32 bits wide at
all times.  <code>-mgp32</code> controls the size of general-purpose registers
and <code>-mfp32</code> controls the size of floating-point registers.

<p>On some MIPS variants there is a 32-bit mode flag; when this flag is
set, 64-bit instructions generate a trap.  Also, some 32-bit OSes only
save the 32-bit registers on a context switch, so it is essential never
to use the 64-bit registers.

<br><dt><code>-mgp64</code>
<dd>Assume that 64-bit general purpose registers are available.  This is
provided in the interests of symmetry with -gp32.

<br><dt><code>-mips16</code>
<dt><code>-no-mips16</code>
<dd>Generate code for the MIPS 16 processor.  This is equivalent to putting
<code>.set mips16</code> at the start of the assembly file.  <code>-no-mips16</code>
turns off this option.

<br><dt><code>-mfix7000</code>
<dt><code>-no-mfix7000</code>
<dd>Cause nops to be inserted if the read of the destination register
of an mfhi or mflo instruction occurs in the following two instructions.

<br><dt><code>-m4010</code>
<dt><code>-no-m4010</code>
<dd>Generate code for the LSI <small>R4010</small> chip.  This tells the assembler to
accept the <small>R4010</small> specific instructions (<code>addciu</code>, <code>ffc</code>,
etc.), and to not schedule <code>nop</code> instructions around accesses to
the <code>HI</code> and <code>LO</code> registers.  <code>-no-m4010</code> turns off this
option.

<br><dt><code>-m4650</code>
<dt><code>-no-m4650</code>
<dd>Generate code for the MIPS <small>R4650</small> chip.  This tells the assembler to accept
the <code>mad</code> and <code>madu</code> instruction, and to not schedule <code>nop</code>
instructions around accesses to the <code>HI</code> and <code>LO</code> registers. 
<code>-no-m4650</code> turns off this option.

<dt><code>-m3900</code>
<dt><code>-no-m3900</code>
<dt><code>-m4100</code>
<dt><code>-no-m4100</code>
<dd>For each option <code>-m<var>nnnn</var></code>, generate code for the MIPS
<small>R<VAR>NNNN</VAR></small> chip.  This tells the assembler to accept instructions
specific to that chip, and to schedule for that chip's hazards.

<br><dt><code>-march=<var>cpu</var></code>
<dd>Generate code for a particular MIPS cpu.  It is exactly equivalent to
<code>-m<var>cpu</var></code>, except that there are more value of <var>cpu</var>
understood.  Valid <var>cpu</var> value are:

<blockquote>
2000,
3000,
3900,
4000,
4010,
4100,
4111,
4300,
4400,
4600,
4650,
5000,
rm5200,
rm5230,
rm5231,
rm5261,
rm5721,
6000,
rm7000,
8000,
10000,
12000,
mips32-4k,
sb1
</blockquote>

<br><dt><code>-mtune=<var>cpu</var></code>
<dd>Schedule and tune for a particular MIPS cpu.  Valid <var>cpu</var> values are
identical to <code>-march=<var>cpu</var></code>.

<br><dt><code>-mcpu=<var>cpu</var></code>
<dd>Generate code and schedule for a particular MIPS cpu.  This is exactly
equivalent to <code>-march=<var>cpu</var></code> and <code>-mtune=<var>cpu</var></code>.  Valid
<var>cpu</var> values are identical to <code>-march=<var>cpu</var></code>. 
Use of this option is discouraged.

<br><dt><code>-nocpp</code>
<dd>This option is ignored.  It is accepted for command-line compatibility with
other assemblers, which use it to turn off C style preprocessing.  With
<small>GNU</small> <code>as</code>, there is no need for <code>-nocpp</code>, because the
<small>GNU</small> assembler itself never runs the C preprocessor.

<br><dt><code>--construct-floats</code>
<dt><code>--no-construct-floats</code>
<dd>The <code>--no-construct-floats</code> option disables the construction of
double width floating point constants by loading the two halves of the
value into the two single width floating point registers that make up
the double width register.  This feature is useful if the processor
support the FR bit in its status  register, and this bit is known (by
the programmer) to be set.  This bit prevents the aliasing of the double
width register by the single width registers.

<p>By default <code>--construct-floats</code> is selected, allowing construction
of these floating point constants.

<br><dt><code>--trap</code>
<dt><code>--no-break</code>
<dd><code>as</code> automatically macro expands certain division and
multiplication instructions to check for overflow and division by zero.  This
option causes <code>as</code> to generate code to take a trap exception
rather than a break exception when an error is detected.  The trap instructions
are only supported at Instruction Set Architecture level 2 and higher.

<br><dt><code>--break</code>
<dt><code>--no-trap</code>
<dd>Generate code to take a break exception rather than a trap exception when an
error is detected.  This is the default.

<br><dt><code>-n</code>
<dd>When this option is used, <code>as</code> will issue a warning every
time it generates a nop instruction from a macro. 
</dl>

<p><hr>
Node:<a name="MIPS%20Object">MIPS Object</a>,
Next:<a rel=next href="#MIPS%20Stabs">MIPS Stabs</a>,
Previous:<a rel=previous href="#MIPS%20Opts">MIPS Opts</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>MIPS ECOFF object code</h3>

<p>Assembling for a <small>MIPS</small> <small>ECOFF</small> target supports some additional sections
besides the usual <code>.text</code>, <code>.data</code> and <code>.bss</code>.  The
additional sections are <code>.rdata</code>, used for read-only data,
<code>.sdata</code>, used for small data, and <code>.sbss</code>, used for small
common objects.

<p>When assembling for <small>ECOFF</small>, the assembler uses the <code>$gp</code> (<code>$28</code>)
register to form the address of a "small object".  Any object in the
<code>.sdata</code> or <code>.sbss</code> sections is considered "small" in this sense. 
For external objects, or for objects in the <code>.bss</code> section, you can use
the <code>gcc</code> <code>-G</code> option to control the size of objects addressed via
<code>$gp</code>; the default value is 8, meaning that a reference to any object
eight bytes or smaller uses <code>$gp</code>.  Passing <code>-G 0</code> to
<code>as</code> prevents it from using the <code>$gp</code> register on the basis
of object size (but the assembler uses <code>$gp</code> for objects in <code>.sdata</code>
or <code>sbss</code> in any case).  The size of an object in the <code>.bss</code> section
is set by the <code>.comm</code> or <code>.lcomm</code> directive that defines it.  The
size of an external object may be set with the <code>.extern</code> directive.  For
example, <code>.extern sym,4</code> declares that the object at <code>sym</code> is 4 bytes
in length, whie leaving <code>sym</code> otherwise undefined.

<p>Using small <small>ECOFF</small> objects requires linker support, and assumes that the
<code>$gp</code> register is correctly initialized (normally done automatically by
the startup code).  <small>MIPS</small> <small>ECOFF</small> assembly code must not modify the
<code>$gp</code> register.

<p><hr>
Node:<a name="MIPS%20Stabs">MIPS Stabs</a>,
Next:<a rel=next href="#MIPS%20ISA">MIPS ISA</a>,
Previous:<a rel=previous href="#MIPS%20Object">MIPS Object</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>Directives for debugging information</h3>

<p><small>MIPS</small> <small>ECOFF</small> <code>as</code> supports several directives used for
generating debugging information which are not support by traditional <small>MIPS</small>
assemblers.  These are <code>.def</code>, <code>.endef</code>, <code>.dim</code>, <code>.file</code>,
<code>.scl</code>, <code>.size</code>, <code>.tag</code>, <code>.type</code>, <code>.val</code>,
<code>.stabd</code>, <code>.stabn</code>, and <code>.stabs</code>.  The debugging information
generated by the three <code>.stab</code> directives can only be read by <small>GDB</small>,
not by traditional <small>MIPS</small> debuggers (this enhancement is required to fully
support C++ debugging).  These directives are primarily used by compilers, not
assembly language programmers!

<p><hr>
Node:<a name="MIPS%20ISA">MIPS ISA</a>,
Next:<a rel=next href="#MIPS%20autoextend">MIPS autoextend</a>,
Previous:<a rel=previous href="#MIPS%20Stabs">MIPS Stabs</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>Directives to override the ISA level</h3>

<p><small>GNU</small> <code>as</code> supports an additional directive to change
the <small>MIPS</small> Instruction Set Architecture level on the fly: <code>.set
mips<var>n</var></code>.  <var>n</var> should be a number from 0 to 5, or 32 or 64. 
The values 1 to 5, 32, and 64 make the assembler accept instructions
for the corresponding <small>ISA</small> level, from that point on in the
assembly.  <code>.set mips<var>n</var></code> affects not only which instructions
are permitted, but also how certain macros are expanded.  <code>.set
mips0</code> restores the <small>ISA</small> level to its original level: either the
level you selected with command line options, or the default for your
configuration.  You can use this feature to permit specific <small>R4000</small>
instructions while assembling in 32 bit mode.  Use this directive with
care!

<p>The directive <code>.set mips16</code> puts the assembler into MIPS 16 mode,
in which it will assemble instructions for the MIPS 16 processor.  Use
<code>.set nomips16</code> to return to normal 32 bit mode.

<p>Traditional <small>MIPS</small> assemblers do not support this directive.

<p><hr>
Node:<a name="MIPS%20autoextend">MIPS autoextend</a>,
Next:<a rel=next href="#MIPS%20insn">MIPS insn</a>,
Previous:<a rel=previous href="#MIPS%20ISA">MIPS ISA</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>Directives for extending MIPS 16 bit instructions</h3>

<p>By default, MIPS 16 instructions are automatically extended to 32 bits
when necessary.  The directive <code>.set noautoextend</code> will turn this
off.  When <code>.set noautoextend</code> is in effect, any 32 bit instruction
must be explicitly extended with the <code>.e</code> modifier (e.g.,
<code>li.e $4,1000</code>).  The directive <code>.set autoextend</code> may be used
to once again automatically extend instructions when necessary.

<p>This directive is only meaningful when in MIPS 16 mode.  Traditional
<small>MIPS</small> assemblers do not support this directive.

<p><hr>
Node:<a name="MIPS%20insn">MIPS insn</a>,
Next:<a rel=next href="#MIPS%20option%20stack">MIPS option stack</a>,
Previous:<a rel=previous href="#MIPS%20autoextend">MIPS autoextend</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>Directive to mark data as an instruction</h3>

<p>The <code>.insn</code> directive tells <code>as</code> that the following
data is actually instructions.  This makes a difference in MIPS 16 mode:
when loading the address of a label which precedes instructions,
<code>as</code> automatically adds 1 to the value, so that jumping to
the loaded address will do the right thing.

<p><hr>
Node:<a name="MIPS%20option%20stack">MIPS option stack</a>,
Previous:<a rel=previous href="#MIPS%20insn">MIPS insn</a>,
Up:<a rel=up href="#MIPS-Dependent">MIPS-Dependent</a>
<br>

<h3>Directives to save and restore options</h3>

<p>The directives <code>.set push</code> and <code>.set pop</code> may be used to save
and restore the current settings for all the options which are
controlled by <code>.set</code>.  The <code>.set push</code> directive saves the
current settings on a stack.  The <code>.set pop</code> directive pops the
stack and restores the settings.

<p>These directives can be useful inside an macro which must change an
option such as the ISA level or instruction reordering but does not want
to change the state of the code which invoked the macro.

<p>Traditional <small>MIPS</small> assemblers do not support these directives.

<p><hr>
Node:<a name="PDP-11-Dependent">PDP-11-Dependent</a>,
Next:<a rel=next href="#PJ-Dependent">PJ-Dependent</a>,
Previous:<a rel=previous href="#SH-Dependent">SH-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>PDP-11 Dependent Features</h2>

<ul>
<li><a href="#PDP-11-Options">PDP-11-Options</a>: 		Options
<li><a href="#PDP-11-Pseudos">PDP-11-Pseudos</a>: 		Assembler Directives
<li><a href="#PDP-11-Syntax">PDP-11-Syntax</a>: 		DEC Syntax versus BSD Syntax
<li><a href="#PDP-11-Mnemonics">PDP-11-Mnemonics</a>: 		Instruction Naming
<li><a href="#PDP-11-Synthetic">PDP-11-Synthetic</a>: 		Synthetic Instructions
</ul>

<p><hr>
Node:<a name="PDP-11-Options">PDP-11-Options</a>,
Next:<a rel=next href="#PDP-11-Pseudos">PDP-11-Pseudos</a>,
Up:<a rel=up href="#PDP-11-Dependent">PDP-11-Dependent</a>
<br>

<h3>Options</h3>

<p>The PDP-11 version of <code>as</code> has a rich set of machine
dependent options.

<h4>Code Generation Options</h4>

<dl>
<dt><code>-mpic | -mno-pic</code>
<dd>Generate position-independent (or position-dependent) code.

<p>The default is to generate position-independent code. 
</dl>

<h4>Instruction Set Extention Options</h4>

<p>These options enables or disables the use of extensions over the base
line instruction set as introduced by the first PDP-11 CPU: the KA11. 
Most options come in two variants: a <code>-m</code><var>extension</var> that
enables <var>extension</var>, and a <code>-mno-</code><var>extension</var> that disables
<var>extension</var>.

<p>The default is to enable all extensions.

<dl>
<dt><code>-mall | -mall-extensions</code>
<dd>Enable all instruction set extensions.

<br><dt><code>-mno-extensions</code>
<dd>Disable all instruction set extensions.

<br><dt><code>-mcis | -mno-cis</code>
<dd>Enable (or disable) the use of the commersial instruction set, which
consists of these instructions: <code>ADDNI</code>, <code>ADDN</code>, <code>ADDPI</code>,
<code>ADDP</code>, <code>ASHNI</code>, <code>ASHN</code>, <code>ASHPI</code>, <code>ASHP</code>,
<code>CMPCI</code>, <code>CMPC</code>, <code>CMPNI</code>, <code>CMPN</code>, <code>CMPPI</code>,
<code>CMPP</code>, <code>CVTLNI</code>, <code>CVTLN</code>, <code>CVTLPI</code>, <code>CVTLP</code>,
<code>CVTNLI</code>, <code>CVTNL</code>, <code>CVTNPI</code>, <code>CVTNP</code>, <code>CVTPLI</code>,
<code>CVTPL</code>, <code>CVTPNI</code>, <code>CVTPN</code>, <code>DIVPI</code>, <code>DIVP</code>,
<code>L2DR</code>, <code>L3DR</code>, <code>LOCCI</code>, <code>LOCC</code>, <code>MATCI</code>,
<code>MATC</code>, <code>MOVCI</code>, <code>MOVC</code>, <code>MOVRCI</code>, <code>MOVRC</code>,
<code>MOVTCI</code>, <code>MOVTC</code>, <code>MULPI</code>, <code>MULP</code>, <code>SCANCI</code>,
<code>SCANC</code>, <code>SKPCI</code>, <code>SKPC</code>, <code>SPANCI</code>, <code>SPANC</code>,
<code>SUBNI</code>, <code>SUBN</code>, <code>SUBPI</code>, and <code>SUBP</code>.

<br><dt><code>-mcsm | -mno-csm</code>
<dd>Enable (or disable) the use of the <code>CSM</code> instruction.

<br><dt><code>-meis | -mno-eis</code>
<dd>Enable (or disable) the use of the extended instruction set, which
consists of these instructions: <code>ASHC</code>, <code>ASH</code>, <code>DIV</code>,
<code>MARK</code>, <code>MUL</code>, <code>RTT</code>, <code>SOB</code> <code>SXT</code>, and
<code>XOR</code>.

<br><dt><code>-mfis | -mkev11</code>
<dt><code>-mno-fis | -mno-kev11</code>
<dd>Enable (or diasble) the use of the KEV11 floating-point instructions:
<code>FADD</code>, <code>FDIV</code>, <code>FMUL</code>, and <code>FSUB</code>.

<br><dt><code>-mfpp | -mfpu | -mfp-11</code>
<dt><code>-mno-fpp | -mno-fpu | -mno-fp-11</code>
<dd>Enable (or disable) the use of FP-11 floating-point instructions:
<code>ABSF</code>, <code>ADDF</code>, <code>CFCC</code>, <code>CLRF</code>, <code>CMPF</code>,
<code>DIVF</code>, <code>LDCFF</code>, <code>LDCIF</code>, <code>LDEXP</code>, <code>LDF</code>,
<code>LDFPS</code>, <code>MODF</code>, <code>MULF</code>, <code>NEGF</code>, <code>SETD</code>,
<code>SETF</code>, <code>SETI</code>, <code>SETL</code>, <code>STCFF</code>, <code>STCFI</code>,
<code>STEXP</code>, <code>STF</code>, <code>STFPS</code>, <code>STST</code>, <code>SUBF</code>, and
<code>TSTF</code>.

<br><dt><code>-mlimited-eis | -mno-limited-eis</code>
<dd>Enable (or disable) the use of the limited extended instruction set:
<code>MARK</code>, <code>RTT</code>, <code>SOB</code>, <code>SXT</code>, and <code>XOR</code>.

<p>The -mno-limited-eis options also implies -mno-eis.

<br><dt><code>-mmfpt | -mno-mfpt</code>
<dd>Enable (or disable) the use of the <code>MFPT</code> instruction.

<br><dt><code>-mmultiproc | -mno-multiproc</code>
<dd>Enable (or disable) the use of multiprocessor instructions: <code>TSTSET</code> and
<code>WRTLCK</code>.

<br><dt><code>-mmxps | -mno-mxps</code>
<dd>Enable (or disable) the use of the <code>MFPS</code> and <code>MTPS</code> instructions.

<br><dt><code>-mspl | -mno-spl</code>
<dd>Enable (or disable) the use of the <code>SPL</code> instruction.

<p>Enable (or disable) the use of the microcode instructions: <code>LDUB</code>,
<code>MED</code>, and <code>XFC</code>. 
</dl>

<h4>CPU Model Options</h4>

<p>These options enable the instruction set extensions supported by a
particular CPU, and disables all other extensions.

<dl>
<dt><code>-mka11</code>
<dd>KA11 CPU.  Base line instruction set only.

<br><dt><code>-mkb11</code>
<dd>KB11 CPU.  Enable extended instruction set and <code>SPL</code>.

<br><dt><code>-mkd11a</code>
<dd>KD11-A CPU.  Enable limited extended instruction set.

<br><dt><code>-mkd11b</code>
<dd>KD11-B CPU.  Base line instruction set only.

<br><dt><code>-mkd11d</code>
<dd>KD11-D CPU.  Base line instruction set only.

<br><dt><code>-mkd11e</code>
<dd>KD11-E CPU.  Enable extended instruction set, <code>MFPS</code>, and <code>MTPS</code>.

<br><dt><code>-mkd11f | -mkd11h | -mkd11q</code>
<dd>KD11-F, KD11-H, or KD11-Q CPU.  Enable limited extended instruction set,
<code>MFPS</code>, and <code>MTPS</code>.

<br><dt><code>-mkd11k</code>
<dd>KD11-K CPU.  Enable extended instruction set, <code>LDUB</code>, <code>MED</code>,
<code>MFPS</code>, <code>MFPT</code>, <code>MTPS</code>, and <code>XFC</code>.

<br><dt><code>-mkd11z</code>
<dd>KD11-Z CPU.  Enable extended instruction set, <code>CSM</code>, <code>MFPS</code>,
<code>MFPT</code>, <code>MTPS</code>, and <code>SPL</code>.

<br><dt><code>-mf11</code>
<dd>F11 CPU.  Enable extended instruction set, <code>MFPS</code>, <code>MFPT</code>, and
<code>MTPS</code>.

<br><dt><code>-mj11</code>
<dd>J11 CPU.  Enable extended instruction set, <code>CSM</code>, <code>MFPS</code>,
<code>MFPT</code>, <code>MTPS</code>, <code>SPL</code>, <code>TSTSET</code>, and <code>WRTLCK</code>.

<br><dt><code>-mt11</code>
<dd>T11 CPU.  Enable limited extended instruction set, <code>MFPS</code>, and
<code>MTPS</code>. 
</dl>

<h4>Machine Model Options</h4>

<p>These options enable the instruction set extensions supported by a
particular machine model, and disables all other extensions.

<dl>
<dt><code>-m11/03</code>
<dd>Same as <code>-mkd11f</code>.

<br><dt><code>-m11/04</code>
<dd>Same as <code>-mkd11d</code>.

<br><dt><code>-m11/05 | -m11/10</code>
<dd>Same as <code>-mkd11b</code>.

<br><dt><code>-m11/15 | -m11/20</code>
<dd>Same as <code>-mka11</code>.

<br><dt><code>-m11/21</code>
<dd>Same as <code>-mt11</code>.

<br><dt><code>-m11/23 | -m11/24</code>
<dd>Same as <code>-mf11</code>.

<br><dt><code>-m11/34</code>
<dd>Same as <code>-mkd11e</code>.

<br><dt><code>-m11/34a</code>
<dd>Ame as <code>-mkd11e</code> <code>-mfpp</code>.

<br><dt><code>-m11/35 | -m11/40</code>
<dd>Same as <code>-mkd11a</code>.

<br><dt><code>-m11/44</code>
<dd>Same as <code>-mkd11z</code>.

<br><dt><code>-m11/45 | -m11/50 | -m11/55 | -m11/70</code>
<dd>Same as <code>-mkb11</code>.

<br><dt><code>-m11/53 | -m11/73 | -m11/83 | -m11/84 | -m11/93 | -m11/94</code>
<dd>Same as <code>-mj11</code>.

<br><dt><code>-m11/60</code>
<dd>Same as <code>-mkd11k</code>. 
</dl>

<p><hr>
Node:<a name="PDP-11-Pseudos">PDP-11-Pseudos</a>,
Next:<a rel=next href="#PDP-11-Syntax">PDP-11-Syntax</a>,
Previous:<a rel=previous href="#PDP-11-Options">PDP-11-Options</a>,
Up:<a rel=up href="#PDP-11-Dependent">PDP-11-Dependent</a>
<br>

<h3>Assembler Directives</h3>

<p>The PDP-11 version of <code>as</code> has a few machine
dependent assembler directives.

<dl>
<dt><code>.bss</code>
<dd>Switch to the <code>bss</code> section.

<br><dt><code>.even</code>
<dd>Align the location counter to an even number. 
</dl>

<p><hr>
Node:<a name="PDP-11-Syntax">PDP-11-Syntax</a>,
Next:<a rel=next href="#PDP-11-Mnemonics">PDP-11-Mnemonics</a>,
Previous:<a rel=previous href="#PDP-11-Pseudos">PDP-11-Pseudos</a>,
Up:<a rel=up href="#PDP-11-Dependent">PDP-11-Dependent</a>
<br>

<h3>PDP-11 Assembly Language Syntax</h3>

<p><code>as</code> supports both DEC syntax and BSD syntax.  The only
difference is that in DEC syntax, a <code>#</code> character is used to denote
an immediate constants, while in BSD syntax the character for this
purpose is <code>$</code>.

<p>eneral-purpose registers are named <code>r0</code> through <code>r7</code>. 
Mnemonic alternatives for <code>r6</code> and <code>r7</code> are <code>sp</code> and
<code>pc</code>, respectively.

<p>Floating-point registers are named <code>ac0</code> through <code>ac3</code>, or
alternatively <code>fr0</code> through <code>fr3</code>.

<p>Comments are started with a <code>#</code> or a <code>/</code> character, and extend
to the end of the line.  (FIXME: clash with immediates?)

<p><hr>
Node:<a name="PDP-11-Mnemonics">PDP-11-Mnemonics</a>,
Next:<a rel=next href="#PDP-11-Synthetic">PDP-11-Synthetic</a>,
Previous:<a rel=previous href="#PDP-11-Syntax">PDP-11-Syntax</a>,
Up:<a rel=up href="#PDP-11-Dependent">PDP-11-Dependent</a>
<br>

<h3>Instruction Naming</h3>

<p>Some instructions have alternative names.

<dl>
<dt><code>BCC</code>
<dd><code>BHIS</code>

<br><dt><code>BCS</code>
<dd><code>BLO</code>

<br><dt><code>L2DR</code>
<dd><code>L2D</code>

<br><dt><code>L3DR</code>
<dd><code>L3D</code>

<br><dt><code>SYS</code>
<dd><code>TRAP</code>
</dl>

<p><hr>
Node:<a name="PDP-11-Synthetic">PDP-11-Synthetic</a>,
Previous:<a rel=previous href="#PDP-11-Mnemonics">PDP-11-Mnemonics</a>,
Up:<a rel=up href="#PDP-11-Dependent">PDP-11-Dependent</a>
<br>

<h3>Synthetic Instructions</h3>

<p>The <code>JBR</code> and <code>J</code><var>CC</var> synthetic instructions are not
supported yet.

<p><hr>
Node:<a name="PJ-Dependent">PJ-Dependent</a>,
Next:<a rel=next href="#Sparc-Dependent">Sparc-Dependent</a>,
Previous:<a rel=previous href="#PDP-11-Dependent">PDP-11-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>picoJava Dependent Features</h2>

<ul>
<li><a href="#PJ%20Options">PJ Options</a>:               Options
</ul>

<p><hr>
Node:<a name="PJ%20Options">PJ Options</a>,
Up:<a rel=up href="#PJ-Dependent">PJ-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has two addiitional command-line options for the picoJava
architecture.
<dl>
<dt><code>-ml</code>
<dd>This option selects little endian data output.

<br><dt><code>-mb</code>
<dd>This option selects big endian data output. 
</dl>

<p><hr>
Node:<a name="SH-Dependent">SH-Dependent</a>,
Next:<a rel=next href="#PDP-11-Dependent">PDP-11-Dependent</a>,
Previous:<a rel=previous href="#MIPS-Dependent">MIPS-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>Hitachi SH Dependent Features</h2>

<ul>
<li><a href="#SH%20Options">SH Options</a>:               Options
<li><a href="#SH%20Syntax">SH Syntax</a>:                Syntax
<li><a href="#SH%20Floating%20Point">SH Floating Point</a>:        Floating Point
<li><a href="#SH%20Directives">SH Directives</a>:            SH Machine Directives
<li><a href="#SH%20Opcodes">SH Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="SH%20Options">SH Options</a>,
Next:<a rel=next href="#SH%20Syntax">SH Syntax</a>,
Up:<a rel=up href="#SH-Dependent">SH-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no additional command-line options for the Hitachi
SH family.

<p><hr>
Node:<a name="SH%20Syntax">SH Syntax</a>,
Next:<a rel=next href="#SH%20Floating%20Point">SH Floating Point</a>,
Previous:<a rel=previous href="#SH%20Options">SH Options</a>,
Up:<a rel=up href="#SH-Dependent">SH-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#SH-Chars">SH-Chars</a>:                 Special Characters
<li><a href="#SH-Regs">SH-Regs</a>:                  Register Names
<li><a href="#SH-Addressing">SH-Addressing</a>:            Addressing Modes
</ul>

<p><hr>
Node:<a name="SH-Chars">SH-Chars</a>,
Next:<a rel=next href="#SH-Regs">SH-Regs</a>,
Up:<a rel=up href="#SH%20Syntax">SH Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>!</code> is the line comment character.

<p>You can use <code>;</code> instead of a newline to separate statements.

<p>Since <code>$</code> has no special meaning, you may use it in symbol names.

<p><hr>
Node:<a name="SH-Regs">SH-Regs</a>,
Next:<a rel=next href="#SH-Addressing">SH-Addressing</a>,
Previous:<a rel=previous href="#SH-Chars">SH-Chars</a>,
Up:<a rel=up href="#SH%20Syntax">SH Syntax</a>
<br>

<h4>Register Names</h4>

<p>You can use the predefined symbols <code>r0</code>, <code>r1</code>, <code>r2</code>,
<code>r3</code>, <code>r4</code>, <code>r5</code>, <code>r6</code>, <code>r7</code>, <code>r8</code>,
<code>r9</code>, <code>r10</code>, <code>r11</code>, <code>r12</code>, <code>r13</code>, <code>r14</code>,
and <code>r15</code> to refer to the SH registers.

<p>The SH also has these control registers:

<dl>
<dt><code>pr</code>
<dd>procedure register (holds return address)

<br><dt><code>pc</code>
<dd>program counter

<br><dt><code>mach</code>
<dt><code>macl</code>
<dd>high and low multiply accumulator registers

<br><dt><code>sr</code>
<dd>status register

<br><dt><code>gbr</code>
<dd>global base register

<br><dt><code>vbr</code>
<dd>vector base register (for interrupt vectors)
</dl>

<p><hr>
Node:<a name="SH-Addressing">SH-Addressing</a>,
Previous:<a rel=previous href="#SH-Regs">SH-Regs</a>,
Up:<a rel=up href="#SH%20Syntax">SH Syntax</a>
<br>

<h4>Addressing Modes</h4>

<p><code>as</code> understands the following addressing modes for the SH. 
<code>R<var>n</var></code> in the following refers to any of the numbered
registers, but <em>not</em> the control registers.

<dl>
<dt><code>R<var>n</var></code>
<dd>Register direct

<br><dt><code>@R<var>n</var></code>
<dd>Register indirect

<br><dt><code>@-R<var>n</var></code>
<dd>Register indirect with pre-decrement

<br><dt><code>@R<var>n</var>+</code>
<dd>Register indirect with post-increment

<br><dt><code>@(<var>disp</var>, R<var>n</var>)</code>
<dd>Register indirect with displacement

<br><dt><code>@(R0, R<var>n</var>)</code>
<dd>Register indexed

<br><dt><code>@(<var>disp</var>, GBR)</code>
<dd><code>GBR</code> offset

<br><dt><code>@(R0, GBR)</code>
<dd>GBR indexed

<br><dt><code><var>addr</var></code>
<dt><code>@(<var>disp</var>, PC)</code>
<dd>PC relative address (for branch or for addressing memory).  The
<code>as</code> implementation allows you to use the simpler form
<var>addr</var> anywhere a PC relative address is called for; the alternate
form is supported for compatibility with other assemblers.

<br><dt><code>#<var>imm</var></code>
<dd>Immediate data
</dl>

<p><hr>
Node:<a name="SH%20Floating%20Point">SH Floating Point</a>,
Next:<a rel=next href="#SH%20Directives">SH Directives</a>,
Previous:<a rel=previous href="#SH%20Syntax">SH Syntax</a>,
Up:<a rel=up href="#SH-Dependent">SH-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The SH family has no hardware floating point, but the <code>.float</code>
directive generates <small>IEEE</small> floating-point numbers for compatibility
with other development tools.

<p><hr>
Node:<a name="SH%20Directives">SH Directives</a>,
Next:<a rel=next href="#SH%20Opcodes">SH Opcodes</a>,
Previous:<a rel=previous href="#SH%20Floating%20Point">SH Floating Point</a>,
Up:<a rel=up href="#SH-Dependent">SH-Dependent</a>
<br>

<h3>SH Machine Directives</h3>

<dl>
<dt><code>uaword</code>
<dt><code>ualong</code>
<dd><code>as</code> will issue a warning when a misaligned <code>.word</code> or
<code>.long</code> directive is used.  You may use <code>.uaword</code> or
<code>.ualong</code> to indicate that the value is intentionally misaligned. 
</dl>

<p><hr>
Node:<a name="SH%20Opcodes">SH Opcodes</a>,
Previous:<a rel=previous href="#SH%20Directives">SH Directives</a>,
Up:<a rel=up href="#SH-Dependent">SH-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the SH machine instruction set, see
<cite>SH-Microcomputer User's Manual</cite> (Hitachi Micro Systems, Inc.).

<p><code>as</code> implements all the standard SH opcodes.  No additional
pseudo-instructions are needed on this family.  Note, however, that
because <code>as</code> supports a simpler form of PC-relative
addressing, you may simply write (for example)

<pre>mov.l  bar,r0
</pre>

<p>where other assemblers might require an explicit displacement to
<code>bar</code> from the program counter:

<pre>mov.l  @(<var>disp</var>, PC)
</pre>

<p>Here is a summary of SH opcodes:

<pre><i>Legend:</i>
Rn        a numbered register
Rm        another numbered register
#imm      immediate data
disp      displacement
disp8     8-bit displacement
disp12    12-bit displacement

add #imm,Rn                    lds.l @Rn+,PR
add Rm,Rn                      mac.w @Rm+,@Rn+
addc Rm,Rn                     mov #imm,Rn
addv Rm,Rn                     mov Rm,Rn
and #imm,R0                    mov.b Rm,@(R0,Rn)
and Rm,Rn                      mov.b Rm,@-Rn
and.b #imm,@(R0,GBR)           mov.b Rm,@Rn
bf disp8                       mov.b @(disp,Rm),R0
bra disp12                     mov.b @(disp,GBR),R0
bsr disp12                     mov.b @(R0,Rm),Rn
bt disp8                       mov.b @Rm+,Rn
clrmac                         mov.b @Rm,Rn
clrt                           mov.b R0,@(disp,Rm)
cmp/eq #imm,R0                 mov.b R0,@(disp,GBR)
cmp/eq Rm,Rn                   mov.l Rm,@(disp,Rn)
cmp/ge Rm,Rn                   mov.l Rm,@(R0,Rn)
cmp/gt Rm,Rn                   mov.l Rm,@-Rn
cmp/hi Rm,Rn                   mov.l Rm,@Rn
cmp/hs Rm,Rn                   mov.l @(disp,Rn),Rm
cmp/pl Rn                      mov.l @(disp,GBR),R0
cmp/pz Rn                      mov.l @(disp,PC),Rn
cmp/str Rm,Rn                  mov.l @(R0,Rm),Rn
div0s Rm,Rn                    mov.l @Rm+,Rn
div0u                          mov.l @Rm,Rn
div1 Rm,Rn                     mov.l R0,@(disp,GBR)
exts.b Rm,Rn                   mov.w Rm,@(R0,Rn)
exts.w Rm,Rn                   mov.w Rm,@-Rn
extu.b Rm,Rn                   mov.w Rm,@Rn
extu.w Rm,Rn                   mov.w @(disp,Rm),R0
jmp @Rn                        mov.w @(disp,GBR),R0
jsr @Rn                        mov.w @(disp,PC),Rn
ldc Rn,GBR                     mov.w @(R0,Rm),Rn
ldc Rn,SR                      mov.w @Rm+,Rn
ldc Rn,VBR                     mov.w @Rm,Rn
ldc.l @Rn+,GBR                 mov.w R0,@(disp,Rm)
ldc.l @Rn+,SR                  mov.w R0,@(disp,GBR)
ldc.l @Rn+,VBR                 mova @(disp,PC),R0
lds Rn,MACH                    movt Rn
lds Rn,MACL                    muls Rm,Rn
lds Rn,PR                      mulu Rm,Rn
lds.l @Rn+,MACH                neg Rm,Rn
lds.l @Rn+,MACL                negc Rm,Rn

nop                            stc VBR,Rn
not Rm,Rn                      stc.l GBR,@-Rn
or #imm,R0                     stc.l SR,@-Rn
or Rm,Rn                       stc.l VBR,@-Rn
or.b #imm,@(R0,GBR)            sts MACH,Rn
rotcl Rn                       sts MACL,Rn
rotcr Rn                       sts PR,Rn
rotl Rn                        sts.l MACH,@-Rn
rotr Rn                        sts.l MACL,@-Rn
rte                            sts.l PR,@-Rn
rts                            sub Rm,Rn
sett                           subc Rm,Rn
shal Rn                        subv Rm,Rn
shar Rn                        swap.b Rm,Rn
shll Rn                        swap.w Rm,Rn
shll16 Rn                      tas.b @Rn
shll2 Rn                       trapa #imm
shll8 Rn                       tst #imm,R0
shlr Rn                        tst Rm,Rn
shlr16 Rn                      tst.b #imm,@(R0,GBR)
shlr2 Rn                       xor #imm,R0
shlr8 Rn                       xor Rm,Rn
sleep                          xor.b #imm,@(R0,GBR)
stc GBR,Rn                     xtrct Rm,Rn
stc SR,Rn
</pre>

<p><hr>
Node:<a name="Sparc-Dependent">Sparc-Dependent</a>,
Next:<a rel=next href="#V850-Dependent">V850-Dependent</a>,
Previous:<a rel=previous href="#PJ-Dependent">PJ-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>SPARC Dependent Features</h2>

<ul>
<li><a href="#Sparc-Opts">Sparc-Opts</a>:                   Options
<li><a href="#Sparc-Aligned-Data">Sparc-Aligned-Data</a>: 		Option to enforce aligned data
<li><a href="#Sparc-Float">Sparc-Float</a>:                  Floating Point
<li><a href="#Sparc-Directives">Sparc-Directives</a>:             Sparc Machine Directives
</ul>

<p><hr>
Node:<a name="Sparc-Opts">Sparc-Opts</a>,
Next:<a rel=next href="#Sparc-Aligned-Data">Sparc-Aligned-Data</a>,
Up:<a rel=up href="#Sparc-Dependent">Sparc-Dependent</a>
<br>

<h3>Options</h3>

<p>The SPARC chip family includes several successive levels, using the same
core instruction set, but including a few additional instructions at
each level.  There are exceptions to this however.  For details on what
instructions each variant supports, please see the chip's architecture
reference manual.

<p>By default, <code>as</code> assumes the core instruction set (SPARC
v6), but "bumps" the architecture level as needed: it switches to
successively higher architectures as it encounters instructions that
only exist in the higher levels.

<p>If not configured for SPARC v9 (<code>sparc64-*-*</code>) GAS will not bump
passed sparclite by default, an option must be passed to enable the
v9 instructions.

<p>GAS treats sparclite as being compatible with v8, unless an architecture
is explicitly requested.  SPARC v9 is always incompatible with sparclite.

<dl>
<dt><code>-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite</code>
<dt><code>-Av8plus | -Av8plusa | -Av9 | -Av9a</code>
<dd>Use one of the <code>-A</code> options to select one of the SPARC
architectures explicitly.  If you select an architecture explicitly,
<code>as</code> reports a fatal error if it encounters an instruction
or feature requiring an incompatible or higher level.

<p><code>-Av8plus</code> and <code>-Av8plusa</code> select a 32 bit environment.

<p><code>-Av9</code> and <code>-Av9a</code> select a 64 bit environment and are not
available unless GAS is explicitly configured with 64 bit environment
support.

<p><code>-Av8plusa</code> and <code>-Av9a</code> enable the SPARC V9 instruction set with
UltraSPARC extensions.

<br><dt><code>-xarch=v8plus | -xarch=v8plusa</code>
<dd>For compatibility with the Solaris v9 assembler.  These options are
equivalent to -Av8plus and -Av8plusa, respectively.

<br><dt><code>-bump</code>
<dd>Warn whenever it is necessary to switch to another level. 
If an architecture level is explicitly requested, GAS will not issue
warnings until that level is reached, and will then bump the level
as required (except between incompatible levels).

<br><dt><code>-32 | -64</code>
<dd>Select the word size, either 32 bits or 64 bits. 
These options are only available with the ELF object file format,
and require that the necessary BFD support has been included. 
</dl>

<p><hr>
Node:<a name="Sparc-Aligned-Data">Sparc-Aligned-Data</a>,
Next:<a rel=next href="#Sparc-Float">Sparc-Float</a>,
Previous:<a rel=previous href="#Sparc-Opts">Sparc-Opts</a>,
Up:<a rel=up href="#Sparc-Dependent">Sparc-Dependent</a>
<br>

<h3>Enforcing aligned data</h3>

<p>SPARC GAS normally permits data to be misaligned.  For example, it
permits the <code>.long</code> pseudo-op to be used on a byte boundary. 
However, the native SunOS and Solaris assemblers issue an error when
they see misaligned data.

<p>You can use the <code>--enforce-aligned-data</code> option to make SPARC GAS
also issue an error about misaligned data, just as the SunOS and Solaris
assemblers do.

<p>The <code>--enforce-aligned-data</code> option is not the default because gcc
issues misaligned data pseudo-ops when it initializes certain packed
data structures (structures defined using the <code>packed</code> attribute). 
You may have to assemble with GAS in order to initialize packed data
structures in your own code.

<p><hr>
Node:<a name="Sparc-Float">Sparc-Float</a>,
Next:<a rel=next href="#Sparc-Directives">Sparc-Directives</a>,
Previous:<a rel=previous href="#Sparc-Aligned-Data">Sparc-Aligned-Data</a>,
Up:<a rel=up href="#Sparc-Dependent">Sparc-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The Sparc uses <small>IEEE</small> floating-point numbers.

<p><hr>
Node:<a name="Sparc-Directives">Sparc-Directives</a>,
Previous:<a rel=previous href="#Sparc-Float">Sparc-Float</a>,
Up:<a rel=up href="#Sparc-Dependent">Sparc-Dependent</a>
<br>

<h3>Sparc Machine Directives</h3>

<p>The Sparc version of <code>as</code> supports the following additional
machine directives:

<dl>
<dt><code>.align</code>
<dd>This must be followed by the desired alignment in bytes.

<br><dt><code>.common</code>
<dd>This must be followed by a symbol name, a positive number, and
<code>"bss"</code>.  This behaves somewhat like <code>.comm</code>, but the
syntax is different.

<br><dt><code>.half</code>
<dd>This is functionally identical to <code>.short</code>.

<br><dt><code>.nword</code>
<dd>On the Sparc, the <code>.nword</code> directive produces native word sized value,
ie. if assembling with -32 it is equivalent to <code>.word</code>, if assembling
with -64 it is equivalent to <code>.xword</code>.

<br><dt><code>.proc</code>
<dd>This directive is ignored.  Any text following it on the same
line is also ignored.

<br><dt><code>.register</code>
<dd>This directive declares use of a global application or system register. 
It must be followed by a register name %g2, %g3, %g6 or %g7, comma and
the symbol name for that register.  If symbol name is <code>#scratch</code>,
it is a scratch register, if it is <code>#ignore</code>, it just surpresses any
errors about using undeclared global register, but does not emit any
information about it into the object file.  This can be useful e.g. if you
save the register before use and restore it after.

<br><dt><code>.reserve</code>
<dd>This must be followed by a symbol name, a positive number, and
<code>"bss"</code>.  This behaves somewhat like <code>.lcomm</code>, but the
syntax is different.

<br><dt><code>.seg</code>
<dd>This must be followed by <code>"text"</code>, <code>"data"</code>, or
<code>"data1"</code>.  It behaves like <code>.text</code>, <code>.data</code>, or
<code>.data 1</code>.

<br><dt><code>.skip</code>
<dd>This is functionally identical to the <code>.space</code> directive.

<br><dt><code>.word</code>
<dd>On the Sparc, the <code>.word</code> directive produces 32 bit values,
instead of the 16 bit values it produces on many other machines.

<br><dt><code>.xword</code>
<dd>On the Sparc V9 processor, the <code>.xword</code> directive produces
64 bit values. 
</dl>

<p><hr>
Node:<a name="Z8000-Dependent">Z8000-Dependent</a>,
Next:<a rel=next href="#Vax-Dependent">Vax-Dependent</a>,
Previous:<a rel=previous href="#V850-Dependent">V850-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>Z8000 Dependent Features</h2>

<p>The Z8000 as supports both members of the Z8000 family: the
unsegmented Z8002, with 16 bit addresses, and the segmented Z8001 with
24 bit addresses.

<p>When the assembler is in unsegmented mode (specified with the
<code>unsegm</code> directive), an address takes up one word (16 bit)
sized register.  When the assembler is in segmented mode (specified with
the <code>segm</code> directive), a 24-bit address takes up a long (32 bit)
register.  See <a href="#Z8000%20Directives">Assembler Directives for the Z8000</a>,
for a list of other Z8000 specific assembler directives.

<ul>
<li><a href="#Z8000%20Options">Z8000 Options</a>:                No special command-line options for Z8000
<li><a href="#Z8000%20Syntax">Z8000 Syntax</a>:                 Assembler syntax for the Z8000
<li><a href="#Z8000%20Directives">Z8000 Directives</a>:             Special directives for the Z8000
<li><a href="#Z8000%20Opcodes">Z8000 Opcodes</a>:                Opcodes
</ul>

<p><hr>
Node:<a name="Z8000%20Options">Z8000 Options</a>,
Next:<a rel=next href="#Z8000%20Syntax">Z8000 Syntax</a>,
Up:<a rel=up href="#Z8000-Dependent">Z8000-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> has no additional command-line options for the Zilog
Z8000 family.

<p><hr>
Node:<a name="Z8000%20Syntax">Z8000 Syntax</a>,
Next:<a rel=next href="#Z8000%20Directives">Z8000 Directives</a>,
Previous:<a rel=previous href="#Z8000%20Options">Z8000 Options</a>,
Up:<a rel=up href="#Z8000-Dependent">Z8000-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#Z8000-Chars">Z8000-Chars</a>:                 Special Characters
<li><a href="#Z8000-Regs">Z8000-Regs</a>:                  Register Names
<li><a href="#Z8000-Addressing">Z8000-Addressing</a>:            Addressing Modes
</ul>

<p><hr>
Node:<a name="Z8000-Chars">Z8000-Chars</a>,
Next:<a rel=next href="#Z8000-Regs">Z8000-Regs</a>,
Up:<a rel=up href="#Z8000%20Syntax">Z8000 Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>!</code> is the line comment character.

<p>You can use <code>;</code> instead of a newline to separate statements.

<p><hr>
Node:<a name="Z8000-Regs">Z8000-Regs</a>,
Next:<a rel=next href="#Z8000-Addressing">Z8000-Addressing</a>,
Previous:<a rel=previous href="#Z8000-Chars">Z8000-Chars</a>,
Up:<a rel=up href="#Z8000%20Syntax">Z8000 Syntax</a>
<br>

<h4>Register Names</h4>

<p>The Z8000 has sixteen 16 bit registers, numbered 0 to 15.  You can refer
to different sized groups of registers by register number, with the
prefix <code>r</code> for 16 bit registers, <code>rr</code> for 32 bit registers and
<code>rq</code> for 64 bit registers.  You can also refer to the contents of
the first eight (of the sixteen 16 bit registers) by bytes.  They are
named <code>r<var>n</var>h</code> and <code>r<var>n</var>l</code>.

<pre><br><em>byte registers</em><br>
r0l r0h r1h r1l r2h r2l r3h r3l
r4h r4l r5h r5l r6h r6l r7h r7l

<br><em>word registers</em><br>
r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15

<br><em>long word registers</em><br>
rr0 rr2 rr4 rr6 rr8 rr10 rr12 rr14

<br><em>quad word registers</em><br>
rq0 rq4 rq8 rq12
</pre>

<p><hr>
Node:<a name="Z8000-Addressing">Z8000-Addressing</a>,
Previous:<a rel=previous href="#Z8000-Regs">Z8000-Regs</a>,
Up:<a rel=up href="#Z8000%20Syntax">Z8000 Syntax</a>
<br>

<h4>Addressing Modes</h4>

as understands the following addressing modes for the Z8000:

<dl>
<dt><code>r<var>n</var></code>
<dd>Register direct

<br><dt><code>@r<var>n</var></code>
<dd>Indirect register

<br><dt><code><var>addr</var></code>
<dd>Direct: the 16 bit or 24 bit address (depending on whether the assembler
is in segmented or unsegmented mode) of the operand is in the instruction.

<br><dt><code>address(r<var>n</var>)</code>
<dd>Indexed: the 16 or 24 bit address is added to the 16 bit register to produce
the final address in memory of the operand.

<br><dt><code>r<var>n</var>(#<var>imm</var>)</code>
<dd>Base Address: the 16 or 24 bit register is added to the 16 bit sign
extended immediate displacement to produce the final address in memory
of the operand.

<br><dt><code>r<var>n</var>(r<var>m</var>)</code>
<dd>Base Index: the 16 or 24 bit register r<var>n</var> is added to the sign
extended 16 bit index register r<var>m</var> to produce the final address in
memory of the operand.

<br><dt><code>#<var>xx</var></code>
<dd>Immediate data <var>xx</var>. 
</dl>

<p><hr>
Node:<a name="Z8000%20Directives">Z8000 Directives</a>,
Next:<a rel=next href="#Z8000%20Opcodes">Z8000 Opcodes</a>,
Previous:<a rel=previous href="#Z8000%20Syntax">Z8000 Syntax</a>,
Up:<a rel=up href="#Z8000-Dependent">Z8000-Dependent</a>
<br>

<h3>Assembler Directives for the Z8000</h3>

<p>The Z8000 port of as includes these additional assembler directives,
for compatibility with other Z8000 assemblers.  As shown, these do not
begin with <code>.</code> (unlike the ordinary as directives).

<dl>
<dt><code>segm</code>
<dd>Generates code for the segmented Z8001.

<br><dt><code>unsegm</code>
<dd>Generates code for the unsegmented Z8002.

<br><dt><code>name</code>
<dd>Synonym for <code>.file</code>

<br><dt><code>global</code>
<dd>Synonym for <code>.global</code>

<br><dt><code>wval</code>
<dd>Synonym for <code>.word</code>

<br><dt><code>lval</code>
<dd>Synonym for <code>.long</code>

<br><dt><code>bval</code>
<dd>Synonym for <code>.byte</code>

<br><dt><code>sval</code>
<dd>Assemble a string.  <code>sval</code> expects one string literal, delimited by
single quotes.  It assembles each byte of the string into consecutive
addresses.  You can use the escape sequence <code>%<var>xx</var></code> (where
<var>xx</var> represents a two-digit hexadecimal number) to represent the
character whose <small>ASCII</small> value is <var>xx</var>.  Use this feature to
describe single quote and other characters that may not appear in string
literals as themselves.  For example, the C statement <code>char&nbsp;*a&nbsp;=&nbsp;"he&nbsp;said&nbsp;\"it's&nbsp;50%&nbsp;off\"";</code> is represented in Z8000 assembly language
(shown with the assembler output in hex at the left) as

<pre>68652073    sval    'he said %22it%27s 50%25 off%22%00'
61696420
22697427
73203530
25206F66
662200
</pre>

<br><dt><code>rsect</code>
<dd>synonym for <code>.section</code>

<br><dt><code>block</code>
<dd>synonym for <code>.space</code>

<br><dt><code>even</code>
<dd>special case of <code>.align</code>; aligns output to even byte boundary. 
</dl>

<p><hr>
Node:<a name="Z8000%20Opcodes">Z8000 Opcodes</a>,
Previous:<a rel=previous href="#Z8000%20Directives">Z8000 Directives</a>,
Up:<a rel=up href="#Z8000-Dependent">Z8000-Dependent</a>
<br>

<h3>Opcodes</h3>

<p>For detailed information on the Z8000 machine instruction set, see
<cite>Z8000 Technical Manual</cite>.

<p>The following table summarizes the opcodes and their arguments:
<pre>
            rs   16 bit source register
            rd   16 bit destination register
            rbs   8 bit source register
            rbd   8 bit destination register
            rrs   32 bit source register
            rrd   32 bit destination register
            rqs   64 bit source register
            rqd   64 bit destination register
            addr 16/24 bit address
            imm  immediate data

adc rd,rs               clrb addr               cpsir @rd,@rs,rr,cc
adcb rbd,rbs            clrb addr(rd)           cpsirb @rd,@rs,rr,cc
add rd,@rs              clrb rbd                dab rbd
add rd,addr             com @rd                 dbjnz rbd,disp7
add rd,addr(rs)         com addr                dec @rd,imm4m1
add rd,imm16            com addr(rd)            dec addr(rd),imm4m1
add rd,rs               com rd                  dec addr,imm4m1
addb rbd,@rs            comb @rd                dec rd,imm4m1
addb rbd,addr           comb addr               decb @rd,imm4m1
addb rbd,addr(rs)       comb addr(rd)           decb addr(rd),imm4m1
addb rbd,imm8           comb rbd                decb addr,imm4m1
addb rbd,rbs            comflg flags            decb rbd,imm4m1
addl rrd,@rs            cp @rd,imm16            di i2
addl rrd,addr           cp addr(rd),imm16       div rrd,@rs
addl rrd,addr(rs)       cp addr,imm16           div rrd,addr
addl rrd,imm32          cp rd,@rs               div rrd,addr(rs)
addl rrd,rrs            cp rd,addr              div rrd,imm16
and rd,@rs              cp rd,addr(rs)          div rrd,rs
and rd,addr             cp rd,imm16             divl rqd,@rs
and rd,addr(rs)         cp rd,rs                divl rqd,addr
and rd,imm16            cpb @rd,imm8            divl rqd,addr(rs)
and rd,rs               cpb addr(rd),imm8       divl rqd,imm32
andb rbd,@rs            cpb addr,imm8           divl rqd,rrs
andb rbd,addr           cpb rbd,@rs             djnz rd,disp7
andb rbd,addr(rs)       cpb rbd,addr            ei i2
andb rbd,imm8           cpb rbd,addr(rs)        ex rd,@rs
andb rbd,rbs            cpb rbd,imm8            ex rd,addr
bit @rd,imm4            cpb rbd,rbs             ex rd,addr(rs)
bit addr(rd),imm4       cpd rd,@rs,rr,cc        ex rd,rs
bit addr,imm4           cpdb rbd,@rs,rr,cc      exb rbd,@rs
bit rd,imm4             cpdr rd,@rs,rr,cc       exb rbd,addr
bit rd,rs               cpdrb rbd,@rs,rr,cc     exb rbd,addr(rs)
bitb @rd,imm4           cpi rd,@rs,rr,cc        exb rbd,rbs
bitb addr(rd),imm4      cpib rbd,@rs,rr,cc      ext0e imm8
bitb addr,imm4          cpir rd,@rs,rr,cc       ext0f imm8
bitb rbd,imm4           cpirb rbd,@rs,rr,cc     ext8e imm8
bitb rbd,rs             cpl rrd,@rs             ext8f imm8
bpt                     cpl rrd,addr            exts rrd
call @rd                cpl rrd,addr(rs)        extsb rd
call addr               cpl rrd,imm32           extsl rqd
call addr(rd)           cpl rrd,rrs             halt
calr disp12             cpsd @rd,@rs,rr,cc      in rd,@rs
clr @rd                 cpsdb @rd,@rs,rr,cc     in rd,imm16
clr addr                cpsdr @rd,@rs,rr,cc     inb rbd,@rs
clr addr(rd)            cpsdrb @rd,@rs,rr,cc    inb rbd,imm16
clr rd                  cpsi @rd,@rs,rr,cc      inc @rd,imm4m1
clrb @rd                cpsib @rd,@rs,rr,cc     inc addr(rd),imm4m1
inc addr,imm4m1         ldb rbd,rs(rx)          mult rrd,addr(rs)
inc rd,imm4m1           ldb rd(imm16),rbs       mult rrd,imm16
incb @rd,imm4m1         ldb rd(rx),rbs          mult rrd,rs
incb addr(rd),imm4m1    ldctl ctrl,rs           multl rqd,@rs
incb addr,imm4m1        ldctl rd,ctrl           multl rqd,addr
incb rbd,imm4m1         ldd @rs,@rd,rr          multl rqd,addr(rs)
ind @rd,@rs,ra          lddb @rs,@rd,rr         multl rqd,imm32
indb @rd,@rs,rba        lddr @rs,@rd,rr         multl rqd,rrs
inib @rd,@rs,ra         lddrb @rs,@rd,rr        neg @rd
inibr @rd,@rs,ra        ldi @rd,@rs,rr          neg addr
iret                    ldib @rd,@rs,rr         neg addr(rd)
jp cc,@rd               ldir @rd,@rs,rr         neg rd
jp cc,addr              ldirb @rd,@rs,rr        negb @rd
jp cc,addr(rd)          ldk rd,imm4             negb addr
jr cc,disp8             ldl @rd,rrs             negb addr(rd)
ld @rd,imm16            ldl addr(rd),rrs        negb rbd
ld @rd,rs               ldl addr,rrs            nop
ld addr(rd),imm16       ldl rd(imm16),rrs       or rd,@rs
ld addr(rd),rs          ldl rd(rx),rrs          or rd,addr
ld addr,imm16           ldl rrd,@rs             or rd,addr(rs)
ld addr,rs              ldl rrd,addr            or rd,imm16
ld rd(imm16),rs         ldl rrd,addr(rs)        or rd,rs
ld rd(rx),rs            ldl rrd,imm32           orb rbd,@rs
ld rd,@rs               ldl rrd,rrs             orb rbd,addr
ld rd,addr              ldl rrd,rs(imm16)       orb rbd,addr(rs)
ld rd,addr(rs)          ldl rrd,rs(rx)          orb rbd,imm8
ld rd,imm16             ldm @rd,rs,n            orb rbd,rbs
ld rd,rs                ldm addr(rd),rs,n       out @rd,rs
ld rd,rs(imm16)         ldm addr,rs,n           out imm16,rs
ld rd,rs(rx)            ldm rd,@rs,n            outb @rd,rbs
lda rd,addr             ldm rd,addr(rs),n       outb imm16,rbs
lda rd,addr(rs)         ldm rd,addr,n           outd @rd,@rs,ra
lda rd,rs(imm16)        ldps @rs                outdb @rd,@rs,rba
lda rd,rs(rx)           ldps addr               outib @rd,@rs,ra
ldar rd,disp16          ldps addr(rs)           outibr @rd,@rs,ra
ldb @rd,imm8            ldr disp16,rs           pop @rd,@rs
ldb @rd,rbs             ldr rd,disp16           pop addr(rd),@rs
ldb addr(rd),imm8       ldrb disp16,rbs         pop addr,@rs
ldb addr(rd),rbs        ldrb rbd,disp16         pop rd,@rs
ldb addr,imm8           ldrl disp16,rrs         popl @rd,@rs
ldb addr,rbs            ldrl rrd,disp16         popl addr(rd),@rs
ldb rbd,@rs             mbit                    popl addr,@rs
ldb rbd,addr            mreq rd                 popl rrd,@rs
ldb rbd,addr(rs)        mres                    push @rd,@rs
ldb rbd,imm8            mset                    push @rd,addr
ldb rbd,rbs             mult rrd,@rs            push @rd,addr(rs)
ldb rbd,rs(imm16)       mult rrd,addr           push @rd,imm16
push @rd,rs             set addr,imm4           subl rrd,imm32
pushl @rd,@rs           set rd,imm4             subl rrd,rrs
pushl @rd,addr          set rd,rs               tcc cc,rd
pushl @rd,addr(rs)      setb @rd,imm4           tccb cc,rbd
pushl @rd,rrs           setb addr(rd),imm4      test @rd
res @rd,imm4            setb addr,imm4          test addr
res addr(rd),imm4       setb rbd,imm4           test addr(rd)
res addr,imm4           setb rbd,rs             test rd
res rd,imm4             setflg imm4             testb @rd
res rd,rs               sinb rbd,imm16          testb addr
resb @rd,imm4           sinb rd,imm16           testb addr(rd)
resb addr(rd),imm4      sind @rd,@rs,ra         testb rbd
resb addr,imm4          sindb @rd,@rs,rba       testl @rd
resb rbd,imm4           sinib @rd,@rs,ra        testl addr
resb rbd,rs             sinibr @rd,@rs,ra       testl addr(rd)
resflg imm4             sla rd,imm8             testl rrd
ret cc                  slab rbd,imm8           trdb @rd,@rs,rba
rl rd,imm1or2           slal rrd,imm8           trdrb @rd,@rs,rba
rlb rbd,imm1or2         sll rd,imm8             trib @rd,@rs,rbr
rlc rd,imm1or2          sllb rbd,imm8           trirb @rd,@rs,rbr
rlcb rbd,imm1or2        slll rrd,imm8           trtdrb @ra,@rb,rbr
rldb rbb,rba            sout imm16,rs           trtib @ra,@rb,rr
rr rd,imm1or2           soutb imm16,rbs         trtirb @ra,@rb,rbr
rrb rbd,imm1or2         soutd @rd,@rs,ra        trtrb @ra,@rb,rbr
rrc rd,imm1or2          soutdb @rd,@rs,rba      tset @rd
rrcb rbd,imm1or2        soutib @rd,@rs,ra       tset addr
rrdb rbb,rba            soutibr @rd,@rs,ra      tset addr(rd)
rsvd36                  sra rd,imm8             tset rd
rsvd38                  srab rbd,imm8           tsetb @rd
rsvd78                  sral rrd,imm8           tsetb addr
rsvd7e                  srl rd,imm8             tsetb addr(rd)
rsvd9d                  srlb rbd,imm8           tsetb rbd
rsvd9f                  srll rrd,imm8           xor rd,@rs
rsvdb9                  sub rd,@rs              xor rd,addr
rsvdbf                  sub rd,addr             xor rd,addr(rs)
sbc rd,rs               sub rd,addr(rs)         xor rd,imm16
sbcb rbd,rbs            sub rd,imm16            xor rd,rs
sc imm8                 sub rd,rs               xorb rbd,@rs
sda rd,rs               subb rbd,@rs            xorb rbd,addr
sdab rbd,rs             subb rbd,addr           xorb rbd,addr(rs)
sdal rrd,rs             subb rbd,addr(rs)       xorb rbd,imm8
sdl rd,rs               subb rbd,imm8           xorb rbd,rbs
sdlb rbd,rs             subb rbd,rbs            xorb rbd,rbs
sdll rrd,rs             subl rrd,@rs
set @rd,imm4            subl rrd,addr
set addr(rd),imm4       subl rrd,addr(rs)
</pre>

<p><hr>
Node:<a name="Vax-Dependent">Vax-Dependent</a>,
Previous:<a rel=previous href="#Z8000-Dependent">Z8000-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>VAX Dependent Features</h2>

<ul>
<li><a href="#VAX-Opts">VAX-Opts</a>:                     VAX Command-Line Options
<li><a href="#VAX-float">VAX-float</a>:                    VAX Floating Point
<li><a href="#VAX-directives">VAX-directives</a>:               Vax Machine Directives
<li><a href="#VAX-opcodes">VAX-opcodes</a>:                  VAX Opcodes
<li><a href="#VAX-branch">VAX-branch</a>:                   VAX Branch Improvement
<li><a href="#VAX-operands">VAX-operands</a>:                 VAX Operands
<li><a href="#VAX-no">VAX-no</a>:                       Not Supported on VAX
</ul>

<p><hr>
Node:<a name="VAX-Opts">VAX-Opts</a>,
Next:<a rel=next href="#VAX-float">VAX-float</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>VAX Command-Line Options</h3>

<p>The Vax version of <code>as</code> accepts any of the following options,
gives a warning message that the option was ignored and proceeds. 
These options are for compatibility with scripts designed for other
people's assemblers.

<dl>
<dt><code><code>-D</code> (Debug)</code>
<dt><code><code>-S</code> (Symbol Table)</code>
<dt><code><code>-T</code> (Token Trace)</code>
<dd>These are obsolete options used to debug old assemblers.

<br><dt><code><code>-d</code> (Displacement size for JUMPs)</code>
<dd>This option expects a number following the <code>-d</code>.  Like options
that expect filenames, the number may immediately follow the
<code>-d</code> (old standard) or constitute the whole of the command line
argument that follows <code>-d</code> (<small>GNU</small> standard).

<br><dt><code><code>-V</code> (Virtualize Interpass Temporary File)</code>
<dd>Some other assemblers use a temporary file.  This option
commanded them to keep the information in active memory rather
than in a disk file.  <code>as</code> always does this, so this
option is redundant.

<br><dt><code><code>-J</code> (JUMPify Longer Branches)</code>
<dd>Many 32-bit computers permit a variety of branch instructions
to do the same job.  Some of these instructions are short (and
fast) but have a limited range; others are long (and slow) but
can branch anywhere in virtual memory.  Often there are 3
flavors of branch: short, medium and long.  Some other
assemblers would emit short and medium branches, unless told by
this option to emit short and long branches.

<br><dt><code><code>-t</code> (Temporary File Directory)</code>
<dd>Some other assemblers may use a temporary file, and this option
takes a filename being the directory to site the temporary
file.  Since <code>as</code> does not use a temporary disk file, this
option makes no difference.  <code>-t</code> needs exactly one
filename. 
</dl>

<p>The Vax version of the assembler accepts additional options when
compiled for VMS:

<dl>
<dt><code>-h <var>n</var></code>
<dd>External symbol or section (used for global variables) names are not
case sensitive on VAX/VMS and always mapped to upper case.  This is
contrary to the C language definition which explicitly distinguishes
upper and lower case.  To implement a standard conforming C compiler,
names must be changed (mapped) to preserve the case information.  The
default mapping is to convert all lower case characters to uppercase and
adding an underscore followed by a 6 digit hex value, representing a 24
digit binary value.  The one digits in the binary value represent which
characters are uppercase in the original symbol name.

<p>The <code>-h <var>n</var></code> option determines how we map names.  This takes
several values.  No <code>-h</code> switch at all allows case hacking as
described above.  A value of zero (<code>-h0</code>) implies names should be
upper case, and inhibits the case hack.  A value of 2 (<code>-h2</code>)
implies names should be all lower case, with no case hack.  A value of 3
(<code>-h3</code>) implies that case should be preserved.  The value 1 is
unused.  The <code>-H</code> option directs <code>as</code> to display
every mapped symbol during assembly.

<p>Symbols whose names include a dollar sign <code>$</code> are exceptions to the
general name mapping.  These symbols are normally only used to reference
VMS library names.  Such symbols are always mapped to upper case.

<br><dt><code>-+</code>
<dd>The <code>-+</code> option causes <code>as</code> to truncate any symbol
name larger than 31 characters.  The <code>-+</code> option also prevents some
code following the <code>_main</code> symbol normally added to make the object
file compatible with Vax-11 "C".

<br><dt><code>-1</code>
<dd>This option is ignored for backward compatibility with <code>as</code>
version 1.x.

<br><dt><code>-H</code>
<dd>The <code>-H</code> option causes <code>as</code> to print every symbol
which was changed by case mapping. 
</dl>

<p><hr>
Node:<a name="VAX-float">VAX-float</a>,
Next:<a rel=next href="#VAX-directives">VAX-directives</a>,
Previous:<a rel=previous href="#VAX-Opts">VAX-Opts</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>VAX Floating Point</h3>

<p>Conversion of flonums to floating point is correct, and
compatible with previous assemblers.  Rounding is
towards zero if the remainder is exactly half the least significant bit.

<p><code>D</code>, <code>F</code>, <code>G</code> and <code>H</code> floating point formats
are understood.

<p>Immediate floating literals (<em>e.g.</em> <code>S`$6.9</code>)
are rendered correctly.  Again, rounding is towards zero in the
boundary case.

<p>The <code>.float</code> directive produces <code>f</code> format numbers. 
The <code>.double</code> directive produces <code>d</code> format numbers.

<p><hr>
Node:<a name="VAX-directives">VAX-directives</a>,
Next:<a rel=next href="#VAX-opcodes">VAX-opcodes</a>,
Previous:<a rel=previous href="#VAX-float">VAX-float</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>Vax Machine Directives</h3>

<p>The Vax version of the assembler supports four directives for
generating Vax floating point constants.  They are described in the
table below.

<dl>
<dt><code>.dfloat</code>
<dd>This expects zero or more flonums, separated by commas, and
assembles Vax <code>d</code> format 64-bit floating point constants.

<br><dt><code>.ffloat</code>
<dd>This expects zero or more flonums, separated by commas, and
assembles Vax <code>f</code> format 32-bit floating point constants.

<br><dt><code>.gfloat</code>
<dd>This expects zero or more flonums, separated by commas, and
assembles Vax <code>g</code> format 64-bit floating point constants.

<br><dt><code>.hfloat</code>
<dd>This expects zero or more flonums, separated by commas, and
assembles Vax <code>h</code> format 128-bit floating point constants.

</dl>

<p><hr>
Node:<a name="VAX-opcodes">VAX-opcodes</a>,
Next:<a rel=next href="#VAX-branch">VAX-branch</a>,
Previous:<a rel=previous href="#VAX-directives">VAX-directives</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>VAX Opcodes</h3>

<p>All DEC mnemonics are supported.  Beware that <code>case<small>...</small></code>
instructions have exactly 3 operands.  The dispatch table that
follows the <code>case<small>...</small></code> instruction should be made with
<code>.word</code> statements.  This is compatible with all unix
assemblers we know of.

<p><hr>
Node:<a name="VAX-branch">VAX-branch</a>,
Next:<a rel=next href="#VAX-operands">VAX-operands</a>,
Previous:<a rel=previous href="#VAX-opcodes">VAX-opcodes</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>VAX Branch Improvement</h3>

<p>Certain pseudo opcodes are permitted.  They are for branch
instructions.  They expand to the shortest branch instruction that
reaches the target.  Generally these mnemonics are made by
substituting <code>j</code> for <code>b</code> at the start of a DEC mnemonic. 
This feature is included both for compatibility and to help
compilers.  If you do not need this feature, avoid these
opcodes.  Here are the mnemonics, and the code they can expand into.

<dl>
<dt><code>jbsb</code>
<dd><code>Jsb</code> is already an instruction mnemonic, so we chose <code>jbsb</code>.
<dl>
<dt>(byte displacement)
<dd><kbd>bsbb <small>...</small></kbd>
<br><dt>(word displacement)
<dd><kbd>bsbw <small>...</small></kbd>
<br><dt>(long displacement)
<dd><kbd>jsb <small>...</small></kbd>
</dl>
<br><dt><code>jbr</code>
<dt><code>jr</code>
<dd>Unconditional branch.
<dl>
<dt>(byte displacement)
<dd><kbd>brb <small>...</small></kbd>
<br><dt>(word displacement)
<dd><kbd>brw <small>...</small></kbd>
<br><dt>(long displacement)
<dd><kbd>jmp <small>...</small></kbd>
</dl>
<br><dt><code>j<var>COND</var></code>
<dd><var>COND</var> may be any one of the conditional branches
<code>neq</code>, <code>nequ</code>, <code>eql</code>, <code>eqlu</code>, <code>gtr</code>,
<code>geq</code>, <code>lss</code>, <code>gtru</code>, <code>lequ</code>, <code>vc</code>, <code>vs</code>,
<code>gequ</code>, <code>cc</code>, <code>lssu</code>, <code>cs</code>. 
<var>COND</var> may also be one of the bit tests
<code>bs</code>, <code>bc</code>, <code>bss</code>, <code>bcs</code>, <code>bsc</code>, <code>bcc</code>,
<code>bssi</code>, <code>bcci</code>, <code>lbs</code>, <code>lbc</code>. 
<var>NOTCOND</var> is the opposite condition to <var>COND</var>.
<dl>
<dt>(byte displacement)
<dd><kbd>b<var>COND</var> <small>...</small></kbd>
<br><dt>(word displacement)
<dd><kbd>b<var>NOTCOND</var> foo ; brw <small>...</small> ; foo:</kbd>
<br><dt>(long displacement)
<dd><kbd>b<var>NOTCOND</var> foo ; jmp <small>...</small> ; foo:</kbd>
</dl>
<br><dt><code>jacb<var>X</var></code>
<dd><var>X</var> may be one of <code>b d f g h l w</code>.
<dl>
<dt>(word displacement)
<dd><kbd><var>OPCODE</var> <small>...</small></kbd>
<br><dt>(long displacement)
<dd>
<pre><var>OPCODE</var> <small>...</small>, foo ;
brb bar ;
foo: jmp <small>...</small> ;
bar:
</pre>
</dl>
<br><dt><code>jaob<var>YYY</var></code>
<dd><var>YYY</var> may be one of <code>lss leq</code>. 
<br><dt><code>jsob<var>ZZZ</var></code>
<dd><var>ZZZ</var> may be one of <code>geq gtr</code>.
<dl>
<dt>(byte displacement)
<dd><kbd><var>OPCODE</var> <small>...</small></kbd>
<br><dt>(word displacement)
<dd>
<pre><var>OPCODE</var> <small>...</small>, foo ;
brb bar ;
foo: brw <var>destination</var> ;
bar:
</pre>
<br><dt>(long displacement)
<dd>
<pre><var>OPCODE</var> <small>...</small>, foo ;
brb bar ;
foo: jmp <var>destination</var> ;
bar:
</pre>
</dl>
<br><dt><code>aobleq</code>
<dt><code>aoblss</code>
<dt><code>sobgeq</code>
<dt><code>sobgtr</code>
<dd>
<dl>
<dt>(byte displacement)
<dd><kbd><var>OPCODE</var> <small>...</small></kbd>
<br><dt>(word displacement)
<dd>
<pre><var>OPCODE</var> <small>...</small>, foo ;
brb bar ;
foo: brw <var>destination</var> ;
bar:
</pre>
<br><dt>(long displacement)
<dd>
<pre><var>OPCODE</var> <small>...</small>, foo ;
brb bar ;
foo: jmp <var>destination</var> ;
bar:
</pre>
</dl>
</dl>

<p><hr>
Node:<a name="VAX-operands">VAX-operands</a>,
Next:<a rel=next href="#VAX-no">VAX-no</a>,
Previous:<a rel=previous href="#VAX-branch">VAX-branch</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>VAX Operands</h3>

<p>The immediate character is <code>$</code> for Unix compatibility, not
<code>#</code> as DEC writes it.

<p>The indirect character is <code>*</code> for Unix compatibility, not
<code>@</code> as DEC writes it.

<p>The displacement sizing character is <code>`</code> (an accent grave) for
Unix compatibility, not <code>^</code> as DEC writes it.  The letter
preceding <code>`</code> may have either case.  <code>G</code> is not
understood, but all other letters (<code>b i l s w</code>) are understood.

<p>Register names understood are <code>r0 r1 r2 <small>...</small> r15 ap fp sp
pc</code>.  Upper and lower case letters are equivalent.

<p>For instance
<pre>tstb *w`$4(r5)
</pre>

<p>Any expression is permitted in an operand.  Operands are comma
separated.

<p><hr>
Node:<a name="VAX-no">VAX-no</a>,
Previous:<a rel=previous href="#VAX-operands">VAX-operands</a>,
Up:<a rel=up href="#Vax-Dependent">Vax-Dependent</a>
<br>

<h3>Not Supported on VAX</h3>

<p>Vax bit fields can not be assembled with <code>as</code>.  Someone
can add the required code if they really need it.

<p><hr>
Node:<a name="V850-Dependent">V850-Dependent</a>,
Next:<a rel=next href="#Z8000-Dependent">Z8000-Dependent</a>,
Previous:<a rel=previous href="#Sparc-Dependent">Sparc-Dependent</a>,
Up:<a rel=up href="#Machine%20Dependencies">Machine Dependencies</a>
<br>

<h2>v850 Dependent Features</h2>

<ul>
<li><a href="#V850%20Options">V850 Options</a>:               Options
<li><a href="#V850%20Syntax">V850 Syntax</a>:                Syntax
<li><a href="#V850%20Floating%20Point">V850 Floating Point</a>:        Floating Point
<li><a href="#V850%20Directives">V850 Directives</a>:            V850 Machine Directives
<li><a href="#V850%20Opcodes">V850 Opcodes</a>:               Opcodes
</ul>

<p><hr>
Node:<a name="V850%20Options">V850 Options</a>,
Next:<a rel=next href="#V850%20Syntax">V850 Syntax</a>,
Up:<a rel=up href="#V850-Dependent">V850-Dependent</a>
<br>

<h3>Options</h3>

<p><code>as</code> supports the following additional command-line options
for the V850 processor family:

<dl>

<br><dt><code>-wsigned_overflow</code>
<dd>Causes warnings to be produced when signed immediate values overflow the
space available for then within their opcodes.  By default this option
is disabled as it is possible to receive spurious warnings due to using
exact bit patterns as immediate constants.

<br><dt><code>-wunsigned_overflow</code>
<dd>Causes warnings to be produced when unsigned immediate values overflow
the space available for then within their opcodes.  By default this
option is disabled as it is possible to receive spurious warnings due to
using exact bit patterns as immediate constants.

<br><dt><code>-mv850</code>
<dd>Specifies that the assembled code should be marked as being targeted at
the V850 processor.  This allows the linker to detect attempts to link
such code with code assembled for other processors.

<br><dt><code>-mv850e</code>
<dd>Specifies that the assembled code should be marked as being targeted at
the V850E processor.  This allows the linker to detect attempts to link
such code with code assembled for other processors.

<br><dt><code>-mv850any</code>
<dd>Specifies that the assembled code should be marked as being targeted at
the V850 processor but support instructions that are specific to the
extended variants of the process.  This allows the production of
binaries that contain target specific code, but which are also intended
to be used in a generic fashion.  For example libgcc.a contains generic
routines used by the code produced by GCC for all versions of the v850
architecture, together with support routines only used by the V850E
architecture.

</dl>

<p><hr>
Node:<a name="V850%20Syntax">V850 Syntax</a>,
Next:<a rel=next href="#V850%20Floating%20Point">V850 Floating Point</a>,
Previous:<a rel=previous href="#V850%20Options">V850 Options</a>,
Up:<a rel=up href="#V850-Dependent">V850-Dependent</a>
<br>

<h3>Syntax</h3>

<ul>
<li><a href="#V850-Chars">V850-Chars</a>:                 Special Characters
<li><a href="#V850-Regs">V850-Regs</a>:                  Register Names
</ul>

<p><hr>
Node:<a name="V850-Chars">V850-Chars</a>,
Next:<a rel=next href="#V850-Regs">V850-Regs</a>,
Up:<a rel=up href="#V850%20Syntax">V850 Syntax</a>
<br>

<h4>Special Characters</h4>

<p><code>#</code> is the line comment character. 
<p><hr>
Node:<a name="V850-Regs">V850-Regs</a>,
Previous:<a rel=previous href="#V850-Chars">V850-Chars</a>,
Up:<a rel=up href="#V850%20Syntax">V850 Syntax</a>
<br>

<h4>Register Names</h4>

<p><code>as</code> supports the following names for registers:
<dl>
<dt><code>general register 0</code>
<dd>r0, zero
<br><dt><code>general register 1</code>
<dd>r1
<br><dt><code>general register 2</code>
<dd>r2, hp
<br><dt><code>general register 3</code>
<dd>r3, sp
<br><dt><code>general register 4</code>
<dd>r4, gp
<br><dt><code>general register 5</code>
<dd>r5, tp
<br><dt><code>general register 6</code>
<dd>r6
<br><dt><code>general register 7</code>
<dd>r7
<br><dt><code>general register 8</code>
<dd>r8
<br><dt><code>general register 9</code>
<dd>r9
<br><dt><code>general register 10</code>
<dd>r10
<br><dt><code>general register 11</code>
<dd>r11
<br><dt><code>general register 12</code>
<dd>r12
<br><dt><code>general register 13</code>
<dd>r13
<br><dt><code>general register 14</code>
<dd>r14
<br><dt><code>general register 15</code>
<dd>r15
<br><dt><code>general register 16</code>
<dd>r16
<br><dt><code>general register 17</code>
<dd>r17
<br><dt><code>general register 18</code>
<dd>r18
<br><dt><code>general register 19</code>
<dd>r19
<br><dt><code>general register 20</code>
<dd>r20
<br><dt><code>general register 21</code>
<dd>r21
<br><dt><code>general register 22</code>
<dd>r22
<br><dt><code>general register 23</code>
<dd>r23
<br><dt><code>general register 24</code>
<dd>r24
<br><dt><code>general register 25</code>
<dd>r25
<br><dt><code>general register 26</code>
<dd>r26
<br><dt><code>general register 27</code>
<dd>r27
<br><dt><code>general register 28</code>
<dd>r28
<br><dt><code>general register 29</code>
<dd>r29
<br><dt><code>general register 30</code>
<dd>r30, ep
<br><dt><code>general register 31</code>
<dd>r31, lp
<br><dt><code>system register 0</code>
<dd>eipc
<br><dt><code>system register 1</code>
<dd>eipsw
<br><dt><code>system register 2</code>
<dd>fepc
<br><dt><code>system register 3</code>
<dd>fepsw
<br><dt><code>system register 4</code>
<dd>ecr
<br><dt><code>system register 5</code>
<dd>psw
<br><dt><code>system register 16</code>
<dd>ctpc
<br><dt><code>system register 17</code>
<dd>ctpsw
<br><dt><code>system register 18</code>
<dd>dbpc
<br><dt><code>system register 19</code>
<dd>dbpsw
<br><dt><code>system register 20</code>
<dd>ctbp
</dl>

<p><hr>
Node:<a name="V850%20Floating%20Point">V850 Floating Point</a>,
Next:<a rel=next href="#V850%20Directives">V850 Directives</a>,
Previous:<a rel=previous href="#V850%20Syntax">V850 Syntax</a>,
Up:<a rel=up href="#V850-Dependent">V850-Dependent</a>
<br>

<h3>Floating Point</h3>

<p>The V850 family uses <small>IEEE</small> floating-point numbers.

<p><hr>
Node:<a name="V850%20Directives">V850 Directives</a>,
Next:<a rel=next href="#V850%20Opcodes">V850 Opcodes</a>,
Previous:<a rel=previous href="#V850%20Floating%20Point">V850 Floating Point</a>,
Up:<a rel=up href="#V850-Dependent">V850-Dependent</a>
<br>

<h3>V850 Machine Directives</h3>

<dl>
<dt><code>.offset <var>&lt;expression&gt;</var></code>
<dd>Moves the offset into the current section to the specified amount.

<br><dt><code>.section "name", &lt;type&gt;</code>
<dd>This is an extension to the standard .section directive.  It sets the
current section to be &lt;type&gt; and creates an alias for this section
called "name".

<br><dt><code>.v850</code>
<dd>Specifies that the assembled code should be marked as being targeted at
the V850 processor.  This allows the linker to detect attempts to link
such code with code assembled for other processors.

<br><dt><code>.v850e</code>
<dd>Specifies that the assembled code should be marked as being targeted at
the V850E processor.  This allows the linker to detect attempts to link
such code with code assembled for other processors.

</dl>

<p><hr>
Node:<a name="V850%20Opcodes">V850 Opcodes</a>,
Previous:<a rel=previous href="#V850%20Directives">V850 Directives</a>,
Up:<a rel=up href="#V850-Dependent">V850-Dependent</a>
<br>

<h3>Opcodes</h3>

<p><code>as</code> implements all the standard V850 opcodes.

<p><code>as</code> also implements the following pseudo ops:

<dl>

<br><dt><code>hi0()</code>
<dd>Computes the higher 16 bits of the given expression and stores it into
the immediate operand field of the given instruction.  For example:

<p><code>mulhi hi0(here - there), r5, r6</code>

<p>computes the difference between the address of labels 'here' and
'there', takes the upper 16 bits of this difference, shifts it down 16
bits and then mutliplies it by the lower 16 bits in register 5, putting
the result into register 6.

<br><dt><code>lo()</code>
<dd>Computes the lower 16 bits of the given expression and stores it into
the immediate operand field of the given instruction.  For example:

<p><code>addi lo(here - there), r5, r6</code>

<p>computes the difference between the address of labels 'here' and
'there', takes the lower 16 bits of this difference and adds it to
register 5, putting the result into register 6.

<br><dt><code>hi()</code>
<dd>Computes the higher 16 bits of the given expression and then adds the
value of the most significant bit of the lower 16 bits of the expression
and stores the result into the immediate operand field of the given
instruction.  For example the following code can be used to compute the
address of the label 'here' and store it into register 6:

<p><code>movhi hi(here), r0, r6</code>
    <code>movea lo(here), r6, r6</code>

<p>The reason for this special behaviour is that movea performs a sign
extention on its immediate operand.  So for example if the address of
'here' was 0xFFFFFFFF then without the special behaviour of the hi()
pseudo-op the movhi instruction would put 0xFFFF0000 into r6, then the
movea instruction would takes its immediate operand, 0xFFFF, sign extend
it to 32 bits, 0xFFFFFFFF, and then add it into r6 giving 0xFFFEFFFF
which is wrong (the fifth nibble is E).  With the hi() pseudo op adding
in the top bit of the lo() pseudo op, the movhi instruction actually
stores 0 into r6 (0xFFFF + 1 = 0x0000), so that the movea instruction
stores 0xFFFFFFFF into r6 - the right value.

<br><dt><code>hilo()</code>
<dd>Computes the 32 bit value of the given expression and stores it into
the immediate operand field of the given instruction (which must be a
mov instruction).  For example:

<p><code>mov hilo(here), r6</code>

<p>computes the absolute address of label 'here' and puts the result into
register 6.

<br><dt><code>sdaoff()</code>
<dd>Computes the offset of the named variable from the start of the Small
Data Area (whoes address is held in register 4, the GP register) and
stores the result as a 16 bit signed value in the immediate operand
field of the given instruction.  For example:

<p><code>ld.w sdaoff(_a_variable)[gp],r6</code>

<p>loads the contents of the location pointed to by the label '_a_variable'
into register 6, provided that the label is located somewhere within +/-
32K of the address held in the GP register.  [Note the linker assumes
that the GP register contains a fixed address set to the address of the
label called '__gp'.  This can either be set up automatically by the
linker, or specifically set by using the <code>--defsym __gp=&lt;value&gt;</code>
command line option].

<br><dt><code>tdaoff()</code>
<dd>Computes the offset of the named variable from the start of the Tiny
Data Area (whoes address is held in register 30, the EP register) and
stores the result as a 4,5, 7 or 8 bit unsigned value in the immediate
operand field of the given instruction.  For example:

<p><code>sld.w tdaoff(_a_variable)[ep],r6</code>

<p>loads the contents of the location pointed to by the label '_a_variable'
into register 6, provided that the label is located somewhere within +256
bytes of the address held in the EP register.  [Note the linker assumes
that the EP register contains a fixed address set to the address of the
label called '__ep'.  This can either be set up automatically by the
linker, or specifically set by using the <code>--defsym __ep=&lt;value&gt;</code>
command line option].

<br><dt><code>zdaoff()</code>
<dd>Computes the offset of the named variable from address 0 and stores the
result as a 16 bit signed value in the immediate operand field of the
given instruction.  For example:

<p><code>movea zdaoff(_a_variable),zero,r6</code>

<p>puts the address of the label '_a_variable' into register 6, assuming
that the label is somewhere within the first 32K of memory.  (Strictly
speaking it also possible to access the last 32K of memory as well, as
the offsets are signed).

<br><dt><code>ctoff()</code>
<dd>Computes the offset of the named variable from the start of the Call
Table Area (whoes address is helg in system register 20, the CTBP
register) and stores the result a 6 or 16 bit unsigned value in the
immediate field of then given instruction or piece of data.  For
example:

<p><code>callt ctoff(table_func1)</code>

<p>will put the call the function whoes address is held in the call table
at the location labeled 'table_func1'.

</dl>

<p>For information on the V850 instruction set, see <cite>V850
Family 32-/16-Bit single-Chip Microcontroller Architecture Manual</cite> from NEC. 
Ltd.

<p><hr>
Node:<a name="Reporting%20Bugs">Reporting Bugs</a>,
Next:<a rel=next href="#Acknowledgements">Acknowledgements</a>,
Previous:<a rel=previous href="#Machine%20Dependencies">Machine Dependencies</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Reporting Bugs</h1>

<p>Your bug reports play an essential role in making <code>as</code> reliable.

<p>Reporting a bug may help you by bringing a solution to your problem, or it may
not.  But in any case the principal function of a bug report is to help the
entire community by making the next version of <code>as</code> work better. 
Bug reports are your contribution to the maintenance of <code>as</code>.

<p>In order for a bug report to serve its purpose, you must include the
information that enables us to fix the bug.

<ul>
<li><a href="#Bug%20Criteria">Bug Criteria</a>:                 Have you found a bug? 
<li><a href="#Bug%20Reporting">Bug Reporting</a>:                How to report bugs
</ul>

<p><hr>
Node:<a name="Bug%20Criteria">Bug Criteria</a>,
Next:<a rel=next href="#Bug%20Reporting">Bug Reporting</a>,
Up:<a rel=up href="#Reporting%20Bugs">Reporting Bugs</a>
<br>

<h2>Have you found a bug?</h2>

<p>If you are not sure whether you have found a bug, here are some guidelines:

<ul>
<li>If the assembler gets a fatal signal, for any input whatever, that is a
<code>as</code> bug.  Reliable assemblers never crash.

<li>If <code>as</code> produces an error message for valid input, that is a bug.

<li>If <code>as</code> does not produce an error message for invalid input, that
is a bug.  However, you should note that your idea of "invalid input" might
be our idea of "an extension" or "support for traditional practice".

<li>If you are an experienced user of assemblers, your suggestions for improvement
of <code>as</code> are welcome in any case. 
</ul>

<p><hr>
Node:<a name="Bug%20Reporting">Bug Reporting</a>,
Previous:<a rel=previous href="#Bug%20Criteria">Bug Criteria</a>,
Up:<a rel=up href="#Reporting%20Bugs">Reporting Bugs</a>
<br>

<h2>How to report bugs</h2>

<p>A number of companies and individuals offer support for <small>GNU</small> products.  If
you obtained <code>as</code> from a support organization, we recommend you
contact that organization first.

<p>You can find contact information for many support companies and
individuals in the file <code>etc/SERVICE</code> in the <small>GNU</small> Emacs
distribution.

<p>In any event, we also recommend that you send bug reports for <code>as</code>
to <code>bug-binutils@gnu.org</code>.

<p>The fundamental principle of reporting bugs usefully is this:
<strong>report all the facts</strong>.  If you are not sure whether to state a
fact or leave it out, state it!

<p>Often people omit facts because they think they know what causes the problem
and assume that some details do not matter.  Thus, you might assume that the
name of a symbol you use in an example does not matter.  Well, probably it does
not, but one cannot be sure.  Perhaps the bug is a stray memory reference which
happens to fetch from the location where that name is stored in memory;
perhaps, if the name were different, the contents of that location would fool
the assembler into doing the right thing despite the bug.  Play it safe and
give a specific, complete example.  That is the easiest thing for you to do,
and the most helpful.

<p>Keep in mind that the purpose of a bug report is to enable us to fix the bug if
it is new to us.  Therefore, always write your bug reports on the assumption
that the bug has not been reported previously.

<p>Sometimes people give a few sketchy facts and ask, "Does this ring a
bell?"  Those bug reports are useless, and we urge everyone to
<em>refuse to respond to them</em> except to chide the sender to report
bugs properly.

<p>To enable us to fix the bug, you should include all these things:

<ul>
<li>The version of <code>as</code>.  <code>as</code> announces it if you start
it with the <code>--version</code> argument.

<p>Without this, we will not know whether there is any point in looking for
the bug in the current version of <code>as</code>.

</p><li>Any patches you may have applied to the <code>as</code> source.

<li>The type of machine you are using, and the operating system name and
version number.

<li>What compiler (and its version) was used to compile <code>as</code>--e.g. 
"<code>gcc-2.7</code>".

<li>The command arguments you gave the assembler to assemble your example and
observe the bug.  To guarantee you will not omit something important, list them
all.  A copy of the Makefile (or the output from make) is sufficient.

<p>If we were to try to guess the arguments, we would probably guess wrong
and then we might not encounter the bug.

</p><li>A complete input file that will reproduce the bug.  If the bug is observed when
the assembler is invoked via a compiler, send the assembler source, not the
high level language source.  Most compilers will produce the assembler source
when run with the <code>-S</code> option.  If you are using <code>gcc</code>, use
the options <code>-v --save-temps</code>; this will save the assembler source in a
file with an extension of <code>.s</code>, and also show you exactly how
<code>as</code> is being run.

<li>A description of what behavior you observe that you believe is
incorrect.  For example, "It gets a fatal signal."

<p>Of course, if the bug is that <code>as</code> gets a fatal signal, then we
will certainly notice it.  But if the bug is incorrect output, we might not
notice unless it is glaringly wrong.  You might as well not give us a chance to
make a mistake.

<p>Even if the problem you experience is a fatal signal, you should still say so
explicitly.  Suppose something strange is going on, such as, your copy of
<code>as</code> is out of synch, or you have encountered a bug in the C
library on your system.  (This has happened!)  Your copy might crash and ours
would not.  If you told us to expect a crash, then when ours fails to crash, we
would know that the bug was not happening for us.  If you had not told us to
expect a crash, then we would not be able to draw any conclusion from our
observations.

</p><li>If you wish to suggest changes to the <code>as</code> source, send us context
diffs, as generated by <code>diff</code> with the <code>-u</code>, <code>-c</code>, or <code>-p</code>
option.  Always send diffs from the old file to the new file.  If you even
discuss something in the <code>as</code> source, refer to it by context, not
by line number.

<p>The line numbers in our development sources will not match those in your
sources.  Your line numbers would convey no useful information to us. 
</ul>

<p>Here are some things that are not necessary:

<ul>
<li>A description of the envelope of the bug.

<p>Often people who encounter a bug spend a lot of time investigating
which changes to the input file will make the bug go away and which
changes will not affect it.

<p>This is often time consuming and not very useful, because the way we
will find the bug is by running a single example under the debugger
with breakpoints, not by pure deduction from a series of examples. 
We recommend that you save your time for something else.

<p>Of course, if you can find a simpler example to report <em>instead</em>
of the original one, that is a convenience for us.  Errors in the
output will be easier to spot, running under the debugger will take
less time, and so on.

<p>However, simplification is not vital; if you do not want to do this,
report the bug anyway and send us the entire test case you used.

</p><li>A patch for the bug.

<p>A patch for the bug does help us if it is a good one.  But do not omit
the necessary information, such as the test case, on the assumption that
a patch is all we need.  We might see problems with your patch and decide
to fix the problem another way, or we might not understand it at all.

<p>Sometimes with a program as complicated as <code>as</code> it is very hard to
construct an example that will make the program follow a certain path through
the code.  If you do not send us the example, we will not be able to construct
one, so we will not be able to verify that the bug is fixed.

<p>And if we cannot understand what bug you are trying to fix, or why your
patch should be an improvement, we will not install it.  A test case will
help us to understand.

</p><li>A guess about what the bug is or what it depends on.

<p>Such guesses are usually wrong.  Even we cannot guess right about such
things without first using the debugger to find the facts. 
</ul>

<p><hr>
Node:<a name="Acknowledgements">Acknowledgements</a>,
Next:<a rel=next href="#GNU%20Free%20Documentation%20License">GNU Free Documentation License</a>,
Previous:<a rel=previous href="#Reporting%20Bugs">Reporting Bugs</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Acknowledgements</h1>

<p>If you have contributed to <code>as</code> and your name isn't listed here,
it is not meant as a slight.  We just don't know about it.  Send mail to the
maintainer, and we'll correct the situation.  Currently
the maintainer is Ken Raeburn (email address <code>raeburn@cygnus.com</code>).

<p>Dean Elsner wrote the original <small>GNU</small> assembler for the VAX.<a rel=footnote href="#fn-1"><sup>1</sup></a>

<p>Jay Fenlason maintained GAS for a while, adding support for GDB-specific debug
information and the 68k series machines, most of the preprocessing pass, and
extensive changes in <code>messages.c</code>, <code>input-file.c</code>, <code>write.c</code>.

<p>K. Richard Pixley maintained GAS for a while, adding various enhancements and
many bug fixes, including merging support for several processors, breaking GAS
up to handle multiple object file format back ends (including heavy rewrite,
testing, an integration of the coff and b.out back ends), adding configuration
including heavy testing and verification of cross assemblers and file splits
and renaming, converted GAS to strictly ANSI C including full prototypes, added
support for m680[34]0 and cpu32, did considerable work on i960 including a COFF
port (including considerable amounts of reverse engineering), a SPARC opcode
file rewrite, DECstation, rs6000, and hp300hpux host ports, updated "know"
assertions and made them work, much other reorganization, cleanup, and lint.

<p>Ken Raeburn wrote the high-level BFD interface code to replace most of the code
in format-specific I/O modules.

<p>The original VMS support was contributed by David L. Kashtan.  Eric Youngdale
has done much work with it since.

<p>The Intel 80386 machine description was written by Eliot Dresselhaus.

<p>Minh Tran-Le at IntelliCorp contributed some AIX 386 support.

<p>The Motorola 88k machine description was contributed by Devon Bowen of Buffalo
University and Torbjorn Granlund of the Swedish Institute of Computer Science.

<p>Keith Knowles at the Open Software Foundation wrote the original MIPS back end
(<code>tc-mips.c</code>, <code>tc-mips.h</code>), and contributed Rose format support
(which hasn't been merged in yet).  Ralph Campbell worked with the MIPS code to
support a.out format.

<p>Support for the Zilog Z8k and Hitachi H8/300 and H8/500 processors (tc-z8k,
tc-h8300, tc-h8500), and IEEE 695 object file format (obj-ieee), was written by
Steve Chamberlain of Cygnus Support.  Steve also modified the COFF back end to
use BFD for some low-level operations, for use with the H8/300 and AMD 29k
targets.

<p>John Gilmore built the AMD 29000 support, added <code>.include</code> support, and
simplified the configuration of which versions accept which directives.  He
updated the 68k machine description so that Motorola's opcodes always produced
fixed-size instructions (e.g. <code>jsr</code>), while synthetic instructions
remained shrinkable (<code>jbsr</code>).  John fixed many bugs, including true tested
cross-compilation support, and one bug in relaxation that took a week and
required the proverbial one-bit fix.

<p>Ian Lance Taylor of Cygnus Support merged the Motorola and MIT syntax for the
68k, completed support for some COFF targets (68k, i386 SVR3, and SCO Unix),
added support for MIPS ECOFF and ELF targets, wrote the initial RS/6000 and
PowerPC assembler, and made a few other minor patches.

<p>Steve Chamberlain made <code>as</code> able to generate listings.

<p>Hewlett-Packard contributed support for the HP9000/300.

<p>Jeff Law wrote GAS and BFD support for the native HPPA object format (SOM)
along with a fairly extensive HPPA testsuite (for both SOM and ELF object
formats).  This work was supported by both the Center for Software Science at
the University of Utah and Cygnus Support.

<p>Support for ELF format files has been worked on by Mark Eichin of Cygnus
Support (original, incomplete implementation for SPARC), Pete Hoogenboom and
Jeff Law at the University of Utah (HPPA mainly), Michael Meissner of the Open
Software Foundation (i386 mainly), and Ken Raeburn of Cygnus Support (sparc,
and some initial 64-bit support).

<p>Linas Vepstas added GAS support for the ESA/390 "IBM 370" architecture.

<p>Richard Henderson rewrote the Alpha assembler. Klaus Kaempf wrote GAS and BFD
support for openVMS/Alpha.

<p>Timothy Wall, Michael Hayes, and Greg Smart contributed to the various tic*
flavors.

<p>Several engineers at Cygnus Support have also provided many small bug fixes and
configuration enhancements.

<p>Many others have contributed large or small bugfixes and enhancements.  If
you have contributed significant work and are not mentioned on this list, and
want to be, let us know.  Some of the history has been lost; we are not
intentionally leaving anyone out.

<p><hr>
Node:<a name="GNU%20Free%20Documentation%20License">GNU Free Documentation License</a>,
Next:<a rel=next href="#Index">Index</a>,
Previous:<a rel=previous href="#Acknowledgements">Acknowledgements</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>GNU Free Documentation License</h1>

<p>GNU Free Documentation License

<p>Version 1.1, March 2000

<p>Copyright (C) 2000  Free Software Foundation, Inc. 
  59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

<p>Everyone is permitted to copy and distribute verbatim copies
 of this license document, but changing it is not allowed.

<p>0. PREAMBLE

<p>The purpose of this License is to make a manual, textbook, or other
written document "free" in the sense of freedom: to assure everyone
the effective freedom to copy and redistribute it, with or without
modifying it, either commercially or noncommercially.  Secondarily,
this License preserves for the author and publisher a way to get
credit for their work, while not being considered responsible for
modifications made by others.

<p>This License is a kind of "copyleft", which means that derivative
works of the document must themselves be free in the same sense.  It
complements the GNU General Public License, which is a copyleft
license designed for free software.

<p>We have designed this License in order to use it for manuals for free
software, because free software needs free documentation: a free
program should come with manuals providing the same freedoms that the
software does.  But this License is not limited to software manuals;
it can be used for any textual work, regardless of subject matter or
whether it is published as a printed book.  We recommend this License
principally for works whose purpose is instruction or reference.

<p>1. APPLICABILITY AND DEFINITIONS

<p>This License applies to any manual or other work that contains a
notice placed by the copyright holder saying it can be distributed
under the terms of this License.  The "Document", below, refers to any
such manual or work.  Any member of the public is a licensee, and is
addressed as "you".

<p>A "Modified Version" of the Document means any work containing the
Document or a portion of it, either copied verbatim, or with
modifications and/or translated into another language.

<p>A "Secondary Section" is a named appendix or a front-matter section of
the Document that deals exclusively with the relationship of the
publishers or authors of the Document to the Document's overall subject
(or to related matters) and contains nothing that could fall directly
within that overall subject.  (For example, if the Document is in part a
textbook of mathematics, a Secondary Section may not explain any
mathematics.)  The relationship could be a matter of historical
connection with the subject or with related matters, or of legal,
commercial, philosophical, ethical or political position regarding
them.

<p>The "Invariant Sections" are certain Secondary Sections whose titles
are designated, as being those of Invariant Sections, in the notice
that says that the Document is released under this License.

<p>The "Cover Texts" are certain short passages of text that are listed,
as Front-Cover Texts or Back-Cover Texts, in the notice that says that
the Document is released under this License.

<p>A "Transparent" copy of the Document means a machine-readable copy,
represented in a format whose specification is available to the
general public, whose contents can be viewed and edited directly and
straightforwardly with generic text editors or (for images composed of
pixels) generic paint programs or (for drawings) some widely available
drawing editor, and that is suitable for input to text formatters or
for automatic translation to a variety of formats suitable for input
to text formatters.  A copy made in an otherwise Transparent file
format whose markup has been designed to thwart or discourage
subsequent modification by readers is not Transparent.  A copy that is
not "Transparent" is called "Opaque".

<p>Examples of suitable formats for Transparent copies include plain
ASCII without markup, Texinfo input format, LaTeX input format, SGML
or XML using a publicly available DTD, and standard-conforming simple
HTML designed for human modification.  Opaque formats include
PostScript, PDF, proprietary formats that can be read and edited only
by proprietary word processors, SGML or XML for which the DTD and/or
processing tools are not generally available, and the
machine-generated HTML produced by some word processors for output
purposes only.

<p>The "Title Page" means, for a printed book, the title page itself,
plus such following pages as are needed to hold, legibly, the material
this License requires to appear in the title page.  For works in
formats which do not have any title page as such, "Title Page" means
the text near the most prominent appearance of the work's title,
preceding the beginning of the body of the text.

<p>2. VERBATIM COPYING

<p>You may copy and distribute the Document in any medium, either
commercially or noncommercially, provided that this License, the
copyright notices, and the license notice saying this License applies
to the Document are reproduced in all copies, and that you add no other
conditions whatsoever to those of this License.  You may not use
technical measures to obstruct or control the reading or further
copying of the copies you make or distribute.  However, you may accept
compensation in exchange for copies.  If you distribute a large enough
number of copies you must also follow the conditions in section 3.

<p>You may also lend copies, under the same conditions stated above, and
you may publicly display copies.

<p>3. COPYING IN QUANTITY

<p>If you publish printed copies of the Document numbering more than 100,
and the Document's license notice requires Cover Texts, you must enclose
the copies in covers that carry, clearly and legibly, all these Cover
Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on
the back cover.  Both covers must also clearly and legibly identify
you as the publisher of these copies.  The front cover must present
the full title with all words of the title equally prominent and
visible.  You may add other material on the covers in addition. 
Copying with changes limited to the covers, as long as they preserve
the title of the Document and satisfy these conditions, can be treated
as verbatim copying in other respects.

<p>If the required texts for either cover are too voluminous to fit
legibly, you should put the first ones listed (as many as fit
reasonably) on the actual cover, and continue the rest onto adjacent
pages.

<p>If you publish or distribute Opaque copies of the Document numbering
more than 100, you must either include a machine-readable Transparent
copy along with each Opaque copy, or state in or with each Opaque copy
a publicly-accessible computer-network location containing a complete
Transparent copy of the Document, free of added material, which the
general network-using public has access to download anonymously at no
charge using public-standard network protocols.  If you use the latter
option, you must take reasonably prudent steps, when you begin
distribution of Opaque copies in quantity, to ensure that this
Transparent copy will remain thus accessible at the stated location
until at least one year after the last time you distribute an Opaque
copy (directly or through your agents or retailers) of that edition to
the public.

<p>It is requested, but not required, that you contact the authors of the
Document well before redistributing any large number of copies, to give
them a chance to provide you with an updated version of the Document.

<p>4. MODIFICATIONS

<p>You may copy and distribute a Modified Version of the Document under
the conditions of sections 2 and 3 above, provided that you release
the Modified Version under precisely this License, with the Modified
Version filling the role of the Document, thus licensing distribution
and modification of the Modified Version to whoever possesses a copy
of it.  In addition, you must do these things in the Modified Version:

<p>A. Use in the Title Page (and on the covers, if any) a title distinct
   from that of the Document, and from those of previous versions
   (which should, if there were any, be listed in the History section
   of the Document).  You may use the same title as a previous version
   if the original publisher of that version gives permission. 
B. List on the Title Page, as authors, one or more persons or entities
   responsible for authorship of the modifications in the Modified
   Version, together with at least five of the principal authors of the
   Document (all of its principal authors, if it has less than five). 
C. State on the Title page the name of the publisher of the
   Modified Version, as the publisher. 
D. Preserve all the copyright notices of the Document. 
E. Add an appropriate copyright notice for your modifications
   adjacent to the other copyright notices. 
F. Include, immediately after the copyright notices, a license notice
   giving the public permission to use the Modified Version under the
   terms of this License, in the form shown in the Addendum below. 
G. Preserve in that license notice the full lists of Invariant Sections
   and required Cover Texts given in the Document's license notice. 
H. Include an unaltered copy of this License. 
I. Preserve the section entitled "History", and its title, and add to
   it an item stating at least the title, year, new authors, and
   publisher of the Modified Version as given on the Title Page.  If
   there is no section entitled "History" in the Document, create one
   stating the title, year, authors, and publisher of the Document as
   given on its Title Page, then add an item describing the Modified
   Version as stated in the previous sentence. 
J. Preserve the network location, if any, given in the Document for
   public access to a Transparent copy of the Document, and likewise
   the network locations given in the Document for previous versions
   it was based on.  These may be placed in the "History" section. 
   You may omit a network location for a work that was published at
   least four years before the Document itself, or if the original
   publisher of the version it refers to gives permission. 
K. In any section entitled "Acknowledgements" or "Dedications",
   preserve the section's title, and preserve in the section all the
   substance and tone of each of the contributor acknowledgements
   and/or dedications given therein. 
L. Preserve all the Invariant Sections of the Document,
   unaltered in their text and in their titles.  Section numbers
   or the equivalent are not considered part of the section titles. 
M. Delete any section entitled "Endorsements".  Such a section
   may not be included in the Modified Version. 
N. Do not retitle any existing section as "Endorsements"
   or to conflict in title with any Invariant Section.

<p>If the Modified Version includes new front-matter sections or
appendices that qualify as Secondary Sections and contain no material
copied from the Document, you may at your option designate some or all
of these sections as invariant.  To do this, add their titles to the
list of Invariant Sections in the Modified Version's license notice. 
These titles must be distinct from any other section titles.

<p>You may add a section entitled "Endorsements", provided it contains
nothing but endorsements of your Modified Version by various
parties-for example, statements of peer review or that the text has
been approved by an organization as the authoritative definition of a
standard.

<p>You may add a passage of up to five words as a Front-Cover Text, and a
passage of up to 25 words as a Back-Cover Text, to the end of the list
of Cover Texts in the Modified Version.  Only one passage of
Front-Cover Text and one of Back-Cover Text may be added by (or
through arrangements made by) any one entity.  If the Document already
includes a cover text for the same cover, previously added by you or
by arrangement made by the same entity you are acting on behalf of,
you may not add another; but you may replace the old one, on explicit
permission from the previous publisher that added the old one.

<p>The author(s) and publisher(s) of the Document do not by this License
give permission to use their names for publicity for or to assert or
imply endorsement of any Modified Version.

<p>5. COMBINING DOCUMENTS

<p>You may combine the Document with other documents released under this
License, under the terms defined in section 4 above for modified
versions, provided that you include in the combination all of the
Invariant Sections of all of the original documents, unmodified, and
list them all as Invariant Sections of your combined work in its
license notice.

<p>The combined work need only contain one copy of this License, and
multiple identical Invariant Sections may be replaced with a single
copy.  If there are multiple Invariant Sections with the same name but
different contents, make the title of each such section unique by
adding at the end of it, in parentheses, the name of the original
author or publisher of that section if known, or else a unique number. 
Make the same adjustment to the section titles in the list of
Invariant Sections in the license notice of the combined work.

<p>In the combination, you must combine any sections entitled "History"
in the various original documents, forming one section entitled
"History"; likewise combine any sections entitled "Acknowledgements",
and any sections entitled "Dedications".  You must delete all sections
entitled "Endorsements."

<p>6. COLLECTIONS OF DOCUMENTS

<p>You may make a collection consisting of the Document and other documents
released under this License, and replace the individual copies of this
License in the various documents with a single copy that is included in
the collection, provided that you follow the rules of this License for
verbatim copying of each of the documents in all other respects.

<p>You may extract a single document from such a collection, and distribute
it individually under this License, provided you insert a copy of this
License into the extracted document, and follow this License in all
other respects regarding verbatim copying of that document.

<p>7. AGGREGATION WITH INDEPENDENT WORKS

<p>A compilation of the Document or its derivatives with other separate
and independent documents or works, in or on a volume of a storage or
distribution medium, does not as a whole count as a Modified Version
of the Document, provided no compilation copyright is claimed for the
compilation.  Such a compilation is called an "aggregate", and this
License does not apply to the other self-contained works thus compiled
with the Document, on account of their being thus compiled, if they
are not themselves derivative works of the Document.

<p>If the Cover Text requirement of section 3 is applicable to these
copies of the Document, then if the Document is less than one quarter
of the entire aggregate, the Document's Cover Texts may be placed on
covers that surround only the Document within the aggregate. 
Otherwise they must appear on covers around the whole aggregate.

<p>8. TRANSLATION

<p>Translation is considered a kind of modification, so you may
distribute translations of the Document under the terms of section 4. 
Replacing Invariant Sections with translations requires special
permission from their copyright holders, but you may include
translations of some or all Invariant Sections in addition to the
original versions of these Invariant Sections.  You may include a
translation of this License provided that you also include the
original English version of this License.  In case of a disagreement
between the translation and the original English version of this
License, the original English version will prevail.

<p>9. TERMINATION

<p>You may not copy, modify, sublicense, or distribute the Document except
as expressly provided for under this License.  Any other attempt to
copy, modify, sublicense or distribute the Document is void, and will
automatically terminate your rights under this License.  However,
parties who have received copies, or rights, from you under this
License will not have their licenses terminated so long as such
parties remain in full compliance.

<p>10. FUTURE REVISIONS OF THIS LICENSE

<p>The Free Software Foundation may publish new, revised versions
of the GNU Free Documentation License from time to time.  Such new
versions will be similar in spirit to the present version, but may
differ in detail to address new problems or concerns.  See
http://www.gnu.org/copyleft/.

<p>Each version of the License is given a distinguishing version number. 
If the Document specifies that a particular numbered version of this
License "or any later version" applies to it, you have the option of
following the terms and conditions either of that specified version or
of any later version that has been published (not as a draft) by the
Free Software Foundation.  If the Document does not specify a version
number of this License, you may choose any version ever published (not
as a draft) by the Free Software Foundation.

<p>ADDENDUM: How to use this License for your documents

<p>To use this License in a document you have written, include a copy of
the License in the document and put the following copyright and
license notices just after the title page:

<pre>    Copyright (c)  YEAR  YOUR NAME.
    Permission is granted to copy, distribute and/or modify this document
    under the terms of the GNU Free Documentation License, Version 1.1
    or any later version published by the Free Software Foundation;
    with the Invariant Sections being LIST THEIR TITLES, with the
    Front-Cover Texts being LIST, and with the Back-Cover Texts being LIST.
    A copy of the license is included in the section entitled "GNU
    Free Documentation License".
</pre>

<p>If you have no Invariant Sections, write "with no Invariant Sections"
instead of saying which ones are invariant.  If you have no
Front-Cover Texts, write "no Front-Cover Texts" instead of
"Front-Cover Texts being LIST"; likewise for Back-Cover Texts.

<p>If your document contains nontrivial examples of program code, we
recommend releasing these examples in parallel under your choice of
free software license, such as the GNU General Public License,
to permit their use in free software.

<p><hr>
Node:<a name="Index">Index</a>,
Previous:<a rel=previous href="#GNU%20Free%20Documentation%20License">GNU Free Documentation License</a>,
Up:<a rel=up href="#Top">Top</a>
<br>

<h1>Index</h1>

<ul compact>
<li><code>#</code>: <a href="#Comments">Comments</a>
<li><code>#APP</code>: <a href="#Preprocessing">Preprocessing</a>
<li><code>#NO_APP</code>: <a href="#Preprocessing">Preprocessing</a>
<li><code>$</code> in symbol names: <a href="#D10V-Chars">D10V-Chars</a>, <a href="#SH-Chars">SH-Chars</a>, <a href="#H8%2f500-Chars">H8/500-Chars</a>, <a href="#D30V-Chars">D30V-Chars</a>
<li><code>-+</code> option, VAX/VMS: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>--</code>: <a href="#Command%20Line">Command Line</a>
<li><code>--32</code> option, i386: <a href="#i386-Options">i386-Options</a>
<li><code>--32</code> option, x86-64: <a href="#i386-Options">i386-Options</a>
<li><code>--64</code> option, i386: <a href="#i386-Options">i386-Options</a>
<li><code>--64</code> option, x86-64: <a href="#i386-Options">i386-Options</a>
<li><code>--base-size-default-16</code>: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--base-size-default-32</code>: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--bitwise-or</code> option, M680x0: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--disp-size-default-16</code>: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--disp-size-default-32</code>: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--enforce-aligned-data</code>: <a href="#Sparc-Aligned-Data">Sparc-Aligned-Data</a>
<li><code><code>--fatal-warnings</code></code>: <a href="#W">W</a>
<li><code>--force-long-branchs</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>--generate-example</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>--listing-cont-lines</code>: <a href="#listing">listing</a>
<li><code>--listing-lhs-width</code>: <a href="#listing">listing</a>
<li><code>--listing-lhs-width2</code>: <a href="#listing">listing</a>
<li><code>--listing-rhs-width</code>: <a href="#listing">listing</a>
<li><code>--MD</code>: <a href="#MD">MD</a>
<li><code><code>--no-warn</code></code>: <a href="#W">W</a>
<li><code>--pcrel</code>: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--print-insn-syntax</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>--print-opcodes</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>--register-prefix-optional</code> option, M680x0: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>--short-branchs</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>--statistics</code>: <a href="#statistics">statistics</a>
<li><code>--strict-direct-mode</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>--traditional-format</code>: <a href="#traditional-format">traditional-format</a>
<li><code><code>--warn</code></code>: <a href="#W">W</a>
<li><code>-1</code> option, VAX/VMS: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-a</code>: <a href="#a">a</a>
<li><code>-A</code> options, i960: <a href="#Options-i960">Options-i960</a>
<li><code>-ac</code>: <a href="#a">a</a>
<li><code>-ad</code>: <a href="#a">a</a>
<li><code>-ah</code>: <a href="#a">a</a>
<li><code>-al</code>: <a href="#a">a</a>
<li><code>-an</code>: <a href="#a">a</a>
<li><code>-as</code>: <a href="#a">a</a>
<li><code>-Asparclet</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li><code>-Asparclite</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li><code>-Av6</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li><code>-Av8</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li><code>-Av9</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li><code>-Av9a</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li><code>-b</code> option, i960: <a href="#Options-i960">Options-i960</a>
<li>-construct-floats: <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>-D</code>: <a href="#D">D</a>
<li><code>-D</code>, ignored on VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-d</code>, VAX option: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-EB</code> command line option, ARC: <a href="#ARC%20Options">ARC Options</a>
<li><code>-EB</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-EB</code> option (MIPS): <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>-EL</code> command line option, ARC: <a href="#ARC%20Options">ARC Options</a>
<li><code>-EL</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-EL</code> option (MIPS): <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>-f</code>: <a href="#f">f</a>
<li><code>-G</code> option (MIPS): <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>-h</code> option, VAX/VMS: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-H</code> option, VAX/VMS: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-I <var>path</var></code>: <a href="#I">I</a>
<li><code>-J</code>, ignored on VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-K</code>: <a href="#K">K</a>
<li><code>-k</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-L</code>: <a href="#L">L</a>
<li><code>-l</code> option, M680x0: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>-M</code>: <a href="#M">M</a>
<li>-m11/03: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/04: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/05: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/10: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/15: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/20: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/21: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/23: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/24: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/34: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/34a: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/35: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/40: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/44: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/45: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/50: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/53: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/55: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/60: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/70: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/73: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/83: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/84: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/93: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-m11/94: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-m32r</code> option, M32R: <a href="#M32R-Opts">M32R-Opts</a>
<li><code>-m32rx</code> option, M32RX: <a href="#M32R-Opts">M32R-Opts</a>
<li><code>-m68000</code> and related options: <a href="#M68K-Opts">M68K-Opts</a>
<li><code>-m68hc11</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li><code>-m68hc12</code>: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li>-mall: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-mall</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li>-mall-extensions: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-mapcs</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-mapcs-float</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-mapcs-reentrant</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-marc[5|6|7|8]</code> command line option, ARC: <a href="#ARC%20Options">ARC Options</a>
<li><code>-marm</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-marmv</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-matpcs</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li>-mcis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mcsm: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-meis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mf11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mfis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mfp-11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-mfpa</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-mfpe-old</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li>-mfpp: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mfpu: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mj11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mka11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkb11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11a: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11b: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11d: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11e: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11f: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11h: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11k: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11q: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkd11z: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mkev11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mlimited-eis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mmfpt: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mmicrocode: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mmutiproc: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mmxps: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-cis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-csm: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-eis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-extensions: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-fis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-fp-11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-fpp: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-fpu: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-mno-fpu</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li>-mno-kev11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-limited-eis: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-mfpt: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-microcode: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-mutiproc: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-mxps: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-pic: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mno-spl: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-moabi</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li>-mpic: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mspl: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>-mt11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li><code>-mthumb</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-mthumb-interwork</code> command line option, ARM: <a href="#ARM%20Options">ARM Options</a>
<li><code>-mv850</code> command line option, V850: <a href="#V850%20Options">V850 Options</a>
<li><code>-mv850any</code> command line option, V850: <a href="#V850%20Options">V850 Options</a>
<li><code>-mv850e</code> command line option, V850: <a href="#V850%20Options">V850 Options</a>
<li>-no-construct-floats: <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>-no-relax</code> option, i960: <a href="#Options-i960">Options-i960</a>
<li><code>-no-warn-explicit-parallel-conflicts</code> option, M32RX: <a href="#M32R-Opts">M32R-Opts</a>
<li><code>-nocpp</code> ignored (MIPS): <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>-o</code>: <a href="#o">o</a>
<li><code>-R</code>: <a href="#R">R</a>
<li><code>-S</code>, ignored on VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-t</code>, ignored on VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-T</code>, ignored on VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-v</code>: <a href="#v">v</a>
<li><code>-V</code>, redundant on VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li><code>-version</code>: <a href="#v">v</a>
<li><code><code>-W</code></code>: <a href="#W">W</a>
<li><code>-warn-explicit-parallel-conflicts</code> option, M32RX: <a href="#M32R-Opts">M32R-Opts</a>
<li><code>-Wnp</code> option, M32RX: <a href="#M32R-Opts">M32R-Opts</a>
<li><code>-Wp</code> option, M32RX: <a href="#M32R-Opts">M32R-Opts</a>
<li><code>-wsigned_overflow</code> command line option, V850: <a href="#V850%20Options">V850 Options</a>
<li><code>-wunsigned_overflow</code> command line option, V850: <a href="#V850%20Options">V850 Options</a>
<li><code>.</code> (symbol): <a href="#Dot">Dot</a>
<li><code>.hidden</code> directive: <a href="#Hidden">Hidden</a>
<li><code><code>.insn</code></code>: <a href="#MIPS%20insn">MIPS insn</a>
<li><code>.internal</code> directive: <a href="#Internal">Internal</a>
<li><code>.ltorg</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li><code>.o</code>: <a href="#Object">Object</a>
<li><code>.param</code> on HPPA: <a href="#HPPA%20Directives">HPPA Directives</a>
<li><code>.pool</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li><code>.popsection</code> directive: <a href="#PopSection">PopSection</a>
<li><code>.previous</code> directive: <a href="#Previous">Previous</a>
<li><code>.protected</code> directive: <a href="#Protected">Protected</a>
<li><code>.pushsection</code> directive: <a href="#PushSection">PushSection</a>
<li><code><code>.set autoextend</code></code>: <a href="#MIPS%20autoextend">MIPS autoextend</a>
<li><code><code>.set mips<var>n</var></code></code>: <a href="#MIPS%20ISA">MIPS ISA</a>
<li><code><code>.set noautoextend</code></code>: <a href="#MIPS%20autoextend">MIPS autoextend</a>
<li><code><code>.set pop</code></code>: <a href="#MIPS%20option%20stack">MIPS option stack</a>
<li><code><code>.set push</code></code>: <a href="#MIPS%20option%20stack">MIPS option stack</a>
<li><code>.subsection</code> directive: <a href="#SubSection">SubSection</a>
<li><code>.v850</code> directive, V850: <a href="#V850%20Directives">V850 Directives</a>
<li><code>.v850e</code> directive, V850: <a href="#V850%20Directives">V850 Directives</a>
<li><code>.version</code>: <a href="#Version">Version</a>
<li><code>.vtable_entry</code>: <a href="#VTableEntry">VTableEntry</a>
<li><code>.vtable_inherit</code>: <a href="#VTableInherit">VTableInherit</a>
<li><code>.weak</code>: <a href="#Weak">Weak</a>
<li>16-bit code, i386: <a href="#i386-16bit">i386-16bit</a>
<li>29K support: <a href="#AMD29K-Dependent">AMD29K-Dependent</a>
<li><code>2byte</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>3byte</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li>3DNow!, i386: <a href="#i386-SIMD">i386-SIMD</a>
<li>3DNow!, x86-64: <a href="#i386-SIMD">i386-SIMD</a>
<li><code>4byte</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>:</code> (label): <a href="#Statements">Statements</a>
<li>@word modifier, D10V: <a href="#D10V-Word">D10V-Word</a>
<li><code>\"</code> (doublequote character): <a href="#Strings">Strings</a>
<li><code>\\</code> (<code>\</code> character): <a href="#Strings">Strings</a>
<li><code>\b</code> (backspace character): <a href="#Strings">Strings</a>
<li><code>\<var>ddd</var></code> (octal character code): <a href="#Strings">Strings</a>
<li><code>\f</code> (formfeed character): <a href="#Strings">Strings</a>
<li><code>\n</code> (newline character): <a href="#Strings">Strings</a>
<li><code>\r</code> (carriage return character): <a href="#Strings">Strings</a>
<li><code>\t</code> (tab): <a href="#Strings">Strings</a>
<li><code>\<var>xd...</var></code> (hex character code): <a href="#Strings">Strings</a>
<li><code>a.out</code>: <a href="#Object">Object</a>
<li><code>a.out</code> symbol attributes: <a href="#a.out%20Symbols">a.out Symbols</a>
<li><code>abort</code> directive: <a href="#Abort">Abort</a>
<li><code>ABORT</code> directive: <a href="#ABORT">ABORT</a>
<li>absolute section: <a href="#Ld%20Sections">Ld Sections</a>
<li>addition, permitted arguments: <a href="#Infix%20Ops">Infix Ops</a>
<li>addresses: <a href="#Expressions">Expressions</a>
<li>addresses, format of: <a href="#Secs%20Background">Secs Background</a>
<li>addressing modes, D10V: <a href="#D10V-Addressing">D10V-Addressing</a>
<li>addressing modes, D30V: <a href="#D30V-Addressing">D30V-Addressing</a>
<li>addressing modes, H8/300: <a href="#H8%2f300-Addressing">H8/300-Addressing</a>
<li>addressing modes, H8/500: <a href="#H8%2f500-Addressing">H8/500-Addressing</a>
<li>addressing modes, M680x0: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>addressing modes, M68HC11: <a href="#M68HC11-Syntax">M68HC11-Syntax</a>
<li>addressing modes, SH: <a href="#SH-Addressing">SH-Addressing</a>
<li>addressing modes, Z8000: <a href="#Z8000-Addressing">Z8000-Addressing</a>
<li><code>ADR reg,&lt;label&gt;</code> pseudo op, ARM: <a href="#ARM%20Opcodes">ARM Opcodes</a>
<li><code>ADRL reg,&lt;label&gt;</code> pseudo op, ARM: <a href="#ARM%20Opcodes">ARM Opcodes</a>
<li>advancing location counter: <a href="#Org">Org</a>
<li><code>align</code> directive: <a href="#Align">Align</a>
<li><code>align</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li><code>align</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li><code>align</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>altered difference tables: <a href="#Word">Word</a>
<li>alternate syntax for the 680x0: <a href="#M68K-Moto-Syntax">M68K-Moto-Syntax</a>
<li>AMD 29K floating point (<small>IEEE</small>): <a href="#AMD29K%20Floating%20Point">AMD29K Floating Point</a>
<li>AMD 29K identifiers: <a href="#AMD29K-Chars">AMD29K-Chars</a>
<li>AMD 29K line comment character: <a href="#AMD29K-Chars">AMD29K-Chars</a>
<li>AMD 29K machine directives: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>AMD 29K macros: <a href="#AMD29K-Macros">AMD29K-Macros</a>
<li>AMD 29K opcodes: <a href="#AMD29K%20Opcodes">AMD29K Opcodes</a>
<li>AMD 29K options (none): <a href="#AMD29K%20Options">AMD29K Options</a>
<li>AMD 29K protected registers: <a href="#AMD29K-Regs">AMD29K-Regs</a>
<li>AMD 29K register names: <a href="#AMD29K-Regs">AMD29K-Regs</a>
<li>AMD 29K special purpose registers: <a href="#AMD29K-Regs">AMD29K-Regs</a>
<li>AMD 29K support: <a href="#AMD29K-Dependent">AMD29K-Dependent</a>
<li>ARC floating point (<small>IEEE</small>): <a href="#ARC%20Floating%20Point">ARC Floating Point</a>
<li>ARC machine directives: <a href="#ARC%20Directives">ARC Directives</a>
<li>ARC opcodes: <a href="#ARC%20Opcodes">ARC Opcodes</a>
<li>ARC options (none): <a href="#ARC%20Options">ARC Options</a>
<li>ARC register names: <a href="#ARC-Regs">ARC-Regs</a>
<li>ARC special characters: <a href="#ARC-Chars">ARC-Chars</a>
<li>ARC support: <a href="#ARC-Dependent">ARC-Dependent</a>
<li><code>arc5</code> arc5, ARC: <a href="#ARC%20Options">ARC Options</a>
<li><code>arc6</code> arc6, ARC: <a href="#ARC%20Options">ARC Options</a>
<li><code>arc7</code> arc7, ARC: <a href="#ARC%20Options">ARC Options</a>
<li><code>arc8</code> arc8, ARC: <a href="#ARC%20Options">ARC Options</a>
<li>arch directive, i386: <a href="#i386-Arch">i386-Arch</a>
<li>arch directive, x86-64: <a href="#i386-Arch">i386-Arch</a>
<li>architecture options, i960: <a href="#Options-i960">Options-i960</a>
<li>architecture options, M32R: <a href="#M32R-Opts">M32R-Opts</a>
<li>architecture options, M32RX: <a href="#M32R-Opts">M32R-Opts</a>
<li>architecture options, M680x0: <a href="#M68K-Opts">M68K-Opts</a>
<li>architectures, SPARC: <a href="#Sparc-Opts">Sparc-Opts</a>
<li>arguments for addition: <a href="#Infix%20Ops">Infix Ops</a>
<li>arguments for subtraction: <a href="#Infix%20Ops">Infix Ops</a>
<li>arguments in expressions: <a href="#Arguments">Arguments</a>
<li>arithmetic functions: <a href="#Operators">Operators</a>
<li>arithmetic operands: <a href="#Arguments">Arguments</a>
<li><code>arm</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li>ARM floating point (<small>IEEE</small>): <a href="#ARM%20Floating%20Point">ARM Floating Point</a>
<li>ARM identifiers: <a href="#ARM-Chars">ARM-Chars</a>
<li>ARM immediate character: <a href="#ARM-Chars">ARM-Chars</a>
<li>ARM line comment character: <a href="#ARM-Chars">ARM-Chars</a>
<li>ARM line separator: <a href="#ARM-Chars">ARM-Chars</a>
<li>ARM machine directives: <a href="#ARM%20Directives">ARM Directives</a>
<li>ARM opcodes: <a href="#ARM%20Opcodes">ARM Opcodes</a>
<li>ARM options (none): <a href="#ARM%20Options">ARM Options</a>
<li>ARM register names: <a href="#ARM-Regs">ARM-Regs</a>
<li>ARM support: <a href="#ARM-Dependent">ARM-Dependent</a>
<li><code>ascii</code> directive: <a href="#Ascii">Ascii</a>
<li><code>asciz</code> directive: <a href="#Asciz">Asciz</a>
<li>assembler bugs, reporting: <a href="#Bug%20Reporting">Bug Reporting</a>
<li>assembler crash: <a href="#Bug%20Criteria">Bug Criteria</a>
<li>assembler internal logic error: <a href="#As%20Sections">As Sections</a>
<li>assembler version: <a href="#v">v</a>
<li>assembler, and linker: <a href="#Secs%20Background">Secs Background</a>
<li>assembly listings, enabling: <a href="#a">a</a>
<li>assigning values to symbols: <a href="#Setting%20Symbols">Setting Symbols</a>, <a href="#Equ">Equ</a>
<li><code>atmp</code> directive, i860: <a href="#Directives-i860">Directives-i860</a>
<li>att_syntax pseudo op, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>att_syntax pseudo op, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>attributes, symbol: <a href="#Symbol%20Attributes">Symbol Attributes</a>
<li>auxiliary attributes, COFF symbols: <a href="#COFF%20Symbols">COFF Symbols</a>
<li>auxiliary symbol information, COFF: <a href="#Dim">Dim</a>
<li><code>Av7</code>: <a href="#Sparc-Opts">Sparc-Opts</a>
<li>backslash (<code>\\</code>): <a href="#Strings">Strings</a>
<li>backspace (<code>\b</code>): <a href="#Strings">Strings</a>
<li><code>balign</code> directive: <a href="#Balign">Balign</a>
<li><code>balignl</code> directive: <a href="#Balign">Balign</a>
<li><code>balignw</code> directive: <a href="#Balign">Balign</a>
<li>big endian output, MIPS: <a href="#Overview">Overview</a>
<li>big endian output, PJ: <a href="#Overview">Overview</a>
<li>big-endian output, MIPS: <a href="#MIPS%20Opts">MIPS Opts</a>
<li>bignums: <a href="#Bignums">Bignums</a>
<li>binary files, including: <a href="#Incbin">Incbin</a>
<li>binary integers: <a href="#Integers">Integers</a>
<li>bitfields, not supported on VAX: <a href="#VAX-no">VAX-no</a>
<li><code>block</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>block</code> directive, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>branch improvement, M680x0: <a href="#M68K-Branch">M68K-Branch</a>
<li>branch improvement, M68HC11: <a href="#M68HC11-Branch">M68HC11-Branch</a>
<li>branch improvement, VAX: <a href="#VAX-branch">VAX-branch</a>
<li>branch recording, i960: <a href="#Options-i960">Options-i960</a>
<li>branch statistics table, i960: <a href="#Options-i960">Options-i960</a>
<li>BSD syntax: <a href="#PDP-11-Syntax">PDP-11-Syntax</a>
<li><code>bss</code> directive, i960: <a href="#Directives-i960">Directives-i960</a>
<li><code>bss</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li>bss section: <a href="#Ld%20Sections">Ld Sections</a>, <a href="#bss">bss</a>
<li>bug criteria: <a href="#Bug%20Criteria">Bug Criteria</a>
<li>bug reports: <a href="#Bug%20Reporting">Bug Reporting</a>
<li>bugs in assembler: <a href="#Reporting%20Bugs">Reporting Bugs</a>
<li>bus lock prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li><code>bval</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>byte</code> directive: <a href="#Byte">Byte</a>
<li>call instructions, i386: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>call instructions, x86-64: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li><code>callj</code>, i960 pseudo-opcode: <a href="#callj-i960">callj-i960</a>
<li>carriage return (<code>\r</code>): <a href="#Strings">Strings</a>
<li>character constants: <a href="#Characters">Characters</a>
<li>character escape codes: <a href="#Strings">Strings</a>
<li>character, single: <a href="#Chars">Chars</a>
<li>characters used in symbols: <a href="#Symbol%20Intro">Symbol Intro</a>
<li><code>code</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li><code>code16</code> directive, i386: <a href="#i386-16bit">i386-16bit</a>
<li><code>code16gcc</code> directive, i386: <a href="#i386-16bit">i386-16bit</a>
<li><code>code32</code> directive, i386: <a href="#i386-16bit">i386-16bit</a>
<li><code>code64</code> directive, i386: <a href="#i386-16bit">i386-16bit</a>
<li><code>code64</code> directive, x86-64: <a href="#i386-16bit">i386-16bit</a>
<li>COFF auxiliary symbol information: <a href="#Dim">Dim</a>
<li>COFF structure debugging: <a href="#Tag">Tag</a>
<li>COFF symbol attributes: <a href="#COFF%20Symbols">COFF Symbols</a>
<li>COFF symbol descriptor: <a href="#Desc">Desc</a>
<li>COFF symbol storage class: <a href="#Scl">Scl</a>
<li>COFF symbol type: <a href="#Type">Type</a>
<li>COFF symbols, debugging: <a href="#Def">Def</a>
<li>COFF value attribute: <a href="#Val">Val</a>
<li>COMDAT: <a href="#Linkonce">Linkonce</a>
<li><code>comm</code> directive: <a href="#Comm">Comm</a>
<li>command line conventions: <a href="#Command%20Line">Command Line</a>
<li>command line options, V850: <a href="#V850%20Options">V850 Options</a>
<li>command-line options ignored, VAX: <a href="#VAX-Opts">VAX-Opts</a>
<li>comments: <a href="#Comments">Comments</a>
<li>comments, M680x0: <a href="#M68K-Chars">M68K-Chars</a>
<li>comments, removed by preprocessor: <a href="#Preprocessing">Preprocessing</a>
<li><code>common</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>common sections: <a href="#Linkonce">Linkonce</a>
<li>common variable storage: <a href="#bss">bss</a>
<li>compare and jump expansions, i960: <a href="#Compare-and-branch-i960">Compare-and-branch-i960</a>
<li>compare/branch instructions, i960: <a href="#Compare-and-branch-i960">Compare-and-branch-i960</a>
<li>comparison expressions: <a href="#Infix%20Ops">Infix Ops</a>
<li>conditional assembly: <a href="#If">If</a>
<li>constant, single character: <a href="#Chars">Chars</a>
<li>constants: <a href="#Constants">Constants</a>
<li>constants, bignum: <a href="#Bignums">Bignums</a>
<li>constants, character: <a href="#Characters">Characters</a>
<li>constants, converted by preprocessor: <a href="#Preprocessing">Preprocessing</a>
<li>constants, floating point: <a href="#Flonums">Flonums</a>
<li>constants, integer: <a href="#Integers">Integers</a>
<li>constants, number: <a href="#Numbers">Numbers</a>
<li>constants, string: <a href="#Strings">Strings</a>
<li>conversion instructions, i386: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>conversion instructions, x86-64: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>coprocessor wait, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li><code>cputype</code> directive, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>crash of assembler: <a href="#Bug%20Criteria">Bug Criteria</a>
<li><code>ctbp</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>ctoff</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li><code>ctpc</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>ctpsw</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li>current address: <a href="#Dot">Dot</a>
<li>current address, advancing: <a href="#Org">Org</a>
<li>D10V @word modifier: <a href="#D10V-Word">D10V-Word</a>
<li>D10V addressing modes: <a href="#D10V-Addressing">D10V-Addressing</a>
<li>D10V floating point: <a href="#D10V-Float">D10V-Float</a>
<li>D10V line comment character: <a href="#D10V-Chars">D10V-Chars</a>
<li>D10V opcode summary: <a href="#D10V-Opcodes">D10V-Opcodes</a>
<li>D10V optimization: <a href="#Overview">Overview</a>
<li>D10V options: <a href="#D10V-Opts">D10V-Opts</a>
<li>D10V registers: <a href="#D10V-Regs">D10V-Regs</a>
<li>D10V size modifiers: <a href="#D10V-Size">D10V-Size</a>
<li>D10V sub-instruction ordering: <a href="#D10V-Chars">D10V-Chars</a>
<li>D10V sub-instructions: <a href="#D10V-Subs">D10V-Subs</a>
<li>D10V support: <a href="#D10V-Dependent">D10V-Dependent</a>
<li>D10V syntax: <a href="#D10V-Syntax">D10V-Syntax</a>
<li>D30V addressing modes: <a href="#D30V-Addressing">D30V-Addressing</a>
<li>D30V floating point: <a href="#D30V-Float">D30V-Float</a>
<li>D30V Guarded Execution: <a href="#D30V-Guarded">D30V-Guarded</a>
<li>D30V line comment character: <a href="#D30V-Chars">D30V-Chars</a>
<li>D30V nops: <a href="#Overview">Overview</a>
<li>D30V nops after 32-bit multiply: <a href="#Overview">Overview</a>
<li>D30V opcode summary: <a href="#D30V-Opcodes">D30V-Opcodes</a>
<li>D30V optimization: <a href="#Overview">Overview</a>
<li>D30V options: <a href="#D30V-Opts">D30V-Opts</a>
<li>D30V registers: <a href="#D30V-Regs">D30V-Regs</a>
<li>D30V size modifiers: <a href="#D30V-Size">D30V-Size</a>
<li>D30V sub-instruction ordering: <a href="#D30V-Chars">D30V-Chars</a>
<li>D30V sub-instructions: <a href="#D30V-Subs">D30V-Subs</a>
<li>D30V support: <a href="#D30V-Dependent">D30V-Dependent</a>
<li>D30V syntax: <a href="#D30V-Syntax">D30V-Syntax</a>
<li>data alignment on SPARC: <a href="#Sparc-Aligned-Data">Sparc-Aligned-Data</a>
<li>data and text sections, joining: <a href="#R">R</a>
<li><code>data</code> directive: <a href="#Data">Data</a>
<li>data section: <a href="#Ld%20Sections">Ld Sections</a>
<li><code>data1</code> directive, M680x0: <a href="#M68K-Directives">M68K-Directives</a>
<li><code>data2</code> directive, M680x0: <a href="#M68K-Directives">M68K-Directives</a>
<li><code>dbpc</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>dbpsw</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li>debuggers, and symbol order: <a href="#Symbols">Symbols</a>
<li>debugging COFF symbols: <a href="#Def">Def</a>
<li>DEC syntax: <a href="#PDP-11-Syntax">PDP-11-Syntax</a>
<li>decimal integers: <a href="#Integers">Integers</a>
<li><code>def</code> directive: <a href="#Def">Def</a>
<li><code>def</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li>dependency tracking: <a href="#MD">MD</a>
<li>deprecated directives: <a href="#Deprecated">Deprecated</a>
<li><code>desc</code> directive: <a href="#Desc">Desc</a>
<li>descriptor, of <code>a.out</code> symbol: <a href="#Symbol%20Desc">Symbol Desc</a>
<li><code>dfloat</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li><code>dfloat</code> directive, VAX: <a href="#VAX-directives">VAX-directives</a>
<li>difference tables altered: <a href="#Word">Word</a>
<li>difference tables, warning: <a href="#K">K</a>
<li><code>dim</code> directive: <a href="#Dim">Dim</a>
<li>directives and instructions: <a href="#Statements">Statements</a>
<li>directives, M680x0: <a href="#M68K-Directives">M68K-Directives</a>
<li>directives, machine independent: <a href="#Pseudo%20Ops">Pseudo Ops</a>
<li>directives, Z8000: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li>displacement sizing character, VAX: <a href="#VAX-operands">VAX-operands</a>
<li>dot (symbol): <a href="#Dot">Dot</a>
<li><code>double</code> directive: <a href="#Double">Double</a>
<li><code>double</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>double</code> directive, M680x0: <a href="#M68K-Float">M68K-Float</a>
<li><code>double</code> directive, M68HC11: <a href="#M68HC11-Float">M68HC11-Float</a>
<li><code>double</code> directive, VAX: <a href="#VAX-float">VAX-float</a>
<li><code>double</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li>doublequote (<code>\"</code>): <a href="#Strings">Strings</a>
<li><code>dual</code> directive, i860: <a href="#Directives-i860">Directives-i860</a>
<li>ECOFF sections: <a href="#MIPS%20Object">MIPS Object</a>
<li><code>ecr</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li>eight-byte integer: <a href="#Quad">Quad</a>
<li><code>eipc</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>eipsw</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>eject</code> directive: <a href="#Eject">Eject</a>
<li>ELF symbol type: <a href="#Type">Type</a>
<li><code>else</code> directive: <a href="#Else">Else</a>
<li><code>elseif</code> directive: <a href="#Elseif">Elseif</a>
<li>empty expressions: <a href="#Empty%20Exprs">Empty Exprs</a>
<li>emulation: <a href="#Overview">Overview</a>
<li><code>end</code> directive: <a href="#End">End</a>
<li><code>enddual</code> directive, i860: <a href="#Directives-i860">Directives-i860</a>
<li><code>endef</code> directive: <a href="#Endef">Endef</a>
<li><code>endfunc</code> directive: <a href="#Endfunc">Endfunc</a>
<li>endianness, MIPS: <a href="#Overview">Overview</a>
<li>endianness, PJ: <a href="#Overview">Overview</a>
<li><code>endif</code> directive: <a href="#Endif">Endif</a>
<li><code>endm</code> directive: <a href="#Macro">Macro</a>
<li>EOF, newline must precede: <a href="#Statements">Statements</a>
<li><code>ep</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>equ</code> directive: <a href="#Equ">Equ</a>
<li><code>equiv</code> directive: <a href="#Equiv">Equiv</a>
<li><code>err</code> directive: <a href="#Err">Err</a>
<li>error messages: <a href="#Errors">Errors</a>
<li>error on valid input: <a href="#Bug%20Criteria">Bug Criteria</a>
<li>errors, caused by warnings: <a href="#W">W</a>
<li>errors, continuing after: <a href="#Z">Z</a>
<li>ESA/390 floating point (<small>IEEE</small>): <a href="#ESA%2f390%20Floating%20Point">ESA/390 Floating Point</a>
<li>ESA/390 support: <a href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<li>ESA/390 Syntax: <a href="#ESA%2f390%20Options">ESA/390 Options</a>
<li>ESA/390-only directives: <a href="#ESA%2f390%20Directives">ESA/390 Directives</a>
<li>escape codes, character: <a href="#Strings">Strings</a>
<li><code>even</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>even</code> directive, M680x0: <a href="#M68K-Directives">M68K-Directives</a>
<li><code>exitm</code> directive: <a href="#Macro">Macro</a>
<li>expr (internal section): <a href="#As%20Sections">As Sections</a>
<li>expression arguments: <a href="#Arguments">Arguments</a>
<li>expressions: <a href="#Expressions">Expressions</a>
<li>expressions, comparison: <a href="#Infix%20Ops">Infix Ops</a>
<li>expressions, empty: <a href="#Empty%20Exprs">Empty Exprs</a>
<li>expressions, integer: <a href="#Integer%20Exprs">Integer Exprs</a>
<li><code>extAuxRegister</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>extCondCode</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>extCoreRegister</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>extend</code> directive M680x0: <a href="#M68K-Float">M68K-Float</a>
<li><code>extend</code> directive M68HC11: <a href="#M68HC11-Float">M68HC11-Float</a>
<li><code>extended</code> directive, i960: <a href="#Directives-i960">Directives-i960</a>
<li><code>extern</code> directive: <a href="#Extern">Extern</a>
<li><code>extInstruction</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>fail</code> directive: <a href="#Fail">Fail</a>
<li>faster processing (<code>-f</code>): <a href="#f">f</a>
<li>fatal signal: <a href="#Bug%20Criteria">Bug Criteria</a>
<li><code>fepc</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>fepsw</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>ffloat</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li><code>ffloat</code> directive, VAX: <a href="#VAX-directives">VAX-directives</a>
<li><code>file</code> directive: <a href="#File">File</a>
<li><code>file</code> directive, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>file name, logical: <a href="#File">File</a>
<li>files, including: <a href="#Include">Include</a>
<li>files, input: <a href="#Input%20Files">Input Files</a>
<li><code>fill</code> directive: <a href="#Fill">Fill</a>
<li>filling memory: <a href="#Skip">Skip</a>, <a href="#Space">Space</a>
<li><code>float</code> directive: <a href="#Float">Float</a>
<li><code>float</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>float</code> directive, M680x0: <a href="#M68K-Float">M68K-Float</a>
<li><code>float</code> directive, M68HC11: <a href="#M68HC11-Float">M68HC11-Float</a>
<li><code>float</code> directive, VAX: <a href="#VAX-float">VAX-float</a>
<li><code>float</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li>floating point numbers: <a href="#Flonums">Flonums</a>
<li>floating point numbers (double): <a href="#Double">Double</a>
<li>floating point numbers (single): <a href="#Single">Single</a>, <a href="#Float">Float</a>
<li>floating point, AMD 29K (<small>IEEE</small>): <a href="#AMD29K%20Floating%20Point">AMD29K Floating Point</a>
<li>floating point, ARC (<small>IEEE</small>): <a href="#ARC%20Floating%20Point">ARC Floating Point</a>
<li>floating point, ARM (<small>IEEE</small>): <a href="#ARM%20Floating%20Point">ARM Floating Point</a>
<li>floating point, D10V: <a href="#D10V-Float">D10V-Float</a>
<li>floating point, D30V: <a href="#D30V-Float">D30V-Float</a>
<li>floating point, ESA/390 (<small>IEEE</small>): <a href="#ESA%2f390%20Floating%20Point">ESA/390 Floating Point</a>
<li>floating point, H8/300 (<small>IEEE</small>): <a href="#H8%2f300%20Floating%20Point">H8/300 Floating Point</a>
<li>floating point, H8/500 (<small>IEEE</small>): <a href="#H8%2f500%20Floating%20Point">H8/500 Floating Point</a>
<li>floating point, HPPA (<small>IEEE</small>): <a href="#HPPA%20Floating%20Point">HPPA Floating Point</a>
<li>floating point, i386: <a href="#i386-Float">i386-Float</a>
<li>floating point, i960 (<small>IEEE</small>): <a href="#Floating%20Point-i960">Floating Point-i960</a>
<li>floating point, M680x0: <a href="#M68K-Float">M68K-Float</a>
<li>floating point, M68HC11: <a href="#M68HC11-Float">M68HC11-Float</a>
<li>floating point, SH (<small>IEEE</small>): <a href="#SH%20Floating%20Point">SH Floating Point</a>
<li>floating point, SPARC (<small>IEEE</small>): <a href="#Sparc-Float">Sparc-Float</a>
<li>floating point, V850 (<small>IEEE</small>): <a href="#V850%20Floating%20Point">V850 Floating Point</a>
<li>floating point, VAX: <a href="#VAX-float">VAX-float</a>
<li>floating point, x86-64: <a href="#i386-Float">i386-Float</a>
<li>flonums: <a href="#Flonums">Flonums</a>
<li><code>force_thumb</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li>format of error messages: <a href="#Errors">Errors</a>
<li>format of warning messages: <a href="#Errors">Errors</a>
<li>formfeed (<code>\f</code>): <a href="#Strings">Strings</a>
<li><code>func</code> directive: <a href="#Func">Func</a>
<li>functions, in expressions: <a href="#Operators">Operators</a>
<li><code>gbr960</code>, i960 postprocessor: <a href="#Options-i960">Options-i960</a>
<li><code>gfloat</code> directive, VAX: <a href="#VAX-directives">VAX-directives</a>
<li><code>global</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>global</code> directive: <a href="#Global">Global</a>
<li><code>gp</code> register, MIPS: <a href="#MIPS%20Object">MIPS Object</a>
<li><code>gp</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li>grouping data: <a href="#Sub-Sections">Sub-Sections</a>
<li>H8/300 addressing modes: <a href="#H8%2f300-Addressing">H8/300-Addressing</a>
<li>H8/300 floating point (<small>IEEE</small>): <a href="#H8%2f300%20Floating%20Point">H8/300 Floating Point</a>
<li>H8/300 line comment character: <a href="#H8%2f300-Chars">H8/300-Chars</a>
<li>H8/300 line separator: <a href="#H8%2f300-Chars">H8/300-Chars</a>
<li>H8/300 machine directives (none): <a href="#H8%2f300%20Directives">H8/300 Directives</a>
<li>H8/300 opcode summary: <a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>
<li>H8/300 options (none): <a href="#H8%2f300%20Options">H8/300 Options</a>
<li>H8/300 registers: <a href="#H8%2f300-Regs">H8/300-Regs</a>
<li>H8/300 size suffixes: <a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>
<li>H8/300 support: <a href="#H8%2f300-Dependent">H8/300-Dependent</a>
<li>H8/300H, assembling for: <a href="#H8%2f300%20Directives">H8/300 Directives</a>
<li>H8/500 addressing modes: <a href="#H8%2f500-Addressing">H8/500-Addressing</a>
<li>H8/500 floating point (<small>IEEE</small>): <a href="#H8%2f500%20Floating%20Point">H8/500 Floating Point</a>
<li>H8/500 line comment character: <a href="#H8%2f500-Chars">H8/500-Chars</a>
<li>H8/500 line separator: <a href="#H8%2f500-Chars">H8/500-Chars</a>
<li>H8/500 machine directives (none): <a href="#H8%2f500%20Directives">H8/500 Directives</a>
<li>H8/500 opcode summary: <a href="#H8%2f500%20Opcodes">H8/500 Opcodes</a>
<li>H8/500 options (none): <a href="#H8%2f500%20Options">H8/500 Options</a>
<li>H8/500 registers: <a href="#H8%2f500-Regs">H8/500-Regs</a>
<li>H8/500 support: <a href="#H8%2f500-Dependent">H8/500-Dependent</a>
<li><code>half</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>half</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li><code>half</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>hex character code (<code>\<var>xd...</var></code>): <a href="#Strings">Strings</a>
<li>hexadecimal integers: <a href="#Integers">Integers</a>
<li><code>hfloat</code> directive, VAX: <a href="#VAX-directives">VAX-directives</a>
<li><code>hi</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li><code>hi0</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li><code>hilo</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li>HPPA directives not supported: <a href="#HPPA%20Directives">HPPA Directives</a>
<li>HPPA floating point (<small>IEEE</small>): <a href="#HPPA%20Floating%20Point">HPPA Floating Point</a>
<li>HPPA Syntax: <a href="#HPPA%20Options">HPPA Options</a>
<li>HPPA-only directives: <a href="#HPPA%20Directives">HPPA Directives</a>
<li><code>hword</code> directive: <a href="#hword">hword</a>
<li>i370 support: <a href="#ESA%2f390-Dependent">ESA/390-Dependent</a>
<li>i386 16-bit code: <a href="#i386-16bit">i386-16bit</a>
<li>i386 arch directive: <a href="#i386-Arch">i386-Arch</a>
<li>i386 att_syntax pseudo op: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 conversion instructions: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>i386 floating point: <a href="#i386-Float">i386-Float</a>
<li>i386 immediate operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 instruction naming: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>i386 instruction prefixes: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>i386 intel_syntax pseudo op: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 jump optimization: <a href="#i386-Jumps">i386-Jumps</a>
<li>i386 jump, call, return: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 jump/call operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 memory references: <a href="#i386-Memory">i386-Memory</a>
<li>i386 <code>mul</code>, <code>imul</code> instructions: <a href="#i386-Notes">i386-Notes</a>
<li>i386 options: <a href="#i386-Options">i386-Options</a>
<li>i386 register operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 registers: <a href="#i386-Regs">i386-Regs</a>
<li>i386 sections: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 size suffixes: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 source, destination operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>i386 support: <a href="#i386-Dependent">i386-Dependent</a>
<li>i386 syntax compatibility: <a href="#i386-Syntax">i386-Syntax</a>
<li>i80306 support: <a href="#i386-Dependent">i386-Dependent</a>
<li>i860 machine directives: <a href="#Directives-i860">Directives-i860</a>
<li>i860 opcodes: <a href="#Opcodes%20for%20i860">Opcodes for i860</a>
<li>i860 support: <a href="#i860-Dependent">i860-Dependent</a>
<li>i960 architecture options: <a href="#Options-i960">Options-i960</a>
<li>i960 branch recording: <a href="#Options-i960">Options-i960</a>
<li>i960 <code>callj</code> pseudo-opcode: <a href="#callj-i960">callj-i960</a>
<li>i960 compare and jump expansions: <a href="#Compare-and-branch-i960">Compare-and-branch-i960</a>
<li>i960 compare/branch instructions: <a href="#Compare-and-branch-i960">Compare-and-branch-i960</a>
<li>i960 floating point (<small>IEEE</small>): <a href="#Floating%20Point-i960">Floating Point-i960</a>
<li>i960 machine directives: <a href="#Directives-i960">Directives-i960</a>
<li>i960 opcodes: <a href="#Opcodes%20for%20i960">Opcodes for i960</a>
<li>i960 options: <a href="#Options-i960">Options-i960</a>
<li>i960 support: <a href="#i960-Dependent">i960-Dependent</a>
<li><code>ident</code> directive: <a href="#Ident">Ident</a>
<li>identifiers, AMD 29K: <a href="#AMD29K-Chars">AMD29K-Chars</a>
<li>identifiers, ARM: <a href="#ARM-Chars">ARM-Chars</a>
<li><code>if</code> directive: <a href="#If">If</a>
<li><code>ifc</code> directive: <a href="#If">If</a>
<li><code>ifdef</code> directive: <a href="#If">If</a>
<li><code>ifeq</code> directive: <a href="#If">If</a>
<li><code>ifeqs</code> directive: <a href="#If">If</a>
<li><code>ifge</code> directive: <a href="#If">If</a>
<li><code>ifgt</code> directive: <a href="#If">If</a>
<li><code>ifle</code> directive: <a href="#If">If</a>
<li><code>iflt</code> directive: <a href="#If">If</a>
<li><code>ifnc</code> directive: <a href="#If">If</a>
<li><code>ifndef</code> directive: <a href="#If">If</a>
<li><code>ifne</code> directive: <a href="#If">If</a>
<li><code>ifnes</code> directive: <a href="#If">If</a>
<li><code>ifnotdef</code> directive: <a href="#If">If</a>
<li>immediate character, ARM: <a href="#ARM-Chars">ARM-Chars</a>
<li>immediate character, M680x0: <a href="#M68K-Chars">M68K-Chars</a>
<li>immediate character, VAX: <a href="#VAX-operands">VAX-operands</a>
<li>immediate operands, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>immediate operands, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li><code>imul</code> instruction, i386: <a href="#i386-Notes">i386-Notes</a>
<li><code>imul</code> instruction, x86-64: <a href="#i386-Notes">i386-Notes</a>
<li><code>incbin</code> directive: <a href="#Incbin">Incbin</a>
<li><code>include</code> directive: <a href="#Include">Include</a>
<li><code>include</code> directive search path: <a href="#I">I</a>
<li>indirect character, VAX: <a href="#VAX-operands">VAX-operands</a>
<li>infix operators: <a href="#Infix%20Ops">Infix Ops</a>
<li>inhibiting interrupts, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>input: <a href="#Input%20Files">Input Files</a>
<li>input file linenumbers: <a href="#Input%20Files">Input Files</a>
<li>instruction naming, i386: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>instruction naming, x86-64: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>instruction prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>instruction set, M680x0: <a href="#M68K-opcodes">M68K-opcodes</a>
<li>instruction set, M68HC11: <a href="#M68HC11-opcodes">M68HC11-opcodes</a>
<li>instruction summary, D10V: <a href="#D10V-Opcodes">D10V-Opcodes</a>
<li>instruction summary, D30V: <a href="#D30V-Opcodes">D30V-Opcodes</a>
<li>instruction summary, H8/300: <a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>
<li>instruction summary, H8/500: <a href="#H8%2f500%20Opcodes">H8/500 Opcodes</a>
<li>instruction summary, SH: <a href="#SH%20Opcodes">SH Opcodes</a>
<li>instruction summary, Z8000: <a href="#Z8000%20Opcodes">Z8000 Opcodes</a>
<li>instructions and directives: <a href="#Statements">Statements</a>
<li><code>int</code> directive: <a href="#Int">Int</a>
<li><code>int</code> directive, H8/300: <a href="#H8%2f300%20Directives">H8/300 Directives</a>
<li><code>int</code> directive, H8/500: <a href="#H8%2f500%20Directives">H8/500 Directives</a>
<li><code>int</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>int</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li>integer expressions: <a href="#Integer%20Exprs">Integer Exprs</a>
<li>integer, 16-byte: <a href="#Octa">Octa</a>
<li>integer, 8-byte: <a href="#Quad">Quad</a>
<li>integers: <a href="#Integers">Integers</a>
<li>integers, 16-bit: <a href="#hword">hword</a>
<li>integers, 32-bit: <a href="#Int">Int</a>
<li>integers, binary: <a href="#Integers">Integers</a>
<li>integers, decimal: <a href="#Integers">Integers</a>
<li>integers, hexadecimal: <a href="#Integers">Integers</a>
<li>integers, octal: <a href="#Integers">Integers</a>
<li>integers, one byte: <a href="#Byte">Byte</a>
<li>intel_syntax pseudo op, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>intel_syntax pseudo op, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>internal assembler sections: <a href="#As%20Sections">As Sections</a>
<li>invalid input: <a href="#Bug%20Criteria">Bug Criteria</a>
<li>invocation summary: <a href="#Overview">Overview</a>
<li><code>irp</code> directive: <a href="#Irp">Irp</a>
<li><code>irpc</code> directive: <a href="#Irpc">Irpc</a>
<li>joining text and data sections: <a href="#R">R</a>
<li>jump instructions, i386: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>jump instructions, x86-64: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>jump optimization, i386: <a href="#i386-Jumps">i386-Jumps</a>
<li>jump optimization, x86-64: <a href="#i386-Jumps">i386-Jumps</a>
<li>jump/call operands, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>jump/call operands, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>label (<code>:</code>): <a href="#Statements">Statements</a>
<li>labels: <a href="#Labels">Labels</a>
<li><code>lcomm</code> directive: <a href="#Lcomm">Lcomm</a>
<li><code>ld</code>: <a href="#Object">Object</a>
<li><code>ldouble</code> directive M680x0: <a href="#M68K-Float">M68K-Float</a>
<li><code>ldouble</code> directive M68HC11: <a href="#M68HC11-Float">M68HC11-Float</a>
<li><code>LDR reg,=&lt;label&gt;</code> pseudo op, ARM: <a href="#ARM%20Opcodes">ARM Opcodes</a>
<li><code>leafproc</code> directive, i960: <a href="#Directives-i960">Directives-i960</a>
<li>length of symbols: <a href="#Symbol%20Intro">Symbol Intro</a>
<li><code>lflags</code> directive (ignored): <a href="#Lflags">Lflags</a>
<li>line comment character: <a href="#Comments">Comments</a>
<li>line comment character, AMD 29K: <a href="#AMD29K-Chars">AMD29K-Chars</a>
<li>line comment character, ARM: <a href="#ARM-Chars">ARM-Chars</a>
<li>line comment character, D10V: <a href="#D10V-Chars">D10V-Chars</a>
<li>line comment character, D30V: <a href="#D30V-Chars">D30V-Chars</a>
<li>line comment character, H8/300: <a href="#H8%2f300-Chars">H8/300-Chars</a>
<li>line comment character, H8/500: <a href="#H8%2f500-Chars">H8/500-Chars</a>
<li>line comment character, M680x0: <a href="#M68K-Chars">M68K-Chars</a>
<li>line comment character, SH: <a href="#SH-Chars">SH-Chars</a>
<li>line comment character, V850: <a href="#V850-Chars">V850-Chars</a>
<li>line comment character, Z8000: <a href="#Z8000-Chars">Z8000-Chars</a>
<li><code>line</code> directive: <a href="#Line">Line</a>
<li><code>line</code> directive, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>line numbers, in input files: <a href="#Input%20Files">Input Files</a>
<li>line numbers, in warnings/errors: <a href="#Errors">Errors</a>
<li>line separator character: <a href="#Statements">Statements</a>
<li>line separator, ARM: <a href="#ARM-Chars">ARM-Chars</a>
<li>line separator, H8/300: <a href="#H8%2f300-Chars">H8/300-Chars</a>
<li>line separator, H8/500: <a href="#H8%2f500-Chars">H8/500-Chars</a>
<li>line separator, SH: <a href="#SH-Chars">SH-Chars</a>
<li>line separator, Z8000: <a href="#Z8000-Chars">Z8000-Chars</a>
<li>lines starting with <code>#</code>: <a href="#Comments">Comments</a>
<li>linker: <a href="#Object">Object</a>
<li>linker, and assembler: <a href="#Secs%20Background">Secs Background</a>
<li><code>linkonce</code> directive: <a href="#Linkonce">Linkonce</a>
<li><code>list</code> directive: <a href="#List">List</a>
<li>listing control, turning off: <a href="#Nolist">Nolist</a>
<li>listing control, turning on: <a href="#List">List</a>
<li>listing control: new page: <a href="#Eject">Eject</a>
<li>listing control: paper size: <a href="#Psize">Psize</a>
<li>listing control: subtitle: <a href="#Sbttl">Sbttl</a>
<li>listing control: title line: <a href="#Title">Title</a>
<li>listings, enabling: <a href="#a">a</a>
<li>little endian output, MIPS: <a href="#Overview">Overview</a>
<li>little endian output, PJ: <a href="#Overview">Overview</a>
<li>little-endian output, MIPS: <a href="#MIPS%20Opts">MIPS Opts</a>
<li><code>ln</code> directive: <a href="#Ln">Ln</a>
<li><code>lo</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li>local common symbols: <a href="#Lcomm">Lcomm</a>
<li>local labels, retaining in output: <a href="#L">L</a>
<li>local symbol names: <a href="#Symbol%20Names">Symbol Names</a>
<li>location counter: <a href="#Dot">Dot</a>
<li>location counter, advancing: <a href="#Org">Org</a>
<li>logical file name: <a href="#File">File</a>
<li>logical line number: <a href="#Line">Line</a>
<li>logical line numbers: <a href="#Comments">Comments</a>
<li><code>long</code> directive: <a href="#Long">Long</a>
<li><code>long</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>long</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>long</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li><code>lp</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>lval</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li>M32R architecture options: <a href="#M32R-Opts">M32R-Opts</a>
<li>M32R options: <a href="#M32R-Opts">M32R-Opts</a>
<li>M32R support: <a href="#M32R-Dependent">M32R-Dependent</a>
<li>M32R warnings: <a href="#M32R-Warnings">M32R-Warnings</a>
<li>M680x0 addressing modes: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>M680x0 architecture options: <a href="#M68K-Opts">M68K-Opts</a>
<li>M680x0 branch improvement: <a href="#M68K-Branch">M68K-Branch</a>
<li>M680x0 directives: <a href="#M68K-Directives">M68K-Directives</a>
<li>M680x0 floating point: <a href="#M68K-Float">M68K-Float</a>
<li>M680x0 immediate character: <a href="#M68K-Chars">M68K-Chars</a>
<li>M680x0 line comment character: <a href="#M68K-Chars">M68K-Chars</a>
<li>M680x0 opcodes: <a href="#M68K-opcodes">M68K-opcodes</a>
<li>M680x0 options: <a href="#M68K-Opts">M68K-Opts</a>
<li>M680x0 pseudo-opcodes: <a href="#M68K-Branch">M68K-Branch</a>
<li>M680x0 size modifiers: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>M680x0 support: <a href="#M68K-Dependent">M68K-Dependent</a>
<li>M680x0 syntax: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>M68HC11 addressing modes: <a href="#M68HC11-Syntax">M68HC11-Syntax</a>
<li>M68HC11 and M68HC12 support: <a href="#M68HC11-Dependent">M68HC11-Dependent</a>
<li>M68HC11 branch improvement: <a href="#M68HC11-Branch">M68HC11-Branch</a>
<li>M68HC11 floating point: <a href="#M68HC11-Float">M68HC11-Float</a>
<li>M68HC11 opcodes: <a href="#M68HC11-opcodes">M68HC11-opcodes</a>
<li>M68HC11 options: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li>M68HC11 pseudo-opcodes: <a href="#M68HC11-Branch">M68HC11-Branch</a>
<li>M68HC11 syntax: <a href="#M68HC11-Syntax">M68HC11-Syntax</a>
<li>M88K support: <a href="#M88K-Dependent">M88K-Dependent</a>
<li>machine dependencies: <a href="#Machine%20Dependencies">Machine Dependencies</a>
<li>machine directives, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>machine directives, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li>machine directives, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li>machine directives, H8/300 (none): <a href="#H8%2f300%20Directives">H8/300 Directives</a>
<li>machine directives, H8/500 (none): <a href="#H8%2f500%20Directives">H8/500 Directives</a>
<li>machine directives, i860: <a href="#Directives-i860">Directives-i860</a>
<li>machine directives, i960: <a href="#Directives-i960">Directives-i960</a>
<li>machine directives, SH: <a href="#SH%20Directives">SH Directives</a>
<li>machine directives, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>machine directives, V850: <a href="#V850%20Directives">V850 Directives</a>
<li>machine directives, VAX: <a href="#VAX-directives">VAX-directives</a>
<li>machine independent directives: <a href="#Pseudo%20Ops">Pseudo Ops</a>
<li>machine instructions (not covered): <a href="#Manual">Manual</a>
<li>machine-independent syntax: <a href="#Syntax">Syntax</a>
<li><code>macro</code> directive: <a href="#Macro">Macro</a>
<li>macros: <a href="#Macro">Macro</a>
<li>Macros, AMD 29K: <a href="#AMD29K-Macros">AMD29K-Macros</a>
<li>macros, count executed: <a href="#Macro">Macro</a>
<li>make rules: <a href="#MD">MD</a>
<li>manual, structure and purpose: <a href="#Manual">Manual</a>
<li>Maximum number of continuation lines: <a href="#listing">listing</a>
<li>memory references, i386: <a href="#i386-Memory">i386-Memory</a>
<li>memory references, x86-64: <a href="#i386-Memory">i386-Memory</a>
<li>merging text and data sections: <a href="#R">R</a>
<li>messages from assembler: <a href="#Errors">Errors</a>
<li>minus, permitted arguments: <a href="#Infix%20Ops">Infix Ops</a>
<li>MIPS architecture options: <a href="#MIPS%20Opts">MIPS Opts</a>
<li>MIPS big-endian output: <a href="#MIPS%20Opts">MIPS Opts</a>
<li>MIPS debugging directives: <a href="#MIPS%20Stabs">MIPS Stabs</a>
<li>MIPS ECOFF sections: <a href="#MIPS%20Object">MIPS Object</a>
<li>MIPS endianness: <a href="#Overview">Overview</a>
<li>MIPS ISA: <a href="#Overview">Overview</a>
<li>MIPS ISA override: <a href="#MIPS%20ISA">MIPS ISA</a>
<li>MIPS little-endian output: <a href="#MIPS%20Opts">MIPS Opts</a>
<li>MIPS option stack: <a href="#MIPS%20option%20stack">MIPS option stack</a>
<li>MIPS processor: <a href="#MIPS-Dependent">MIPS-Dependent</a>
<li><small>MIT</small>: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>MMX, i386: <a href="#i386-SIMD">i386-SIMD</a>
<li>MMX, x86-64: <a href="#i386-SIMD">i386-SIMD</a>
<li>mnemonic suffixes, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>mnemonic suffixes, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>mnemonics for opcodes, VAX: <a href="#VAX-opcodes">VAX-opcodes</a>
<li>mnemonics, D10V: <a href="#D10V-Opcodes">D10V-Opcodes</a>
<li>mnemonics, D30V: <a href="#D30V-Opcodes">D30V-Opcodes</a>
<li>mnemonics, H8/300: <a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>
<li>mnemonics, H8/500: <a href="#H8%2f500%20Opcodes">H8/500 Opcodes</a>
<li>mnemonics, SH: <a href="#SH%20Opcodes">SH Opcodes</a>
<li>mnemonics, Z8000: <a href="#Z8000%20Opcodes">Z8000 Opcodes</a>
<li>Motorola syntax for the 680x0: <a href="#M68K-Moto-Syntax">M68K-Moto-Syntax</a>
<li>MRI compatibility mode: <a href="#M">M</a>
<li><code>mri</code> directive: <a href="#MRI">MRI</a>
<li>MRI mode, temporarily: <a href="#MRI">MRI</a>
<li><code>mul</code> instruction, i386: <a href="#i386-Notes">i386-Notes</a>
<li><code>mul</code> instruction, x86-64: <a href="#i386-Notes">i386-Notes</a>
<li><code>name</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li>named section: <a href="#Section">Section</a>
<li>named sections: <a href="#Ld%20Sections">Ld Sections</a>
<li>names, symbol: <a href="#Symbol%20Names">Symbol Names</a>
<li>naming object file: <a href="#o">o</a>
<li>new page, in listings: <a href="#Eject">Eject</a>
<li>newline (<code>\n</code>): <a href="#Strings">Strings</a>
<li>newline, required at file end: <a href="#Statements">Statements</a>
<li><code>nolist</code> directive: <a href="#Nolist">Nolist</a>
<li><code>NOP</code> pseudo op, ARM: <a href="#ARM%20Opcodes">ARM Opcodes</a>
<li>null-terminated strings: <a href="#Asciz">Asciz</a>
<li>number constants: <a href="#Numbers">Numbers</a>
<li>number of macros executed: <a href="#Macro">Macro</a>
<li>numbered subsections: <a href="#Sub-Sections">Sub-Sections</a>
<li>numbers, 16-bit: <a href="#hword">hword</a>
<li>numeric values: <a href="#Expressions">Expressions</a>
<li><code>nword</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>object file: <a href="#Object">Object</a>
<li>object file format: <a href="#Object%20Formats">Object Formats</a>
<li>object file name: <a href="#o">o</a>
<li>object file, after errors: <a href="#Z">Z</a>
<li>obsolescent directives: <a href="#Deprecated">Deprecated</a>
<li><code>octa</code> directive: <a href="#Octa">Octa</a>
<li>octal character code (<code>\<var>ddd</var></code>): <a href="#Strings">Strings</a>
<li>octal integers: <a href="#Integers">Integers</a>
<li><code>offset</code> directive, V850: <a href="#V850%20Directives">V850 Directives</a>
<li>opcode mnemonics, VAX: <a href="#VAX-opcodes">VAX-opcodes</a>
<li>opcode summary, D10V: <a href="#D10V-Opcodes">D10V-Opcodes</a>
<li>opcode summary, D30V: <a href="#D30V-Opcodes">D30V-Opcodes</a>
<li>opcode summary, H8/300: <a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>
<li>opcode summary, H8/500: <a href="#H8%2f500%20Opcodes">H8/500 Opcodes</a>
<li>opcode summary, SH: <a href="#SH%20Opcodes">SH Opcodes</a>
<li>opcode summary, Z8000: <a href="#Z8000%20Opcodes">Z8000 Opcodes</a>
<li>opcodes for AMD 29K: <a href="#AMD29K%20Opcodes">AMD29K Opcodes</a>
<li>opcodes for ARC: <a href="#ARC%20Opcodes">ARC Opcodes</a>
<li>opcodes for ARM: <a href="#ARM%20Opcodes">ARM Opcodes</a>
<li>opcodes for V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li>opcodes, i860: <a href="#Opcodes%20for%20i860">Opcodes for i860</a>
<li>opcodes, i960: <a href="#Opcodes%20for%20i960">Opcodes for i960</a>
<li>opcodes, M680x0: <a href="#M68K-opcodes">M68K-opcodes</a>
<li>opcodes, M68HC11: <a href="#M68HC11-opcodes">M68HC11-opcodes</a>
<li>operand delimiters, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>operand delimiters, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>operand notation, VAX: <a href="#VAX-operands">VAX-operands</a>
<li>operands in expressions: <a href="#Arguments">Arguments</a>
<li>operator precedence: <a href="#Infix%20Ops">Infix Ops</a>
<li>operators, in expressions: <a href="#Operators">Operators</a>
<li>operators, permitted arguments: <a href="#Infix%20Ops">Infix Ops</a>
<li>optimization, D10V: <a href="#Overview">Overview</a>
<li>optimization, D30V: <a href="#Overview">Overview</a>
<li><code>option</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li>option summary: <a href="#Overview">Overview</a>
<li>options for AMD29K (none): <a href="#AMD29K%20Options">AMD29K Options</a>
<li>options for ARC (none): <a href="#ARC%20Options">ARC Options</a>
<li>options for ARM (none): <a href="#ARM%20Options">ARM Options</a>
<li>options for i386: <a href="#i386-Options">i386-Options</a>
<li>options for PDP-11: <a href="#PDP-11-Options">PDP-11-Options</a>
<li>options for SPARC: <a href="#Sparc-Opts">Sparc-Opts</a>
<li>options for V850 (none): <a href="#V850%20Options">V850 Options</a>
<li>options for VAX/VMS: <a href="#VAX-Opts">VAX-Opts</a>
<li>options for x86-64: <a href="#i386-Options">i386-Options</a>
<li>options, all versions of assembler: <a href="#Invoking">Invoking</a>
<li>options, command line: <a href="#Command%20Line">Command Line</a>
<li>options, D10V: <a href="#D10V-Opts">D10V-Opts</a>
<li>options, D30V: <a href="#D30V-Opts">D30V-Opts</a>
<li>options, H8/300 (none): <a href="#H8%2f300%20Options">H8/300 Options</a>
<li>options, H8/500 (none): <a href="#H8%2f500%20Options">H8/500 Options</a>
<li>options, i960: <a href="#Options-i960">Options-i960</a>
<li>options, M32R: <a href="#M32R-Opts">M32R-Opts</a>
<li>options, M680x0: <a href="#M68K-Opts">M68K-Opts</a>
<li>options, M68HC11: <a href="#M68HC11-Opts">M68HC11-Opts</a>
<li>options, PJ: <a href="#PJ%20Options">PJ Options</a>
<li>options, SH (none): <a href="#SH%20Options">SH Options</a>
<li>options, Z8000: <a href="#Z8000%20Options">Z8000 Options</a>
<li><code>org</code> directive: <a href="#Org">Org</a>
<li>other attribute, of <code>a.out</code> symbol: <a href="#Symbol%20Other">Symbol Other</a>
<li>output file: <a href="#Object">Object</a>
<li><code>p2align</code> directive: <a href="#P2align">P2align</a>
<li><code>p2alignl</code> directive: <a href="#P2align">P2align</a>
<li><code>p2alignw</code> directive: <a href="#P2align">P2align</a>
<li>padding the location counter: <a href="#Align">Align</a>
<li>padding the location counter given a power of two: <a href="#P2align">P2align</a>
<li>padding the location counter given number of bytes: <a href="#Balign">Balign</a>
<li>page, in listings: <a href="#Eject">Eject</a>
<li>paper size, for listings: <a href="#Psize">Psize</a>
<li>paths for <code>.include</code>: <a href="#I">I</a>
<li>patterns, writing in memory: <a href="#Fill">Fill</a>
<li>PDP-11 comments: <a href="#PDP-11-Syntax">PDP-11-Syntax</a>
<li>PDP-11 floating-point register syntax: <a href="#PDP-11-Syntax">PDP-11-Syntax</a>
<li>PDP-11 general-purpose register syntax: <a href="#PDP-11-Syntax">PDP-11-Syntax</a>
<li>PDP-11 instruction naming: <a href="#PDP-11-Mnemonics">PDP-11-Mnemonics</a>
<li>PDP-11 support: <a href="#PDP-11-Dependent">PDP-11-Dependent</a>
<li>PDP-11 syntax: <a href="#PDP-11-Syntax">PDP-11-Syntax</a>
<li>PIC code generation for ARM: <a href="#ARM%20Options">ARM Options</a>
<li>PJ endianness: <a href="#Overview">Overview</a>
<li>PJ options: <a href="#PJ%20Options">PJ Options</a>
<li>PJ support: <a href="#PJ-Dependent">PJ-Dependent</a>
<li>plus, permitted arguments: <a href="#Infix%20Ops">Infix Ops</a>
<li>precedence of operators: <a href="#Infix%20Ops">Infix Ops</a>
<li>precision, floating point: <a href="#Flonums">Flonums</a>
<li>prefix operators: <a href="#Prefix%20Ops">Prefix Ops</a>
<li>prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>preprocessing: <a href="#Preprocessing">Preprocessing</a>
<li>preprocessing, turning on and off: <a href="#Preprocessing">Preprocessing</a>
<li>primary attributes, COFF symbols: <a href="#COFF%20Symbols">COFF Symbols</a>
<li><code>print</code> directive: <a href="#Print">Print</a>
<li><code>proc</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>protected registers, AMD 29K: <a href="#AMD29K-Regs">AMD29K-Regs</a>
<li>pseudo-opcodes, M680x0: <a href="#M68K-Branch">M68K-Branch</a>
<li>pseudo-opcodes, M68HC11: <a href="#M68HC11-Branch">M68HC11-Branch</a>
<li>pseudo-ops for branch, VAX: <a href="#VAX-branch">VAX-branch</a>
<li>pseudo-ops, machine independent: <a href="#Pseudo%20Ops">Pseudo Ops</a>
<li><code>psize</code> directive: <a href="#Psize">Psize</a>
<li><code>psw</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>purgem</code> directive: <a href="#Purgem">Purgem</a>
<li>purpose of <small>GNU</small> assembler: <a href="#GNU%20Assembler">GNU Assembler</a>
<li><code>quad</code> directive: <a href="#Quad">Quad</a>
<li><code>quad</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>quad</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li>real-mode code, i386: <a href="#i386-16bit">i386-16bit</a>
<li><code>register</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>register names, AMD 29K: <a href="#AMD29K-Regs">AMD29K-Regs</a>
<li>register names, ARC: <a href="#ARC-Regs">ARC-Regs</a>
<li>register names, ARM: <a href="#ARM-Regs">ARM-Regs</a>
<li>register names, H8/300: <a href="#H8%2f300-Regs">H8/300-Regs</a>
<li>register names, V850: <a href="#V850-Regs">V850-Regs</a>
<li>register names, VAX: <a href="#VAX-operands">VAX-operands</a>
<li>register operands, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>register operands, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>registers, D10V: <a href="#D10V-Regs">D10V-Regs</a>
<li>registers, D30V: <a href="#D30V-Regs">D30V-Regs</a>
<li>registers, H8/500: <a href="#H8%2f500-Regs">H8/500-Regs</a>
<li>registers, i386: <a href="#i386-Regs">i386-Regs</a>
<li>registers, SH: <a href="#SH-Regs">SH-Regs</a>
<li>registers, x86-64: <a href="#i386-Regs">i386-Regs</a>
<li>registers, Z8000: <a href="#Z8000-Regs">Z8000-Regs</a>
<li>relocation: <a href="#Sections">Sections</a>
<li>relocation example: <a href="#Ld%20Sections">Ld Sections</a>
<li>repeat prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>reporting bugs in assembler: <a href="#Reporting%20Bugs">Reporting Bugs</a>
<li><code>rept</code> directive: <a href="#Rept">Rept</a>
<li><code>req</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li><code>reserve</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>return instructions, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>return instructions, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>REX prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li><code>rsect</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>sbttl</code> directive: <a href="#Sbttl">Sbttl</a>
<li><code>scl</code> directive: <a href="#Scl">Scl</a>
<li><code>sdaoff</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li>search path for <code>.include</code>: <a href="#I">I</a>
<li><code>sect</code> directive, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li><code>section</code> directive: <a href="#Section">Section</a>
<li><code>section</code> directive, V850: <a href="#V850%20Directives">V850 Directives</a>
<li>section override prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>Section Stack: <a href="#PushSection">PushSection</a>, <a href="#Section">Section</a>, <a href="#PopSection">PopSection</a>, <a href="#SubSection">SubSection</a>, <a href="#Previous">Previous</a>
<li>section-relative addressing: <a href="#Secs%20Background">Secs Background</a>
<li>sections: <a href="#Sections">Sections</a>
<li>sections in messages, internal: <a href="#As%20Sections">As Sections</a>
<li>sections, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>sections, named: <a href="#Ld%20Sections">Ld Sections</a>
<li>sections, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li><code>seg</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li><code>segm</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>set</code> directive: <a href="#Set">Set</a>
<li><code>set</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li>SH addressing modes: <a href="#SH-Addressing">SH-Addressing</a>
<li>SH floating point (<small>IEEE</small>): <a href="#SH%20Floating%20Point">SH Floating Point</a>
<li>SH line comment character: <a href="#SH-Chars">SH-Chars</a>
<li>SH line separator: <a href="#SH-Chars">SH-Chars</a>
<li>SH machine directives: <a href="#SH%20Directives">SH Directives</a>
<li>SH opcode summary: <a href="#SH%20Opcodes">SH Opcodes</a>
<li>SH options (none): <a href="#SH%20Options">SH Options</a>
<li>SH registers: <a href="#SH-Regs">SH-Regs</a>
<li>SH support: <a href="#SH-Dependent">SH-Dependent</a>
<li><code>short</code> directive: <a href="#Short">Short</a>
<li><code>short</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li>SIMD, i386: <a href="#i386-SIMD">i386-SIMD</a>
<li>SIMD, x86-64: <a href="#i386-SIMD">i386-SIMD</a>
<li>single character constant: <a href="#Chars">Chars</a>
<li><code>single</code> directive: <a href="#Single">Single</a>
<li><code>single</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>single</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li>sixteen bit integers: <a href="#hword">hword</a>
<li>sixteen byte integer: <a href="#Octa">Octa</a>
<li><code>size</code> directive: <a href="#Size">Size</a>
<li>size modifiers, D10V: <a href="#D10V-Size">D10V-Size</a>
<li>size modifiers, D30V: <a href="#D30V-Size">D30V-Size</a>
<li>size modifiers, M680x0: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>size prefixes, i386: <a href="#i386-Prefixes">i386-Prefixes</a>
<li>size suffixes, H8/300: <a href="#H8%2f300%20Opcodes">H8/300 Opcodes</a>
<li>sizes operands, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>sizes operands, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li><code>skip</code> directive: <a href="#Skip">Skip</a>
<li><code>skip</code> directive, M680x0: <a href="#M68K-Directives">M68K-Directives</a>
<li><code>skip</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li><code>sleb128</code> directive: <a href="#Sleb128">Sleb128</a>
<li>small objects, MIPS ECOFF: <a href="#MIPS%20Object">MIPS Object</a>
<li>SOM symbol attributes: <a href="#SOM%20Symbols">SOM Symbols</a>
<li>source program: <a href="#Input%20Files">Input Files</a>
<li>source, destination operands; i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>source, destination operands; x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li><code>sp</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li><code>space</code> directive: <a href="#Space">Space</a>
<li>space used, maximum for assembly: <a href="#statistics">statistics</a>
<li>SPARC architectures: <a href="#Sparc-Opts">Sparc-Opts</a>
<li>SPARC data alignment: <a href="#Sparc-Aligned-Data">Sparc-Aligned-Data</a>
<li>SPARC floating point (<small>IEEE</small>): <a href="#Sparc-Float">Sparc-Float</a>
<li>SPARC machine directives: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>SPARC options: <a href="#Sparc-Opts">Sparc-Opts</a>
<li>SPARC support: <a href="#Sparc-Dependent">Sparc-Dependent</a>
<li>special characters, ARC: <a href="#ARC-Chars">ARC-Chars</a>
<li>special characters, M680x0: <a href="#M68K-Chars">M68K-Chars</a>
<li>special purpose registers, AMD 29K: <a href="#AMD29K-Regs">AMD29K-Regs</a>
<li><code>stabd</code> directive: <a href="#Stab">Stab</a>
<li><code>stabn</code> directive: <a href="#Stab">Stab</a>
<li><code>stabs</code> directive: <a href="#Stab">Stab</a>
<li><code>stab<var>x</var></code> directives: <a href="#Stab">Stab</a>
<li>standard assembler sections: <a href="#Secs%20Background">Secs Background</a>
<li>standard input, as input file: <a href="#Command%20Line">Command Line</a>
<li>statement separator character: <a href="#Statements">Statements</a>
<li>statement separator, ARM: <a href="#ARM-Chars">ARM-Chars</a>
<li>statement separator, H8/300: <a href="#H8%2f300-Chars">H8/300-Chars</a>
<li>statement separator, H8/500: <a href="#H8%2f500-Chars">H8/500-Chars</a>
<li>statement separator, SH: <a href="#SH-Chars">SH-Chars</a>
<li>statement separator, Z8000: <a href="#Z8000-Chars">Z8000-Chars</a>
<li>statements, structure of: <a href="#Statements">Statements</a>
<li>statistics, about assembly: <a href="#statistics">statistics</a>
<li>stopping the assembly: <a href="#Abort">Abort</a>
<li>string constants: <a href="#Strings">Strings</a>
<li><code>string</code> directive: <a href="#String">String</a>
<li><code>string</code> directive on HPPA: <a href="#HPPA%20Directives">HPPA Directives</a>
<li><code>string</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li>string literals: <a href="#Ascii">Ascii</a>
<li>string, copying to object file: <a href="#String">String</a>
<li><code>struct</code> directive: <a href="#Struct">Struct</a>
<li>structure debugging, COFF: <a href="#Tag">Tag</a>
<li>sub-instruction ordering, D10V: <a href="#D10V-Chars">D10V-Chars</a>
<li>sub-instruction ordering, D30V: <a href="#D30V-Chars">D30V-Chars</a>
<li>sub-instructions, D10V: <a href="#D10V-Subs">D10V-Subs</a>
<li>sub-instructions, D30V: <a href="#D30V-Subs">D30V-Subs</a>
<li>subexpressions: <a href="#Arguments">Arguments</a>
<li>subtitles for listings: <a href="#Sbttl">Sbttl</a>
<li>subtraction, permitted arguments: <a href="#Infix%20Ops">Infix Ops</a>
<li>summary of options: <a href="#Overview">Overview</a>
<li>support: <a href="#HPPA-Dependent">HPPA-Dependent</a>
<li>supporting files, including: <a href="#Include">Include</a>
<li>suppressing warnings: <a href="#W">W</a>
<li><code>sval</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li>symbol attributes: <a href="#Symbol%20Attributes">Symbol Attributes</a>
<li>symbol attributes, <code>a.out</code>: <a href="#a.out%20Symbols">a.out Symbols</a>
<li>symbol attributes, COFF: <a href="#COFF%20Symbols">COFF Symbols</a>
<li>symbol attributes, SOM: <a href="#SOM%20Symbols">SOM Symbols</a>
<li>symbol descriptor, COFF: <a href="#Desc">Desc</a>
<li>symbol names: <a href="#Symbol%20Names">Symbol Names</a>
<li>symbol names, <code>$</code> in: <a href="#H8%2f500-Chars">H8/500-Chars</a>, <a href="#SH-Chars">SH-Chars</a>, <a href="#D30V-Chars">D30V-Chars</a>, <a href="#D10V-Chars">D10V-Chars</a>
<li>symbol names, local: <a href="#Symbol%20Names">Symbol Names</a>
<li>symbol names, temporary: <a href="#Symbol%20Names">Symbol Names</a>
<li>symbol storage class (COFF): <a href="#Scl">Scl</a>
<li>symbol type: <a href="#Symbol%20Type">Symbol Type</a>
<li>symbol type, COFF: <a href="#Type">Type</a>
<li>symbol type, ELF: <a href="#Type">Type</a>
<li>symbol value: <a href="#Symbol%20Value">Symbol Value</a>
<li>symbol value, setting: <a href="#Set">Set</a>
<li>symbol values, assigning: <a href="#Setting%20Symbols">Setting Symbols</a>
<li>symbol versioning: <a href="#Symver">Symver</a>
<li>symbol, common: <a href="#Comm">Comm</a>
<li>symbol, making visible to linker: <a href="#Global">Global</a>
<li>symbolic debuggers, information for: <a href="#Stab">Stab</a>
<li>symbols: <a href="#Symbols">Symbols</a>
<li>symbols with uppercase, VAX/VMS: <a href="#VAX-Opts">VAX-Opts</a>
<li>symbols, assigning values to: <a href="#Equ">Equ</a>
<li>symbols, local common: <a href="#Lcomm">Lcomm</a>
<li><code>symver</code> directive: <a href="#Symver">Symver</a>
<li>syntax compatibility, i386: <a href="#i386-Syntax">i386-Syntax</a>
<li>syntax compatibility, x86-64: <a href="#i386-Syntax">i386-Syntax</a>
<li>syntax, D10V: <a href="#D10V-Syntax">D10V-Syntax</a>
<li>syntax, D30V: <a href="#D30V-Syntax">D30V-Syntax</a>
<li>syntax, M680x0: <a href="#M68K-Syntax">M68K-Syntax</a>
<li>syntax, M68HC11: <a href="#M68HC11-Syntax">M68HC11-Syntax</a>
<li>syntax, machine-independent: <a href="#Syntax">Syntax</a>
<li><code>sysproc</code> directive, i960: <a href="#Directives-i960">Directives-i960</a>
<li>tab (<code>\t</code>): <a href="#Strings">Strings</a>
<li><code>tag</code> directive: <a href="#Tag">Tag</a>
<li><code>tdaoff</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li>temporary symbol names: <a href="#Symbol%20Names">Symbol Names</a>
<li>text and data sections, joining: <a href="#R">R</a>
<li><code>text</code> directive: <a href="#Text">Text</a>
<li>text section: <a href="#Ld%20Sections">Ld Sections</a>
<li><code>tfloat</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>tfloat</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li><code>thumb</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li>Thumb support: <a href="#ARM-Dependent">ARM-Dependent</a>
<li><code>thumb_func</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li><code>thumb_set</code> directive, ARM: <a href="#ARM%20Directives">ARM Directives</a>
<li>time, total for assembly: <a href="#statistics">statistics</a>
<li><code>title</code> directive: <a href="#Title">Title</a>
<li><code>tp</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li>trusted compiler: <a href="#f">f</a>
<li>turning preprocessing on and off: <a href="#Preprocessing">Preprocessing</a>
<li><code>type</code> directive: <a href="#Type">Type</a>
<li>type of a symbol: <a href="#Symbol%20Type">Symbol Type</a>
<li><code>ualong</code> directive, SH: <a href="#SH%20Directives">SH Directives</a>
<li><code>uaword</code> directive, SH: <a href="#SH%20Directives">SH Directives</a>
<li><code>uleb128</code> directive: <a href="#Uleb128">Uleb128</a>
<li>undefined section: <a href="#Ld%20Sections">Ld Sections</a>
<li><code>unsegm</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li><code>use</code> directive, AMD 29K: <a href="#AMD29K%20Directives">AMD29K Directives</a>
<li>V850 command line options: <a href="#V850%20Options">V850 Options</a>
<li>V850 floating point (<small>IEEE</small>): <a href="#V850%20Floating%20Point">V850 Floating Point</a>
<li>V850 line comment character: <a href="#V850-Chars">V850-Chars</a>
<li>V850 machine directives: <a href="#V850%20Directives">V850 Directives</a>
<li>V850 opcodes: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li>V850 options (none): <a href="#V850%20Options">V850 Options</a>
<li>V850 register names: <a href="#V850-Regs">V850-Regs</a>
<li>V850 support: <a href="#V850-Dependent">V850-Dependent</a>
<li><code>val</code> directive: <a href="#Val">Val</a>
<li>value attribute, COFF: <a href="#Val">Val</a>
<li>value of a symbol: <a href="#Symbol%20Value">Symbol Value</a>
<li>VAX bitfields not supported: <a href="#VAX-no">VAX-no</a>
<li>VAX branch improvement: <a href="#VAX-branch">VAX-branch</a>
<li>VAX command-line options ignored: <a href="#VAX-Opts">VAX-Opts</a>
<li>VAX displacement sizing character: <a href="#VAX-operands">VAX-operands</a>
<li>VAX floating point: <a href="#VAX-float">VAX-float</a>
<li>VAX immediate character: <a href="#VAX-operands">VAX-operands</a>
<li>VAX indirect character: <a href="#VAX-operands">VAX-operands</a>
<li>VAX machine directives: <a href="#VAX-directives">VAX-directives</a>
<li>VAX opcode mnemonics: <a href="#VAX-opcodes">VAX-opcodes</a>
<li>VAX operand notation: <a href="#VAX-operands">VAX-operands</a>
<li>VAX register names: <a href="#VAX-operands">VAX-operands</a>
<li>VAX support: <a href="#Vax-Dependent">Vax-Dependent</a>
<li>Vax-11 C compatibility: <a href="#VAX-Opts">VAX-Opts</a>
<li>VAX/VMS options: <a href="#VAX-Opts">VAX-Opts</a>
<li>version of assembler: <a href="#v">v</a>
<li>versions of symbols: <a href="#Symver">Symver</a>
<li>Visibility: <a href="#Internal">Internal</a>, <a href="#Hidden">Hidden</a>, <a href="#Protected">Protected</a>
<li>VMS (VAX) options: <a href="#VAX-Opts">VAX-Opts</a>
<li>warning for altered difference tables: <a href="#K">K</a>
<li>warning messages: <a href="#Errors">Errors</a>
<li>warnings, causing error: <a href="#W">W</a>
<li>warnings, M32R: <a href="#M32R-Warnings">M32R-Warnings</a>
<li>warnings, suppressing: <a href="#W">W</a>
<li>warnings, switching on: <a href="#W">W</a>
<li>whitespace: <a href="#Whitespace">Whitespace</a>
<li>whitespace, removed by preprocessor: <a href="#Preprocessing">Preprocessing</a>
<li>wide floating point directives, VAX: <a href="#VAX-directives">VAX-directives</a>
<li>Width of continuation lines of disassembly output: <a href="#listing">listing</a>
<li>Width of first line disassembly output: <a href="#listing">listing</a>
<li>Width of source line output: <a href="#listing">listing</a>
<li><code>word</code> directive: <a href="#Word">Word</a>
<li><code>word</code> directive, ARC: <a href="#ARC%20Directives">ARC Directives</a>
<li><code>word</code> directive, H8/300: <a href="#H8%2f300%20Directives">H8/300 Directives</a>
<li><code>word</code> directive, H8/500: <a href="#H8%2f500%20Directives">H8/500 Directives</a>
<li><code>word</code> directive, i386: <a href="#i386-Float">i386-Float</a>
<li><code>word</code> directive, M88K: <a href="#M88K%20Directives">M88K Directives</a>
<li><code>word</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li><code>word</code> directive, x86-64: <a href="#i386-Float">i386-Float</a>
<li>writing patterns in memory: <a href="#Fill">Fill</a>
<li><code>wval</code>: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li>x86-64 arch directive: <a href="#i386-Arch">i386-Arch</a>
<li>x86-64 att_syntax pseudo op: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 conversion instructions: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>x86-64 floating point: <a href="#i386-Float">i386-Float</a>
<li>x86-64 immediate operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 instruction naming: <a href="#i386-Mnemonics">i386-Mnemonics</a>
<li>x86-64 intel_syntax pseudo op: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 jump optimization: <a href="#i386-Jumps">i386-Jumps</a>
<li>x86-64 jump, call, return: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 jump/call operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 memory references: <a href="#i386-Memory">i386-Memory</a>
<li>x86-64 options: <a href="#i386-Options">i386-Options</a>
<li>x86-64 register operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 registers: <a href="#i386-Regs">i386-Regs</a>
<li>x86-64 sections: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 size suffixes: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 source, destination operands: <a href="#i386-Syntax">i386-Syntax</a>
<li>x86-64 support: <a href="#i386-Dependent">i386-Dependent</a>
<li>x86-64 syntax compatibility: <a href="#i386-Syntax">i386-Syntax</a>
<li><code>xword</code> directive, SPARC: <a href="#Sparc-Directives">Sparc-Directives</a>
<li>Z800 addressing modes: <a href="#Z8000-Addressing">Z8000-Addressing</a>
<li>Z8000 directives: <a href="#Z8000%20Directives">Z8000 Directives</a>
<li>Z8000 line comment character: <a href="#Z8000-Chars">Z8000-Chars</a>
<li>Z8000 line separator: <a href="#Z8000-Chars">Z8000-Chars</a>
<li>Z8000 opcode summary: <a href="#Z8000%20Opcodes">Z8000 Opcodes</a>
<li>Z8000 options: <a href="#Z8000%20Options">Z8000 Options</a>
<li>Z8000 registers: <a href="#Z8000-Regs">Z8000-Regs</a>
<li>Z8000 support: <a href="#Z8000-Dependent">Z8000-Dependent</a>
<li><code>zdaoff</code> pseudo-op, V850: <a href="#V850%20Opcodes">V850 Opcodes</a>
<li><code>zero</code> register, V850: <a href="#V850-Regs">V850-Regs</a>
<li>zero-terminated strings: <a href="#Asciz">Asciz</a>
</ul>

<h1>Table of Contents</h1>
<ul>
<li><a href="#Top">Using as</a>
<li><a href="#Overview">Overview</a>
<ul>
<li><a href="#Manual">Structure of this Manual</a>
<li><a href="#GNU%20Assembler">The GNU Assembler</a>
<li><a href="#Object%20Formats">Object File Formats</a>
<li><a href="#Command%20Line">Command Line</a>
<li><a href="#Input%20Files">Input Files</a>
<li><a href="#Object">Output (Object) File</a>
<li><a href="#Errors">Error and Warning Messages</a>
</ul>
<li><a href="#Invoking">Command-Line Options</a>
<ul>
<li><a href="#a">Enable Listings: <code>-a[cdhlns]</code></a>
<li><a href="#D"><code>-D</code></a>
<li><a href="#f">Work Faster: <code>-f</code></a>
<li><a href="#I"><code>.include</code> search path: <code>-I</code> <var>path</var></a>
<li><a href="#K">Difference Tables: <code>-K</code></a>
<li><a href="#L">Include Local Labels: <code>-L</code></a>
<li><a href="#listing">Configuringh listing output: <code>--listing</code></a>
<li><a href="#M">Assemble in MRI Compatibility Mode: <code>-M</code></a>
<li><a href="#MD">Dependency tracking: <code>--MD</code></a>
<li><a href="#o">Name the Object File: <code>-o</code></a>
<li><a href="#R">Join Data and Text Sections: <code>-R</code></a>
<li><a href="#statistics">Display Assembly Statistics: <code>--statistics</code></a>
<li><a href="#traditional-format">Compatible output: <code>--traditional-format</code></a>
<li><a href="#v">Announce Version: <code>-v</code></a>
<li><a href="#W">Control Warnings: <code>-W</code>, <code>--warn</code>, <code>--no-warn</code>, <code>--fatal-warnings</code></a>
<li><a href="#Z">Generate Object File in Spite of Errors: <code>-Z</code></a>
</ul>
<li><a href="#Syntax">Syntax</a>
<ul>
<li><a href="#Preprocessing">Preprocessing</a>
<li><a href="#Whitespace">Whitespace</a>
<li><a href="#Comments">Comments</a>
<li><a href="#Symbol%20Intro">Symbols</a>
<li><a href="#Statements">Statements</a>
<li><a href="#Constants">Constants</a>
<ul>
<li><a href="#Characters">Character Constants</a>
<ul>
<li><a href="#Strings">Strings</a>
<li><a href="#Chars">Characters</a>
</ul>
<li><a href="#Numbers">Number Constants</a>
<ul>
<li><a href="#Integers">Integers</a>
<li><a href="#Bignums">Bignums</a>
<li><a href="#Flonums">Flonums</a>
</ul>
</ul>
</ul>
<li><a href="#Sections">Sections and Relocation</a>
<ul>
<li><a href="#Secs%20Background">Background</a>
<li><a href="#Ld%20Sections">Linker Sections</a>
<li><a href="#As%20Sections">Assembler Internal Sections</a>
<li><a href="#Sub-Sections">Sub-Sections</a>
<li><a href="#bss">bss Section</a>
</ul>
<li><a href="#Symbols">Symbols</a>
<ul>
<li><a href="#Labels">Labels</a>
<li><a href="#Setting%20Symbols">Giving Symbols Other Values</a>
<li><a href="#Symbol%20Names">Symbol Names</a>
<li><a href="#Dot">The Special Dot Symbol</a>
<li><a href="#Symbol%20Attributes">Symbol Attributes</a>
<ul>
<li><a href="#Symbol%20Value">Value</a>
<li><a href="#Symbol%20Type">Type</a>
<li><a href="#a.out%20Symbols">Symbol Attributes: <code>a.out</code></a>
<ul>
<li><a href="#Symbol%20Desc">Descriptor</a>
<li><a href="#Symbol%20Other">Other</a>
</ul>
<li><a href="#COFF%20Symbols">Symbol Attributes for COFF</a>
<ul>
<li><a href="#COFF%20Symbols">Primary Attributes</a>
<li><a href="#COFF%20Symbols">Auxiliary Attributes</a>
</ul>
<li><a href="#SOM%20Symbols">Symbol Attributes for SOM</a>
</ul>
</ul>
<li><a href="#Expressions">Expressions</a>
<ul>
<li><a href="#Empty%20Exprs">Empty Expressions</a>
<li><a href="#Integer%20Exprs">Integer Expressions</a>
<ul>
<li><a href="#Arguments">Arguments</a>
<li><a href="#Operators">Operators</a>
<li><a href="#Prefix%20Ops">Prefix Operator</a>
<li><a href="#Infix%20Ops">Infix Operators</a>
</ul>
</ul>
<li><a href="#Pseudo%20Ops">Assembler Directives</a>
<ul>
<li><a href="#Abort"><code>.abort</code></a>
<li><a href="#ABORT"><code>.ABORT</code></a>
<li><a href="#Align"><code>.align <var>abs-expr</var>, <var>abs-expr</var>, <var>abs-expr</var></code></a>
<li><a href="#Ascii"><code>.ascii "<var>string</var>"</code><small>...</small></a>
<li><a href="#Asciz"><code>.asciz "<var>string</var>"</code><small>...</small></a>
<li><a href="#Balign"><code>.balign[wl] <var>abs-expr</var>, <var>abs-expr</var>, <var>abs-expr</var></code></a>
<li><a href="#Byte"><code>.byte <var>expressions</var></code></a>
<li><a href="#Comm"><code>.comm <var>symbol</var> , <var>length</var> </code></a>
<li><a href="#Data"><code>.data <var>subsection</var></code></a>
<li><a href="#Def"><code>.def <var>name</var></code></a>
<li><a href="#Desc"><code>.desc <var>symbol</var>, <var>abs-expression</var></code></a>
<li><a href="#Dim"><code>.dim</code></a>
<li><a href="#Double"><code>.double <var>flonums</var></code></a>
<li><a href="#Eject"><code>.eject</code></a>
<li><a href="#Else"><code>.else</code></a>
<li><a href="#Elseif"><code>.elseif</code></a>
<li><a href="#End"><code>.end</code></a>
<li><a href="#Endef"><code>.endef</code></a>
<li><a href="#Endfunc"><code>.endfunc</code></a>
<li><a href="#Endif"><code>.endif</code></a>
<li><a href="#Equ"><code>.equ <var>symbol</var>, <var>expression</var></code></a>
<li><a href="#Equiv"><code>.equiv <var>symbol</var>, <var>expression</var></code></a>
<li><a href="#Err"><code>.err</code></a>
<li><a href="#Exitm"><code>.exitm</code></a>
<li><a href="#Extern"><code>.extern</code></a>
<li><a href="#Fail"><code>.fail <var>expression</var></code></a>
<li><a href="#File"><code>.file <var>string</var></code></a>
<li><a href="#Fill"><code>.fill <var>repeat</var> , <var>size</var> , <var>value</var></code></a>
<li><a href="#Float"><code>.float <var>flonums</var></code></a>
<li><a href="#Func"><code>.func <var>name</var>[,<var>label</var>]</code></a>
<li><a href="#Global"><code>.global <var>symbol</var></code>, <code>.globl <var>symbol</var></code></a>
<li><a href="#Hidden"><code>.hidden <var>names</var></code></a>
<li><a href="#hword"><code>.hword <var>expressions</var></code></a>
<li><a href="#Ident"><code>.ident</code></a>
<li><a href="#If"><code>.if <var>absolute expression</var></code></a>
<li><a href="#Incbin"><code>.incbin "<var>file</var>"[,<var>skip</var>[,<var>count</var>]]</code></a>
<li><a href="#Include"><code>.include "<var>file</var>"</code></a>
<li><a href="#Int"><code>.int <var>expressions</var></code></a>
<li><a href="#Internal"><code>.internal <var>names</var></code></a>
<li><a href="#Irp"><code>.irp <var>symbol</var>,<var>values</var></code><small>...</small></a>
<li><a href="#Irpc"><code>.irpc <var>symbol</var>,<var>values</var></code><small>...</small></a>
<li><a href="#Lcomm"><code>.lcomm <var>symbol</var> , <var>length</var></code></a>
<li><a href="#Lflags"><code>.lflags</code></a>
<li><a href="#Line"><code>.line <var>line-number</var></code></a>
<li><a href="#Linkonce"><code>.linkonce [<var>type</var>]</code></a>
<li><a href="#Ln"><code>.ln <var>line-number</var></code></a>
<li><a href="#MRI"><code>.mri <var>val</var></code></a>
<li><a href="#List"><code>.list</code></a>
<li><a href="#Long"><code>.long <var>expressions</var></code></a>
<li><a href="#Macro"><code>.macro</code></a>
<li><a href="#Nolist"><code>.nolist</code></a>
<li><a href="#Octa"><code>.octa <var>bignums</var></code></a>
<li><a href="#Org"><code>.org <var>new-lc</var> , <var>fill</var></code></a>
<li><a href="#P2align"><code>.p2align[wl] <var>abs-expr</var>, <var>abs-expr</var>, <var>abs-expr</var></code></a>
<li><a href="#Previous"><code>.previous</code></a>
<li><a href="#PopSection"><code>.popsection</code></a>
<li><a href="#Print"><code>.print <var>string</var></code></a>
<li><a href="#Protected"><code>.protected <var>names</var></code></a>
<li><a href="#Psize"><code>.psize <var>lines</var> , <var>columns</var></code></a>
<li><a href="#Purgem"><code>.purgem <var>name</var></code></a>
<li><a href="#PushSection"><code>.pushsection <var>name</var> , <var>subsection</var></code></a>
<li><a href="#Quad"><code>.quad <var>bignums</var></code></a>
<li><a href="#Rept"><code>.rept <var>count</var></code></a>
<li><a href="#Sbttl"><code>.sbttl "<var>subheading</var>"</code></a>
<li><a href="#Scl"><code>.scl <var>class</var></code></a>
<li><a href="#Section"><code>.section <var>name</var></code> (COFF version)</a>
<li><a href="#Section"><code>.section <var>name</var></code> (ELF version)</a>
<li><a href="#Set"><code>.set <var>symbol</var>, <var>expression</var></code></a>
<li><a href="#Short"><code>.short <var>expressions</var></code></a>
<li><a href="#Single"><code>.single <var>flonums</var></code></a>
<li><a href="#Size"><code>.size</code> (COFF version)</a>
<li><a href="#Size"><code>.size <var>name</var> , <var>expression</var></code> (ELF version)</a>
<li><a href="#Sleb128"><code>.sleb128 <var>expressions</var></code></a>
<li><a href="#Skip"><code>.skip <var>size</var> , <var>fill</var></code></a>
<li><a href="#Space"><code>.space <var>size</var> , <var>fill</var></code></a>
<li><a href="#Stab"><code>.stabd, .stabn, .stabs</code></a>
<li><a href="#String"><code>.string</code> "<var>str</var>"</a>
<li><a href="#Struct"><code>.struct <var>expression</var></code></a>
<li><a href="#SubSection"><code>.subsection <var>name</var></code></a>
<li><a href="#Symver"><code>.symver</code></a>
<li><a href="#Tag"><code>.tag <var>structname</var></code></a>
<li><a href="#Text"><code>.text <var>subsection</var></code></a>
<li><a href="#Title"><code>.title "<var>heading</var>"</code></a>
<li><a href="#Type"><code>.type <var>int</var></code> (COFF version)</a>
<li><a href="#Type"><code>.type <var>name</var> , <var>type description</var></code> (ELF version)</a>
<li><a href="#Uleb128"><code>.uleb128 <var>expressions</var></code></a>
<li><a href="#Val"><code>.val <var>addr</var></code></a>
<li><a href="#Version"><code>.version "<var>string</var>"</code></a>
<li><a href="#VTableEntry"><code>.vtable_entry <var>table</var>, <var>offset</var></code></a>
<li><a href="#VTableInherit"><code>.vtable_inherit <var>child</var>, <var>parent</var></code></a>
<li><a href="#Weak"><code>.weak <var>names</var></code></a>
<li><a href="#Word"><code>.word <var>expressions</var></code></a>
<li><a href="#Deprecated">Deprecated Directives</a>
</ul>
<li><a href="#Machine%20Dependencies">Machine Dependent Features</a>
<ul>
<li><a href="#ARC-Dependent">ARC Dependent Features</a>
<ul>
<li><a href="#ARC%20Options">Options</a>
<li><a href="#ARC%20Syntax">Syntax</a>
<ul>
<li><a href="#ARC-Chars">Special Characters</a>
<li><a href="#ARC-Regs">Register Names</a>
</ul>
<li><a href="#ARC%20Floating%20Point">Floating Point</a>
<li><a href="#ARC%20Directives">ARC Machine Directives</a>
<li><a href="#ARC%20Opcodes">Opcodes</a>
</ul>
<li><a href="#AMD29K-Dependent">AMD 29K Dependent Features</a>
<ul>
<li><a href="#AMD29K%20Options">Options</a>
<li><a href="#AMD29K%20Syntax">Syntax</a>
<ul>
<li><a href="#AMD29K-Macros">Macros</a>
<li><a href="#AMD29K-Chars">Special Characters</a>
<li><a href="#AMD29K-Regs">Register Names</a>
</ul>
<li><a href="#AMD29K%20Floating%20Point">Floating Point</a>
<li><a href="#AMD29K%20Directives">AMD 29K Machine Directives</a>
<li><a href="#AMD29K%20Opcodes">Opcodes</a>
</ul>
<li><a href="#ARM-Dependent">ARM Dependent Features</a>
<ul>
<li><a href="#ARM%20Options">Options</a>
<li><a href="#ARM%20Syntax">Syntax</a>
<ul>
<li><a href="#ARM-Chars">Special Characters</a>
<li><a href="#ARM-Regs">Register Names</a>
</ul>
<li><a href="#ARM%20Floating%20Point">Floating Point</a>
<li><a href="#ARM%20Directives">ARM Machine Directives</a>
<li><a href="#ARM%20Opcodes">Opcodes</a>
</ul>
<li><a href="#D10V-Dependent">D10V Dependent Features</a>
<ul>
<li><a href="#D10V-Opts">D10V Options</a>
<li><a href="#D10V-Syntax">Syntax</a>
<ul>
<li><a href="#D10V-Size">Size Modifiers</a>
<li><a href="#D10V-Subs">Sub-Instructions</a>
<li><a href="#D10V-Chars">Special Characters</a>
<li><a href="#D10V-Regs">Register Names</a>
<li><a href="#D10V-Addressing">Addressing Modes</a>
<li><a href="#D10V-Word">@WORD Modifier</a>
</ul>
<li><a href="#D10V-Float">Floating Point</a>
<li><a href="#D10V-Opcodes">Opcodes</a>
</ul>
<li><a href="#D30V-Dependent">D30V Dependent Features</a>
<ul>
<li><a href="#D30V-Opts">D30V Options</a>
<li><a href="#D30V-Syntax">Syntax</a>
<ul>
<li><a href="#D30V-Size">Size Modifiers</a>
<li><a href="#D30V-Subs">Sub-Instructions</a>
<li><a href="#D30V-Chars">Special Characters</a>
<li><a href="#D30V-Guarded">Guarded Execution</a>
<li><a href="#D30V-Regs">Register Names</a>
<li><a href="#D30V-Addressing">Addressing Modes</a>
</ul>
<li><a href="#D30V-Float">Floating Point</a>
<li><a href="#D30V-Opcodes">Opcodes</a>
</ul>
<li><a href="#H8%2f300-Dependent">H8/300 Dependent Features</a>
<ul>
<li><a href="#H8%2f300%20Options">Options</a>
<li><a href="#H8%2f300%20Syntax">Syntax</a>
<ul>
<li><a href="#H8%2f300-Chars">Special Characters</a>
<li><a href="#H8%2f300-Regs">Register Names</a>
<li><a href="#H8%2f300-Addressing">Addressing Modes</a>
</ul>
<li><a href="#H8%2f300%20Floating%20Point">Floating Point</a>
<li><a href="#H8%2f300%20Directives">H8/300 Machine Directives</a>
<li><a href="#H8%2f300%20Opcodes">Opcodes</a>
</ul>
<li><a href="#H8%2f500-Dependent">H8/500 Dependent Features</a>
<ul>
<li><a href="#H8%2f500%20Options">Options</a>
<li><a href="#H8%2f500%20Syntax">Syntax</a>
<ul>
<li><a href="#H8%2f500-Chars">Special Characters</a>
<li><a href="#H8%2f500-Regs">Register Names</a>
<li><a href="#H8%2f500-Addressing">Addressing Modes</a>
</ul>
<li><a href="#H8%2f500%20Floating%20Point">Floating Point</a>
<li><a href="#H8%2f500%20Directives">H8/500 Machine Directives</a>
<li><a href="#H8%2f500%20Opcodes">Opcodes</a>
</ul>
<li><a href="#HPPA-Dependent">HPPA Dependent Features</a>
<ul>
<li><a href="#HPPA%20Notes">Notes</a>
<li><a href="#HPPA%20Options">Options</a>
<li><a href="#HPPA%20Syntax">Syntax</a>
<li><a href="#HPPA%20Floating%20Point">Floating Point</a>
<li><a href="#HPPA%20Directives">HPPA Assembler Directives</a>
<li><a href="#HPPA%20Opcodes">Opcodes</a>
</ul>
<li><a href="#ESA%2f390-Dependent">ESA/390 Dependent Features</a>
<ul>
<li><a href="#ESA%2f390%20Notes">Notes</a>
<li><a href="#ESA%2f390%20Options">Options</a>
<li><a href="#ESA%2f390%20Syntax">Syntax</a>
<li><a href="#ESA%2f390%20Floating%20Point">Floating Point</a>
<li><a href="#ESA%2f390%20Directives">ESA/390 Assembler Directives</a>
<li><a href="#ESA%2f390%20Opcodes">Opcodes</a>
</ul>
<li><a href="#i386-Dependent">80386 Dependent Features</a>
<ul>
<li><a href="#i386-Options">Options</a>
<li><a href="#i386-Syntax">AT&amp;T Syntax versus Intel Syntax</a>
<li><a href="#i386-Mnemonics">Instruction Naming</a>
<li><a href="#i386-Regs">Register Naming</a>
<li><a href="#i386-Prefixes">Instruction Prefixes</a>
<li><a href="#i386-Memory">Memory References</a>
<li><a href="#i386-Jumps">Handling of Jump Instructions</a>
<li><a href="#i386-Float">Floating Point</a>
<li><a href="#i386-SIMD">Intel's MMX and AMD's 3DNow! SIMD Operations</a>
<li><a href="#i386-16bit">Writing 16-bit Code</a>
<li><a href="#i386-Bugs">AT&amp;T Syntax bugs</a>
<li><a href="#i386-Arch">Specifying CPU Architecture</a>
<li><a href="#i386-Notes">Notes</a>
</ul>
<li><a href="#i860-Dependent">Intel i860 Dependent Features</a>
<ul>
<li><a href="#Notes-i860">i860 Notes</a>
<li><a href="#Options-i860">i860 Command-line Options</a>
<ul>
<li><a href="#Options-i860">SVR4 compatibility options</a>
<li><a href="#Options-i860">Other options</a>
</ul>
<li><a href="#Directives-i860">i860 Machine Directives</a>
<li><a href="#Opcodes%20for%20i860">i860 Opcodes</a>
<ul>
<li><a href="#Opcodes%20for%20i860">Other instruction support (pseudo-instructions)</a>
</ul>
</ul>
<li><a href="#i960-Dependent">Intel 80960 Dependent Features</a>
<ul>
<li><a href="#Options-i960">i960 Command-line Options</a>
<li><a href="#Floating%20Point-i960">Floating Point</a>
<li><a href="#Directives-i960">i960 Machine Directives</a>
<li><a href="#Opcodes%20for%20i960">i960 Opcodes</a>
<ul>
<li><a href="#callj-i960"><code>callj</code></a>
<li><a href="#Compare-and-branch-i960">Compare-and-Branch</a>
</ul>
</ul>
<li><a href="#M32R-Dependent">M32R Dependent Features</a>
<ul>
<li><a href="#M32R-Opts">M32R Options</a>
<li><a href="#M32R-Warnings">M32R Warnings</a>
</ul>
<li><a href="#M68K-Dependent">M680x0 Dependent Features</a>
<ul>
<li><a href="#M68K-Opts">M680x0 Options</a>
<li><a href="#M68K-Syntax">Syntax</a>
<li><a href="#M68K-Moto-Syntax">Motorola Syntax</a>
<li><a href="#M68K-Float">Floating Point</a>
<li><a href="#M68K-Directives">680x0 Machine Directives</a>
<li><a href="#M68K-opcodes">Opcodes</a>
<ul>
<li><a href="#M68K-Branch">Branch Improvement</a>
<li><a href="#M68K-Chars">Special Characters</a>
</ul>
</ul>
<li><a href="#M68HC11-Dependent">M68HC11 and M68HC12 Dependent Features</a>
<ul>
<li><a href="#M68HC11-Opts">M68HC11 and M68HC12 Options</a>
<li><a href="#M68HC11-Syntax">Syntax</a>
<li><a href="#M68HC11-Float">Floating Point</a>
<li><a href="#M68HC11-opcodes">Opcodes</a>
<ul>
<li><a href="#M68HC11-Branch">Branch Improvement</a>
</ul>
</ul>
<li><a href="#M88K-Dependent">Motorola M88K Dependent Features</a>
<ul>
<li><a href="#M88K%20Directives">M88K Machine Directives</a>
</ul>
<li><a href="#MIPS-Dependent">MIPS Dependent Features</a>
<ul>
<li><a href="#MIPS%20Opts">Assembler options</a>
<li><a href="#MIPS%20Object">MIPS ECOFF object code</a>
<li><a href="#MIPS%20Stabs">Directives for debugging information</a>
<li><a href="#MIPS%20ISA">Directives to override the ISA level</a>
<li><a href="#MIPS%20autoextend">Directives for extending MIPS 16 bit instructions</a>
<li><a href="#MIPS%20insn">Directive to mark data as an instruction</a>
<li><a href="#MIPS%20option%20stack">Directives to save and restore options</a>
</ul>
<li><a href="#PDP-11-Dependent">PDP-11 Dependent Features</a>
<ul>
<li><a href="#PDP-11-Options">Options</a>
<ul>
<li><a href="#PDP-11-Options">Code Generation Options</a>
<li><a href="#PDP-11-Options">Instruction Set Extention Options</a>
<li><a href="#PDP-11-Options">CPU Model Options</a>
<li><a href="#PDP-11-Options">Machine Model Options</a>
</ul>
<li><a href="#PDP-11-Pseudos">Assembler Directives</a>
<li><a href="#PDP-11-Syntax">PDP-11 Assembly Language Syntax</a>
<li><a href="#PDP-11-Mnemonics">Instruction Naming</a>
<li><a href="#PDP-11-Synthetic">Synthetic Instructions</a>
</ul>
<li><a href="#PJ-Dependent">picoJava Dependent Features</a>
<ul>
<li><a href="#PJ%20Options">Options</a>
</ul>
<li><a href="#SH-Dependent">Hitachi SH Dependent Features</a>
<ul>
<li><a href="#SH%20Options">Options</a>
<li><a href="#SH%20Syntax">Syntax</a>
<ul>
<li><a href="#SH-Chars">Special Characters</a>
<li><a href="#SH-Regs">Register Names</a>
<li><a href="#SH-Addressing">Addressing Modes</a>
</ul>
<li><a href="#SH%20Floating%20Point">Floating Point</a>
<li><a href="#SH%20Directives">SH Machine Directives</a>
<li><a href="#SH%20Opcodes">Opcodes</a>
</ul>
<li><a href="#Sparc-Dependent">SPARC Dependent Features</a>
<ul>
<li><a href="#Sparc-Opts">Options</a>
<li><a href="#Sparc-Aligned-Data">Enforcing aligned data</a>
<li><a href="#Sparc-Float">Floating Point</a>
<li><a href="#Sparc-Directives">Sparc Machine Directives</a>
</ul>
<li><a href="#Z8000-Dependent">Z8000 Dependent Features</a>
<ul>
<li><a href="#Z8000%20Options">Options</a>
<li><a href="#Z8000%20Syntax">Syntax</a>
<ul>
<li><a href="#Z8000-Chars">Special Characters</a>
<li><a href="#Z8000-Regs">Register Names</a>
<li><a href="#Z8000-Addressing">Addressing Modes</a>
</ul>
<li><a href="#Z8000%20Directives">Assembler Directives for the Z8000</a>
<li><a href="#Z8000%20Opcodes">Opcodes</a>
</ul>
<li><a href="#Vax-Dependent">VAX Dependent Features</a>
<ul>
<li><a href="#VAX-Opts">VAX Command-Line Options</a>
<li><a href="#VAX-float">VAX Floating Point</a>
<li><a href="#VAX-directives">Vax Machine Directives</a>
<li><a href="#VAX-opcodes">VAX Opcodes</a>
<li><a href="#VAX-branch">VAX Branch Improvement</a>
<li><a href="#VAX-operands">VAX Operands</a>
<li><a href="#VAX-no">Not Supported on VAX</a>
</ul>
<li><a href="#V850-Dependent">v850 Dependent Features</a>
<ul>
<li><a href="#V850%20Options">Options</a>
<li><a href="#V850%20Syntax">Syntax</a>
<ul>
<li><a href="#V850-Chars">Special Characters</a>
<li><a href="#V850-Regs">Register Names</a>
</ul>
<li><a href="#V850%20Floating%20Point">Floating Point</a>
<li><a href="#V850%20Directives">V850 Machine Directives</a>
<li><a href="#V850%20Opcodes">Opcodes</a>
</ul>
</ul>
<li><a href="#Reporting%20Bugs">Reporting Bugs</a>
<ul>
<li><a href="#Bug%20Criteria">Have you found a bug?</a>
<li><a href="#Bug%20Reporting">How to report bugs</a>
</ul>
<li><a href="#Acknowledgements">Acknowledgements</a>
<li><a href="#GNU%20Free%20Documentation%20License">GNU Free Documentation License</a>
<li><a href="#Index">Index</a>
</ul>


<hr><h4>Footnotes</h4>
<ol type="1">
<li><a name="fn-1"></a>
<p>Any
more details?</p>

</ol><hr>

</body></html>

