5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd for2.vcd -o for2.cdd -v for2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" for2.v 1 37 1
2 1 6 8000c 1 3d 5002 0 0 1 26 2 $u0
2 2 14 8000c 1 3d 5002 0 0 1 26 2 $u6
1 a 3 1840006 1 0 0 0 1 25 2
1 b 3 1840009 1 0 0 0 1 25 2
1 i 4 83000b 1 0 31 0 32 25 37aa aa aa aa aa aa aa aa
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" for2.v 0 12 1
2 3 7 10004 1 3d 5002 0 0 1 26 2 $u1
4 3 11 0 0
3 1 main.$u0.$u1 "main.$u0.$u1" for2.v 0 11 1
2 4 8 30005 1 3e 5002 0 0 1 26 2 $u4
2 5 10 c000c 1 3e 5002 0 0 1 26 2 $u5
2 6 8 3000e 1 3f 1002 0 0 1 26 2
4 6 0 0 0
4 5 0 6 6
4 4 11 5 5
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" for2.v 0 0 1
2 7 8 8000a 1 3e 5002 0 0 1 26 2 $u3
4 7 11 0 0
3 1 main.$u0.$u1.$u2.$u3 "main.$u0.$u1.$u2.$u3" for2.v 8 8 1
2 8 8 a000a 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 9 8 80008 0 1 1400 0 0 32 9 i
2 10 8 8000a 1 37 6 8 9
2 11 8 f000f 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 12 8 d000d 5 1 100c 0 0 32 9 i
2 13 8 d000f 5 d 128a 11 12 1 26 1002
2 14 9 e000e 4 1 1008 0 0 1 9 a
2 15 9 e000e 0 2a 1000 0 0 1 26 2
2 16 9 e000e 9 29 100a 14 15 1 26 2
2 17 8 160016 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 18 8 140014 4 1 101c 0 0 32 9 i
2 19 8 140016 4 6 1298 17 18 32 26 121eaa faa faa faa faa faa faa faa
2 20 8 120012 0 1 1400 0 0 32 9 i
2 21 8 120016 4 37 2a 19 20
4 21 6 13 13
4 16 0 21 0
4 13 0 16 0
4 10 11 13 13
3 1 main.$u0.$u1.$u4 "main.$u0.$u1.$u4" for2.v 8 8 1
2 22 8 30005 1 3d 5002 0 0 1 26 2 $u2
4 22 11 0 0
3 1 main.$u0.$u1.$u5 "main.$u0.$u1.$u5" for2.v 10 10 1
2 23 10 c000c 1 1 1008 0 0 1 9 b
2 24 10 c000c 0 2a 1000 0 0 1 26 2
2 25 10 c000c 2 29 100a 23 24 1 26 2
4 25 11 0 0
3 1 main.$u6 "main.$u6" for2.v 0 26 1
2 26 15 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 27 15 10003 2 2c 900a 26 0 32 26 aa aa aa aa aa aa aa aa
2 28 16 10003 1 3c 1012 0 0 1 9 a
2 29 17 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 30 17 10003 2 2c 900a 29 0 32 26 aa aa aa aa aa aa aa aa
2 31 18 10003 1 3c 1012 0 0 1 9 a
2 32 19 10003 1 3c 1012 0 0 1 9 b
2 33 20 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 34 20 10003 2 2c 900a 33 0 32 26 aa aa aa aa aa aa aa aa
2 35 21 10003 1 3c 1012 0 0 1 9 a
2 36 22 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 37 22 10003 2 2c 900a 36 0 32 26 aa aa aa aa aa aa aa aa
2 38 23 10003 1 3c 1012 0 0 1 9 a
2 39 24 10003 1 3c 1012 0 0 1 9 a
2 40 25 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 41 25 10003 2 2c 900a 40 0 32 26 aa aa aa aa aa aa aa aa
4 41 0 0 0
4 39 0 41 41
4 38 0 39 39
4 37 0 38 0
4 35 0 37 37
4 34 0 35 0
4 32 0 34 34
4 31 0 32 32
4 30 0 31 0
4 28 0 30 30
4 27 11 28 0
3 1 main.$u7 "main.$u7" for2.v 0 35 1
