{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575519007522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575519007529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 22:10:07 2019 " "Processing started: Wed Dec 04 22:10:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575519007529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519007529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519007529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575519008067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575519008067 ""}
{ "Warning" "WSGN_SEARCH_FILE" "master.vhd 2 1 " "Using design file master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-Beh " "Found design unit 1: master-Beh" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575519018633 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575519018633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575519018633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575519018638 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_dw master.vhd(66) " "VHDL Process Statement warning at master.vhd(66): signal \"min_dw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018640 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_u master.vhd(67) " "VHDL Process Statement warning at master.vhd(67): signal \"contM_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018640 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_u master.vhd(68) " "VHDL Process Statement warning at master.vhd(68): signal \"contM_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018640 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_d master.vhd(70) " "VHDL Process Statement warning at master.vhd(70): signal \"contM_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018640 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_d master.vhd(71) " "VHDL Process Statement warning at master.vhd(71): signal \"contM_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hora_dw master.vhd(77) " "VHDL Process Statement warning at master.vhd(77): signal \"hora_dw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_u master.vhd(78) " "VHDL Process Statement warning at master.vhd(78): signal \"contH_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_u master.vhd(79) " "VHDL Process Statement warning at master.vhd(79): signal \"contH_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_d master.vhd(81) " "VHDL Process Statement warning at master.vhd(81): signal \"contH_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_d master.vhd(82) " "VHDL Process Statement warning at master.vhd(82): signal \"contH_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_up master.vhd(88) " "VHDL Process Statement warning at master.vhd(88): signal \"min_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_u master.vhd(89) " "VHDL Process Statement warning at master.vhd(89): signal \"contM_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_u master.vhd(90) " "VHDL Process Statement warning at master.vhd(90): signal \"contM_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_d master.vhd(92) " "VHDL Process Statement warning at master.vhd(92): signal \"contM_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018641 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contM_d master.vhd(93) " "VHDL Process Statement warning at master.vhd(93): signal \"contM_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hora_up master.vhd(99) " "VHDL Process Statement warning at master.vhd(99): signal \"hora_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_u master.vhd(100) " "VHDL Process Statement warning at master.vhd(100): signal \"contH_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_u master.vhd(101) " "VHDL Process Statement warning at master.vhd(101): signal \"contH_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_d master.vhd(103) " "VHDL Process Statement warning at master.vhd(103): signal \"contH_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_d master.vhd(104) " "VHDL Process Statement warning at master.vhd(104): signal \"contH_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contH_u master.vhd(104) " "VHDL Process Statement warning at master.vhd(104): signal \"contH_u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and2 master.vhd(105) " "VHDL Process Statement warning at master.vhd(105): signal \"and2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "and2 master.vhd(42) " "VHDL Process Statement warning at master.vhd(42): inferring latch(es) for signal or variable \"and2\", which holds its previous value in one or more paths through the process" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575519018642 "|Master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "and2 master.vhd(42) " "Inferred latch for \"and2\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018643 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contH_d\[0\] master.vhd(77) " "HDL error at master.vhd(77): can't infer register for \"contH_d\[0\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 77 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018643 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contH_d\[0\] master.vhd(42) " "Inferred latch for \"contH_d\[0\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contH_d\[1\] master.vhd(77) " "HDL error at master.vhd(77): can't infer register for \"contH_d\[1\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 77 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contH_d\[1\] master.vhd(42) " "Inferred latch for \"contH_d\[1\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contH_d\[2\] master.vhd(77) " "HDL error at master.vhd(77): can't infer register for \"contH_d\[2\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 77 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contH_d\[2\] master.vhd(42) " "Inferred latch for \"contH_d\[2\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contH_d\[3\] master.vhd(77) " "HDL error at master.vhd(77): can't infer register for \"contH_d\[3\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 77 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contH_d\[3\] master.vhd(42) " "Inferred latch for \"contH_d\[3\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contM_d\[0\] master.vhd(66) " "HDL error at master.vhd(66): can't infer register for \"contM_d\[0\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 66 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contM_d\[0\] master.vhd(42) " "Inferred latch for \"contM_d\[0\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contM_d\[1\] master.vhd(66) " "HDL error at master.vhd(66): can't infer register for \"contM_d\[1\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 66 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contM_d\[1\] master.vhd(42) " "Inferred latch for \"contM_d\[1\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contM_d\[2\] master.vhd(66) " "HDL error at master.vhd(66): can't infer register for \"contM_d\[2\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 66 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contM_d\[2\] master.vhd(42) " "Inferred latch for \"contM_d\[2\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 "|Master"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "contM_d\[3\] master.vhd(66) " "HDL error at master.vhd(66): can't infer register for \"contM_d\[3\]\" because its behavior does not match any supported register model" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 66 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Analysis & Synthesis" 0 -1 1575519018644 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contM_d\[3\] master.vhd(42) " "Inferred latch for \"contM_d\[3\]\" at master.vhd(42)" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018645 "|Master"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "master.vhd(44) " "HDL error at master.vhd(44): couldn't implement registers for assignments on this clock edge" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 44 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1575519018645 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575519018646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575519018772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 22:10:18 2019 " "Processing ended: Wed Dec 04 22:10:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575519018772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575519018772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575519018772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575519018772 ""}
