{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554968266958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554968266971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 09:37:46 2019 " "Processing started: Thu Apr 11 09:37:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554968266971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554968266971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_board -c accum_N_bits_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off accum_N_bits_board -c accum_N_bits_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554968266972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554968268714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554968268715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum_n_bits_board.v 5 5 " "Found 5 design units, including 5 entities, in source file accum_n_bits_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum_N_bits_board " "Found entity 1: accum_N_bits_board" {  } { { "accum_N_bits_board.v" "" { Text "D:/Projects/SW/ps7/zad1/accum_N_bits_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968287035 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_carry " "Found entity 2: adder_carry" {  } { { "accum_N_bits_board.v" "" { Text "D:/Projects/SW/ps7/zad1/accum_N_bits_board.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968287035 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_1_bit " "Found entity 3: adder_1_bit" {  } { { "accum_N_bits_board.v" "" { Text "D:/Projects/SW/ps7/zad1/accum_N_bits_board.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968287035 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch_D " "Found entity 4: latch_D" {  } { { "accum_N_bits_board.v" "" { Text "D:/Projects/SW/ps7/zad1/accum_N_bits_board.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968287035 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder_hex_16 " "Found entity 5: decoder_hex_16" {  } { { "accum_N_bits_board.v" "" { Text "D:/Projects/SW/ps7/zad1/accum_N_bits_board.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554968287035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554968287035 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Q accum_N_bits_board.v(56) " "Verilog HDL Procedural Assignment error at accum_N_bits_board.v(56): object \"Q\" on left-hand side of assignment must have a variable data type" {  } { { "accum_N_bits_board.v" "" { Text "D:/Projects/SW/ps7/zad1/accum_N_bits_board.v" 56 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1554968287037 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554968287144 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 09:38:07 2019 " "Processing ended: Thu Apr 11 09:38:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554968287144 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554968287144 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554968287144 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554968287144 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554968287867 ""}
