{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[1477,5971,10,0],"details":[{"text":"Global interconnect for 13 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"avgpool2d","total_kernel_resources":[5393,6895,32,3.5],"type":"function","total_percent":[7.60519,4.92188,3.14633,6.22568,3.57143],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[172,102,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:143","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":143}]],"replace_name":"true","type":"resource","data":[169,128,0,0],"children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[169,128,0,0]}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[82,67,0,0]}],"type":"resource","data":[82,67,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":147}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:147","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"9-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[6.66667,0,0,0]}],"data":[39.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":149}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:149","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Floating-point Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[470,2018,13,0]}],"data":[1530,2735,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":150}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:150","children":[{"count":1,"name":"9-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3.33333,0,0,0]}],"data":[3.33333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":152}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:152","children":[{"count":1,"name":"Floating-point Divide","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[1014,1065,5,3.5]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[809,1293,14,0]}],"data":[1823,2358,19,3.5],"type":"resource"}],"data":[5393.00003,6895,32,3.5],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv2d1x1","total_kernel_resources":[25611,31750,247,20],"type":"function","total_percent":[35.6176,23.3737,14.4882,48.0545,17.8571],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[790,394,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1207,1927,1,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]}],"type":"resource","data":[1277,1929,1,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":106}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:106","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":108}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:108","children":[{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[318,331,13,0]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Select","data":[32,32,0,0],"type":"resource"}],"data":[350,363,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":110}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:110","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":118}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:118","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":120}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:120","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[42.33333,1.666667,0,0]}],"data":[75.3333,1.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":124}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:124","children":[{"count":4,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,0]},{"count":4,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[264,0,0,8]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":4,"name":"Floating-point Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3980,2868,0,0]},{"count":4,"name":"Floating-point Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[1096,960,0,4]},{"count":5,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[15100,21591,215,0]}],"data":[20637,25419,215,12],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":128}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:128","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":115}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:115","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[5.5,0.5,0,0]},{"count":2,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.5,0.5,0,0]}],"data":[39,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":130}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:130","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.75,0.25,0,0]},{"count":1,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.25,0.25,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[26,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[565,2136.5,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":131}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:131","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.75,0.25,0,0]},{"count":1,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.25,0.25,0,0]}],"data":[3,0.5,0,0],"type":"resource"}],"data":[25610.99997,31750,247,20],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv2d3x3","total_kernel_resources":[35023,34589,209,29],"type":"function","total_percent":[44.2753,31.9635,15.7837,40.6615,25.8929],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[1141,563,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":4,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2199,3418,6,0]},{"count":4,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":3,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":9,"name":"Floating-point Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[8955,6453,0,0]},{"count":9,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[288,288,0,0]}],"type":"resource","data":[11514,10163,6,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":57}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:57","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":58}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:58","children":[{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[318,331,13,0]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Select","data":[32,32,0,0],"type":"resource"}],"data":[350,363,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":59}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:59","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[165,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":75}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:75","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[165,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":79}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:79","children":[{"count":12,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[420,12,0,0]},{"count":24,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"And","data":[11,11,0,0],"type":"resource"},{"count":13,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Or","data":[1,1,0,0],"type":"resource"}],"data":[432,24,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":89}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:89","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Floating-point Compare","data":[105,8,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Integer Compare","data":[2.75,0.25,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Select","data":[26,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Store","data":[366,2128,16,0],"type":"resource"}],"data":[663.75,2136.25,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":78}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:78","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[165,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":70}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:70","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[55,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[46,2,0,0]}],"data":[101,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":81}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:81","children":[{"count":7,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[209,0,0,0]},{"count":4,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[264,0,0,8]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":9,"name":"Floating-point Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2466,2160,0,9]},{"count":4,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[15608,17672,172,0]}],"data":[18612,19832,172,17],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":64}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:64","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[5.5,0.5,0,0]}],"data":[38.5,0.5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":90}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:90","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.75,0.25,0,0]}],"data":[2.75,0.25,0,0],"type":"resource"}],"data":[35023,34589,209,29],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"maxpool2d","total_kernel_resources":[4993,7296,29,12],"type":"function","total_percent":[7.49909,4.55682,3.32932,5.64202,10.7143],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[603,277,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[893,1256,0,0]},{"count":1,"name":"3-bit Integer Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":4,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[99,99,0,0]}],"type":"resource","data":[1065,1357,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":12}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:12","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":13}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:13","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":36}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:36","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Store","data":[366,2128,16,0],"type":"resource"}],"data":[530,2128,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":28}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:28","children":[{"count":2,"name":"3-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.66667,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.666667,0.666667,0,0]}],"data":[36.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":30}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:30","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[99,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[470,2018,13,0]}],"data":[700,2018,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":31}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:31","children":[{"count":1,"name":"3-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[1.33333,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":1,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.333333,0.333333,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[26,0,0,0]}],"data":[132.667,8.33333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":16}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:16","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[11,1,0,0]}],"data":[44,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":18}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:18","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[7.33333,0.666667,0,0]}],"data":[40.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":37}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:37","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"}],"data":[4993.00027,7295.999997,29,12],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[74657.00027,88408.999997,547,64.5],"total_percent":[101.747,68.1351,40.3429,106.42,58.0357],"total":[74657,88409,547,65],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}