// Seed: 2152509676
module module_0;
  assign module_1.id_9 = 0;
  wire id_1;
endmodule
macromodule module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6
);
  logic id_8;
  module_0 modCall_1 ();
  always id_8 = #id_9 id_8;
  assign id_1 = id_9;
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input wire id_2,
    output wire id_3,
    input uwire id_4,
    output uwire id_5
    , id_17,
    input wor id_6,
    output supply1 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    input supply1 id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    output uwire id_15
);
  wire id_18;
  ;
  or primCall (id_0, id_10, id_11, id_14, id_17, id_18, id_2, id_4, id_6, id_8);
  module_0 modCall_1 ();
  assign id_7 = 1;
  wire id_19;
endmodule
