
---------- Begin Simulation Statistics ----------
final_tick                                13985711500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254509                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423540                       # Number of bytes of host memory used
host_op_rate                                   431073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.75                       # Real time elapsed on the host
host_tick_rate                              299128184                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11899542                       # Number of instructions simulated
sim_ops                                      20154767                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013986                       # Number of seconds simulated
sim_ticks                                 13985711500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.797142                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2406                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003212                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5044137                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357508                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443284                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          184                       # TLB misses on write requests
system.cpu0.numCycles                        27971423                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927286                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1899542                       # Number of instructions committed
system.cpu1.committedOps                      3226836                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.725332                       # CPI: cycles per instruction
system.cpu1.discardedOps                       904106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     346188                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2022                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1228131                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4374                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       22912976                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067910                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     623648                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          175                       # TLB misses on write requests
system.cpu1.numCycles                        27971387                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.07%      0.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1791362     55.51%     55.58% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.60% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.64% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.65% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.71% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.74% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.03%     55.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.77% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.77% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.78% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      6.19%     61.97% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      4.13%     66.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     66.16% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1092110     33.84%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3226836                       # Class of committed instruction
system.cpu1.tickCycles                        5058411                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        320596                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809433                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            156                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              13953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146381                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13396                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146866                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146865                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       481414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       481414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19660736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19660736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19660736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160819                       # Request fanout histogram
system.membus.reqLayer4.occupancy           977670000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          849896250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429374                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429374                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13863                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13863                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13863                       # number of overall misses
system.cpu0.icache.overall_misses::total        13863                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    318605000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    318605000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    318605000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    318605000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443237                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443237                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443237                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443237                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005674                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005674                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22982.399192                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22982.399192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22982.399192                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22982.399192                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13847                       # number of writebacks
system.cpu0.icache.writebacks::total            13847                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13863                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13863                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13863                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13863                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    304742000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    304742000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    304742000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    304742000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005674                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005674                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005674                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005674                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21982.399192                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21982.399192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21982.399192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21982.399192                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13847                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    318605000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    318605000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22982.399192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22982.399192                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13863                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13863                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    304742000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    304742000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21982.399192                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21982.399192                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999031                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443237                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13863                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.241578                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999031                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559759                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559759                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861317                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861317                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861713                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861713                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226629                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226629                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233624                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233624                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4076249985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4076249985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4076249985                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4076249985                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087946                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087946                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095337                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095337                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038328                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038328                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17986.444740                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17986.444740                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17447.907685                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17447.907685                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5366                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               91                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.967033                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61029                       # number of writebacks
system.cpu0.dcache.writebacks::total            61029                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8998                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8998                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221374                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221374                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3610938500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3610938500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3926971500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3926971500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16592.022736                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16592.022736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17739.081825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17739.081825                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221358                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983059                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2420044500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2420044500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14828.885771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14828.885771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          567                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          567                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2230417000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2230417000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13714.587010                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13714.587010                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878258                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878258                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1656205485                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1656205485                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032668                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032668                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26110.348016                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26110.348016                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8431                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55000                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1380521500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1380521500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25100.390909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25100.390909                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          396                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          396                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6995                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6995                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.946421                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.946421                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    316033000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    316033000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 84433.075073                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 84433.075073                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083087                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221374                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.478778                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984070                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984070                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       614720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          614720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       614720                       # number of overall hits
system.cpu1.icache.overall_hits::total         614720                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8885                       # number of overall misses
system.cpu1.icache.overall_misses::total         8885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    241654000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    241654000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    241654000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    241654000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       623605                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       623605                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       623605                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       623605                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014248                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014248                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014248                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014248                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27197.974114                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27197.974114                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27197.974114                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27197.974114                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8869                       # number of writebacks
system.cpu1.icache.writebacks::total             8869                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8885                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8885                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    232769000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    232769000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    232769000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    232769000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014248                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014248                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014248                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014248                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26197.974114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26197.974114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26197.974114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26197.974114                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8869                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       614720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         614720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    241654000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    241654000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       623605                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       623605                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014248                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014248                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27197.974114                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27197.974114                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    232769000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    232769000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014248                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014248                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26197.974114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26197.974114                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998997                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             623605                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8885                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            70.186269                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998997                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4997725                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4997725                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1264249                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1264249                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1264249                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1264249                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       302783                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        302783                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       302783                       # number of overall misses
system.cpu1.dcache.overall_misses::total       302783                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  23550646000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23550646000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  23550646000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23550646000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1567032                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1567032                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1567032                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1567032                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193221                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77780.608555                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77780.608555                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77780.608555                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77780.608555                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       146254                       # number of writebacks
system.cpu1.dcache.writebacks::total           146254                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       142156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       142156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       142156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       142156                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       160627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       160627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       160627                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       160627                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11922255000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11922255000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11922255000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11922255000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102504                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102504                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102504                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102504                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74223.231462                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74223.231462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74223.231462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74223.231462                       # average overall mshr miss latency
system.cpu1.dcache.replacements                160610                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       327251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         327251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    426990500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    426990500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       343654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       343654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.047731                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047731                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26031.244285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26031.244285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    396957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    396957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24655.714286                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24655.714286                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       936998                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        936998                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       286380                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       286380                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23123655500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23123655500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1223378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1223378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.234090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.234090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80744.659194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80744.659194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       141853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       141853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       144527                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       144527                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11525298000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11525298000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79744.947311                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79744.947311                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999061                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1424875                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           160626                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.870762                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999061                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12696882                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12696882                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18360                       # number of demand (read+write) hits
system.l2.demand_hits::total                   243930                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11966                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206446                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7158                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18360                       # number of overall hits
system.l2.overall_hits::total                  243930                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            142267                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160819                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1897                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14928                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1727                       # number of overall misses
system.l2.overall_misses::.cpu1.data           142267                       # number of overall misses
system.l2.overall_misses::total                160819                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    153245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1277295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    139800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11418643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12988983500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    153245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1277295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    139800000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11418643500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12988983500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          160627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         160627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.136839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.194373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.885698                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397330                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.136839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.194373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.885698                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397330                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80782.814971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85563.705788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80949.623625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80262.067099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80767.717123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80782.814971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85563.705788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80949.623625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80262.067099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80767.717123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146381                       # number of writebacks
system.l2.writebacks::total                    146381                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       142267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160819                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       142267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160819                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    134275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1128015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    122530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9995983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11380803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    134275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1128015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    122530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9995983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11380803500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.194373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.885698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.194373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.885698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397330                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70782.814971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75563.705788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70949.623625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70262.137390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70767.779305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70782.814971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75563.705788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70949.623625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70262.137390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70767.779305                       # average overall mshr miss latency
system.l2.replacements                         159915                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       207283                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           207283                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       207283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       207283                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22716                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22716                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52661                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         139408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146866                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    652105000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11185821500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11837926500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       144527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87436.980424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80238.017187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80603.587624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       139408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    577525000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9791751500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10369276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.736071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77436.980424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70238.088919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70603.655713                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    153245000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    139800000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    293045000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13863                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.136839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.194373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80782.814971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80949.623625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80862.306843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    134275000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    122530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    256805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.194373                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.159311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70782.814971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70949.623625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70862.306843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2859                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    625190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    232822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    858012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.177578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83693.440428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81434.767401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83068.254429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    550490000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    204232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    754722000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.177578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73693.440428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71434.767401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73068.254429                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.342540                       # Cycle average of tags in use
system.l2.tags.total_refs                      809413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    160939                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.029315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.287111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       86.297802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      549.863149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.607541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      376.286937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.084275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.536976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.367468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998381                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6636395                       # Number of tag accesses
system.l2.tags.data_accesses                  6636395                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        955392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9105024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10292352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        231936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9368384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9368384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         142266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8680860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68312005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7902923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        651023296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             735919084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8680860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7902923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16583783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      669853943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            669853943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      669853943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8680860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68312005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7902923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       651023296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1405773028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    142218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000268230750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9124                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9124                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              459948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146381                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9266                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1734134500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  803720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4748084500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10788.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29538.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134501                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160819                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  151034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    687.057573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   483.685575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.453351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3465     12.11%     12.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3832     13.40%     25.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1505      5.26%     30.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1151      4.02%     34.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1283      4.48%     39.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          762      2.66%     41.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          734      2.57%     44.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          840      2.94%     47.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15035     52.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.617164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.809629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.089342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8947     98.06%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           106      1.16%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            34      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9124                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.316263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8958     98.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.18%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               95      1.04%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      0.56%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9124                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10287616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9367040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10292416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9368384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       735.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       669.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    735.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    669.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13985689500                       # Total gap between requests
system.mem_ctrls.avgGap                      45526.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       953728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9101952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9367040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8680859.747464403510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68193026.861736714840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7902922.922441235743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 650803643.418498992920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 669757845.355239868164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       142267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     56515000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    513684750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51706750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4126178000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 346153405000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29791.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34410.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29940.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29003.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2364742.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            103765620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55152735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           580867560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          383168880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5090940180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1083406080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8401194495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.698398                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2749805250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10768946250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            100488360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             53410830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           566844600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          380830320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5146683330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1036464480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8388615360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.798971                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2626858750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10891892750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       353664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182474                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       481863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1214181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1773440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18073792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19640320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40623808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          159915                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9368384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           564664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 564507     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    157      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             564664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634715500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         241494885                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13345464                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332110900                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20811965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13985711500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
