
*** Running vivado
    with args -log detector_top_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source detector_top_v1_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source detector_top_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 553.227 ; gain = 180.328
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/detector.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/detector.srcs/utils_1/imports/synth_1/detector_top_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/detector.srcs/utils_1/imports/synth_1/detector_top_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top detector_top_v1_0 -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2344
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.211 ; gain = 438.191
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'detector_top_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_M00_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'detector_top_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'detector_top_v1_0_M00_AXIS' with formal parameter declaration list [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_M00_AXIS.v:63]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'detector_top_v1_0_S00_AXIS' with formal parameter declaration list [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_S00_AXIS.v:51]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'detector_top_v1_0_S00_AXIS' with formal parameter declaration list [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_S00_AXIS.v:53]
INFO: [Synth 8-6157] synthesizing module 'detector_top_v1_0' [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_v1_0_S00_AXIS' [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_S00_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'detector_top_v1_0_S00_AXIS' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_v1_0_M00_AXIS' [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_M00_AXIS.v:106]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_v1_0_M00_AXIS' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_v1_0' (0#1) [C:/Users/HP/Documents/Projectes/Coincidence_detector/ip_repo/detector_top_1_0/hdl/detector_top_v1_0.v:4]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[31] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[30] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[29] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[28] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[27] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[26] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[25] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[24] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[23] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[22] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[21] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[20] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[19] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[18] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[17] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[16] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[15] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[14] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[13] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[12] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[11] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[10] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[9] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[8] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[7] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[6] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[5] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[4] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[3] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[2] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[1] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDATA[0] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module detector_top_v1_0_S00_AXIS is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1120.371 ; gain = 546.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1120.371 ; gain = 546.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1120.371 ; gain = 546.352
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'detector_top_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'detector_top_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1120.371 ; gain = 546.352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design detector_top_v1_0 has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design detector_top_v1_0 has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design detector_top_v1_0 has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design detector_top_v1_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axis_tdata[31] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[30] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[29] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[28] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[27] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[26] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[25] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[24] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[23] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[22] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[21] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[20] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[19] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[18] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[17] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[16] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[15] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[14] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[13] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[12] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[11] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[10] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[9] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[8] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[7] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[6] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[5] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[4] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[3] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[2] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[1] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tdata[0] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module detector_top_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module detector_top_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     5|
|3     |LUT2 |     5|
|4     |LUT3 |     7|
|5     |LUT4 |     6|
|6     |LUT5 |     3|
|7     |LUT6 |     2|
|8     |FDRE |    22|
|9     |FDSE |     1|
|10    |IBUF |     7|
|11    |OBUF |    39|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |    99|
|2     |  detector_top_v1_0_M00_AXIS_inst |detector_top_v1_0_M00_AXIS |    39|
|3     |  detector_top_v1_0_S00_AXIS_inst |detector_top_v1_0_S00_AXIS |    12|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1832.246 ; gain = 1258.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1832.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: 2c7ee6f7
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1886.723 ; gain = 1312.703
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1886.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Documents/Projectes/Coincidence_detector/pynq_project/detector.runs/synth_1/detector_top_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file detector_top_v1_0_utilization_synth.rpt -pb detector_top_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 15:21:43 2024...
