--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 250278 paths analyzed, 31094 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.905ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk000000a9 (SLICE_X28Y186.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000a9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.905ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk000000a9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y169.G4     net (fanout=656)      3.077   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y169.Y      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X54Y169.F1     net (fanout=2)        0.707   tfm_inst/N298
    SLICE_X54Y169.X      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X31Y126.G2     net (fanout=1)        1.825   N4114
    SLICE_X31Y126.Y      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X31Y126.F3     net (fanout=1)        0.222   tfm_inst/fixed2floatce8/O
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X28Y186.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X28Y186.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig000000a3
                                                       tfm_inst/b0.inst_fixed2float/blk000000a9
    -------------------------------------------------  ---------------------------
    Total                                      9.905ns (1.672ns logic, 8.233ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000a9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/b0.inst_fixed2float/blk000000a9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.YQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X54Y169.G1     net (fanout=399)      2.573   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X54Y169.Y      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X54Y169.F1     net (fanout=2)        0.707   tfm_inst/N298
    SLICE_X54Y169.X      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X31Y126.G2     net (fanout=1)        1.825   N4114
    SLICE_X31Y126.Y      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X31Y126.F3     net (fanout=1)        0.222   tfm_inst/fixed2floatce8/O
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X28Y186.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X28Y186.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig000000a3
                                                       tfm_inst/b0.inst_fixed2float/blk000000a9
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (1.672ns logic, 7.729ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000a9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (1.956 - 2.045)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk000000a9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.XQ       Tcko                  0.360   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
    SLICE_X16Y145.G1     net (fanout=2)        3.017   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
    SLICE_X16Y145.Y      Tilo                  0.195   N4426
                                                       tfm_inst/fixed2floatce22_SW0
    SLICE_X16Y145.F2     net (fanout=1)        0.518   tfm_inst/fixed2floatce22_SW0/O
    SLICE_X16Y145.X      Tilo                  0.195   N4426
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X31Y126.F1     net (fanout=1)        1.593   N4426
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X28Y186.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X28Y186.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig000000a3
                                                       tfm_inst/b0.inst_fixed2float/blk000000a9
    -------------------------------------------------  ---------------------------
    Total                                      9.028ns (1.498ns logic, 7.530ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk000000aa (SLICE_X28Y187.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000aa (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.905ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk000000aa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y169.G4     net (fanout=656)      3.077   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y169.Y      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X54Y169.F1     net (fanout=2)        0.707   tfm_inst/N298
    SLICE_X54Y169.X      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X31Y126.G2     net (fanout=1)        1.825   N4114
    SLICE_X31Y126.Y      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X31Y126.F3     net (fanout=1)        0.222   tfm_inst/fixed2floatce8/O
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X28Y187.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X28Y187.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig000000aa
                                                       tfm_inst/b0.inst_fixed2float/blk000000aa
    -------------------------------------------------  ---------------------------
    Total                                      9.905ns (1.672ns logic, 8.233ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000aa (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/b0.inst_fixed2float/blk000000aa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.YQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X54Y169.G1     net (fanout=399)      2.573   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X54Y169.Y      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X54Y169.F1     net (fanout=2)        0.707   tfm_inst/N298
    SLICE_X54Y169.X      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X31Y126.G2     net (fanout=1)        1.825   N4114
    SLICE_X31Y126.Y      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X31Y126.F3     net (fanout=1)        0.222   tfm_inst/fixed2floatce8/O
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X28Y187.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X28Y187.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig000000aa
                                                       tfm_inst/b0.inst_fixed2float/blk000000aa
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (1.672ns logic, 7.729ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000aa (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (1.956 - 2.045)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk000000aa
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.XQ       Tcko                  0.360   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
    SLICE_X16Y145.G1     net (fanout=2)        3.017   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
    SLICE_X16Y145.Y      Tilo                  0.195   N4426
                                                       tfm_inst/fixed2floatce22_SW0
    SLICE_X16Y145.F2     net (fanout=1)        0.518   tfm_inst/fixed2floatce22_SW0/O
    SLICE_X16Y145.X      Tilo                  0.195   N4426
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X31Y126.F1     net (fanout=1)        1.593   N4426
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X28Y187.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X28Y187.CLK    Tceck                 0.554   tfm_inst/b0.inst_fixed2float/sig000000aa
                                                       tfm_inst/b0.inst_fixed2float/blk000000aa
    -------------------------------------------------  ---------------------------
    Total                                      9.028ns (1.498ns logic, 7.530ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/b0.inst_fixed2float/blk000000bc (SLICE_X29Y187.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.904ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux to tfm_inst/b0.inst_fixed2float/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y90.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_run
                                                       tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y169.G4     net (fanout=656)      3.077   tfm_inst/CalculatePixOsCPSP_mux
    SLICE_X54Y169.Y      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X54Y169.F1     net (fanout=2)        0.707   tfm_inst/N298
    SLICE_X54Y169.X      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X31Y126.G2     net (fanout=1)        1.825   N4114
    SLICE_X31Y126.Y      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X31Y126.F3     net (fanout=1)        0.222   tfm_inst/fixed2floatce8/O
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X29Y187.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X29Y187.CLK    Tceck                 0.553   tfm_inst/b0.inst_fixed2float/sig0000009e
                                                       tfm_inst/b0.inst_fixed2float/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.904ns (1.671ns logic, 8.233ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.400ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/b0.inst_fixed2float/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.YQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X54Y169.G1     net (fanout=399)      2.573   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X54Y169.Y      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floata<0>42
    SLICE_X54Y169.F1     net (fanout=2)        0.707   tfm_inst/N298
    SLICE_X54Y169.X      Tilo                  0.195   N4114
                                                       tfm_inst/fixed2floatce8_SW0
    SLICE_X31Y126.G2     net (fanout=1)        1.825   N4114
    SLICE_X31Y126.Y      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce8
    SLICE_X31Y126.F3     net (fanout=1)        0.222   tfm_inst/fixed2floatce8/O
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X29Y187.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X29Y187.CLK    Tceck                 0.553   tfm_inst/b0.inst_fixed2float/sig0000009e
                                                       tfm_inst/b0.inst_fixed2float/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.400ns (1.671ns logic, 7.729ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal (FF)
  Destination:          tfm_inst/b0.inst_fixed2float/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (1.956 - 2.045)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal to tfm_inst/b0.inst_fixed2float/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y65.XQ       Tcko                  0.360   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
    SLICE_X16Y145.G1     net (fanout=2)        3.017   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/fixed2floatce_internal
    SLICE_X16Y145.Y      Tilo                  0.195   N4426
                                                       tfm_inst/fixed2floatce22_SW0
    SLICE_X16Y145.F2     net (fanout=1)        0.518   tfm_inst/fixed2floatce22_SW0/O
    SLICE_X16Y145.X      Tilo                  0.195   N4426
                                                       tfm_inst/fixed2floatce48_SW0
    SLICE_X31Y126.F1     net (fanout=1)        1.593   N4426
    SLICE_X31Y126.X      Tilo                  0.194   tfm_inst/fixed2floatce
                                                       tfm_inst/fixed2floatce48
    SLICE_X29Y187.CE     net (fanout=99)       2.402   tfm_inst/fixed2floatce
    SLICE_X29Y187.CLK    Tceck                 0.553   tfm_inst/b0.inst_fixed2float/sig0000009e
                                                       tfm_inst/b0.inst_fixed2float/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.027ns (1.497ns logic, 7.530ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y14.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.131 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y13.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y14.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000124
    DSP48_X1Y14.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y14.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.131 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y13.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y14.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig0000012d
    DSP48_X1Y14.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y14.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.131 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y13.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y14.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000125
    DSP48_X1Y14.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X5Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X5Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y13.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.905|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 250278 paths, 0 nets, and 57686 connections

Design statistics:
   Minimum period:   9.905ns{1}   (Maximum frequency: 100.959MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 17 19:17:51 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 690 MB



