use pgc_defs,pgc7km_defs;


/******************************************************************************
********************************************************************************/

architecture
device devPGC7KM
{
    property
    (
      enum DEVICE_PACKAGES PKG = "MBG484",
      enum DEVICE_SPEEDGRADE SPEED = "-6"
    );

    port 
    (
       inout EFB_TP,
       inout VCC,
       inout VCCIO0,
       inout VCCIO1,
       inout VCCIO2,

       inout VSS,
       inout VSSIO0,   
       inout VSSIO1,    
       inout VSSIO2,   

//     inout VCCA_DPHY0,
//     inout VCCAPLL_DPHY0,
//     inout VSSA_DPHY0,
//     inout VCCA_DPHY1,
//     inout VCCAPLL_DPHY1,
//     inout VSSA_DPHY1,

       inout VCCA_PLL,
       inout VSSA_PLL,

       inout MIPI_CTRL,
       inout CP_EN,
       inout OSC_TRIM_CP,


       inout B0_PAD0,
       inout B0_PAD1,
       inout B0_PAD2,
       inout B0_PAD3,
       inout B0_PAD4,
       inout B0_PAD5,
       inout B0_PAD6,
       inout B0_PAD7,
       inout B0_PAD8,
       inout B0_PAD9,
       inout B0_PAD10,
       inout B0_PAD11,
       inout B0_PAD12,
       inout B0_PAD13,
       inout B0_PAD14,
       inout B0_PAD15,
       inout B0_PAD16,
       inout B0_PAD17,
       inout B0_PAD18,
       inout B0_PAD19,

       inout B1_PAD0,
       inout B1_PAD1,
       inout B1_PAD2,
       inout B1_PAD3,
       inout B1_PAD4,
       inout B1_PAD5,
       inout B1_PAD6,
       inout B1_PAD7,
       inout B1_PAD8,
       inout B1_PAD9,
       inout B1_PAD10,
       inout B1_PAD11,
       inout B1_PAD12,
       inout B1_PAD13,
       inout B1_PAD14,
       inout B1_PAD15,

       inout B2_PAD0,
       inout B2_PAD1,
       inout B2_PAD2,
       inout B2_PAD3,
       inout B2_PAD4,
       inout B2_PAD5,
       inout B2_PAD6,
       inout B2_PAD7,
       inout B2_PAD8,
       inout B2_PAD9,
       inout B2_PAD10,
       inout B2_PAD11,
       inout B2_PAD12,
       inout B2_PAD13,
       inout B2_PAD14,
       inout B2_PAD15

//     inout DPHY0_CLKP,
//     inout DPHY0_CLKN,
//     inout DPHY0_DP0,
//     inout DPHY0_DN0,
//     inout DPHY0_DP1,
//     inout DPHY0_DN1,
//     inout DPHY0_DP2,
//     inout DPHY0_DN2,
//     inout DPHY0_DP3,
//     inout DPHY0_DN3,
//     inout DPHY1_CLKP,
//     inout DPHY1_CLKN,
//     inout DPHY1_DP0,
//     inout DPHY1_DN0,
//     inout DPHY1_DP1,
//     inout DPHY1_DN1,
//     inout DPHY1_DP2,
//     inout DPHY1_DN2,
//     inout DPHY1_DP3,
//     inout DPHY1_DN3
      ) 

}; // end of architecture device PGC7KM

library work;
use pgc_defs,pgc7km_defs;

structure arch_nl generate_grid of devPGC7KM
{
    unsigned int X,Y;
    X = NUM_GRID_X * NUM_TILE_X;
    Y = NUM_GRID_Y * NUM_TILE_Y;
   
    generate ( X # Y ) of site stARCH
        {
            // DEBUG
            // printf("***");
            // printf("*** Generating architectural grid (%d by %d).", MAX_X, MAX_Y);
            // printf("***");
        };

         wire ntEFB_TP;
         wire ntVCC;
         wire ntVCCIO0;
         wire ntVCCIO1;
         wire ntVCCIO2;
         wire ntVSS;

         wire ntVSSIO0;  
         wire ntVSSIO1; 
         wire ntVSSIO2;  
         wire ntVCCA_PLL;
         wire ntVSSA_PLL;

         wire ntMIPI_CTRL;
         wire ntCP_EN;
         wire ntOSC_TRIM_CP;

//       wire VCCA_DPHY0;    
//       wire VCCAPLL_DPHY0; 
//       wire VSSA_DPHY0;    
//       wire VCCA_DPHY1;    
//       wire VCCAPLL_DPHY1; 
//       wire VSSA_DPHY1; 

         wire ntB0_PAD0;
         wire ntB0_PAD1;
         wire ntB0_PAD2;
         wire ntB0_PAD3;
         wire ntB0_PAD4;
         wire ntB0_PAD5;
         wire ntB0_PAD6;
         wire ntB0_PAD7;
         wire ntB0_PAD8;
         wire ntB0_PAD9;
         wire ntB0_PAD10;
         wire ntB0_PAD11;
         wire ntB0_PAD12;
         wire ntB0_PAD13;
         wire ntB0_PAD14;
         wire ntB0_PAD15;
         wire ntB0_PAD16;
         wire ntB0_PAD17;
         wire ntB0_PAD18;
         wire ntB0_PAD19;

         wire ntB0_PAD20;
         wire ntB1_PAD0;
         wire ntB1_PAD1;
         wire ntB1_PAD2;
         wire ntB1_PAD3;
         wire ntB1_PAD4;
         wire ntB1_PAD5;
         wire ntB1_PAD6;
         wire ntB1_PAD7;
         wire ntB1_PAD8;
         wire ntB1_PAD9;
         wire ntB1_PAD10;
         wire ntB1_PAD11;
         wire ntB1_PAD12;
         wire ntB1_PAD13;
         wire ntB1_PAD14;
         wire ntB1_PAD15;

         wire ntB2_PAD0;
         wire ntB2_PAD1;
         wire ntB2_PAD2;
         wire ntB2_PAD3;
         wire ntB2_PAD4;
         wire ntB2_PAD5;
         wire ntB2_PAD6;
         wire ntB2_PAD7;
         wire ntB2_PAD8;
         wire ntB2_PAD9;
         wire ntB2_PAD10;
         wire ntB2_PAD11;
         wire ntB2_PAD12;
         wire ntB2_PAD13;
         wire ntB2_PAD14;
         wire ntB2_PAD15;

//       wire DPHY0_CLKP;
//       wire DPHY0_CLKN;
//       wire DPHY0_DP0;
//       wire DPHY0_DN0;
//       wire DPHY0_DP1;
//       wire DPHY0_DN1;
//       wire DPHY0_DP2;
//       wire DPHY0_DN2;
//       wire DPHY0_DP3;
//       wire DPHY0_DN3;
//       wire DPHY1_CLKP;
//       wire DPHY1_CLKN;
//       wire DPHY1_DP0;
//       wire DPHY1_DN0;
//       wire DPHY1_DP1;
//       wire DPHY1_DN1;
//       wire DPHY1_DP2;
//       wire DPHY1_DN2;
//       wire DPHY1_DP3;
//       wire DPHY1_DN3;


         ntEFB_TP   <= EFB_TP;  
         ntVCC      <= VCC;     
         ntVCCIO0   <= VCCIO0;  
         ntVCCIO1   <= VCCIO1;  
         ntVCCIO2   <= VCCIO2;  
         ntVSS      <= VSS;     
        
         ntVSSIO0  <= VSSIO0;  
         ntVSSIO1  <= VSSIO1;  
         ntVSSIO2  <= VSSIO2; 

         ntVCCA_PLL    <= VCCA_PLL;
         ntVSSA_PLL    <= VSSA_PLL;

         ntMIPI_CTRL    <= MIPI_CTRL;
         ntCP_EN        <= CP_EN;
         ntOSC_TRIM_CP  <= OSC_TRIM_CP;

//       ntVCCA_DPHY0     <= VCCA_DPHY0;   
//       ntVCCAPLL_DPHY0  <= VCCAPLL_DPHY0;
//       ntVSSA_DPHY0     <= VSSA_DPHY0;
//       ntVCCA_DPHY1     <= VCCA_DPHY1;   
//       ntVCCAPLL_DPHY1  <= VCCAPLL_DPHY1;
//       ntVSSA_DPHY1     <= VSSA_DPHY1;
 
         ntB0_PAD0  <= B0_PAD0; 
         ntB0_PAD1  <= B0_PAD1; 
         ntB0_PAD2  <= B0_PAD2; 
         ntB0_PAD3  <= B0_PAD3; 
         ntB0_PAD4  <= B0_PAD4; 
         ntB0_PAD5  <= B0_PAD5; 
         ntB0_PAD6  <= B0_PAD6; 
         ntB0_PAD7  <= B0_PAD7; 
         ntB0_PAD8  <= B0_PAD8; 
         ntB0_PAD9  <= B0_PAD9; 
         ntB0_PAD10 <= B0_PAD10;
         ntB0_PAD11 <= B0_PAD11;
         ntB0_PAD12 <= B0_PAD12;
         ntB0_PAD13 <= B0_PAD13;
         ntB0_PAD14 <= B0_PAD14;
         ntB0_PAD15 <= B0_PAD15;
         ntB0_PAD16 <= B0_PAD16;
         ntB0_PAD17 <= B0_PAD17;
         ntB0_PAD18 <= B0_PAD18;
         ntB0_PAD19 <= B0_PAD19;

         ntB1_PAD0  <= B1_PAD0; 
         ntB1_PAD1  <= B1_PAD1; 
         ntB1_PAD2  <= B1_PAD2; 
         ntB1_PAD3  <= B1_PAD3; 
         ntB1_PAD4  <= B1_PAD4; 
         ntB1_PAD5  <= B1_PAD5; 
         ntB1_PAD6  <= B1_PAD6; 
         ntB1_PAD7  <= B1_PAD7; 
         ntB1_PAD8  <= B1_PAD8; 
         ntB1_PAD9  <= B1_PAD9; 
         ntB1_PAD10 <= B1_PAD10;
         ntB1_PAD11 <= B1_PAD11;
         ntB1_PAD12 <= B1_PAD12;
         ntB1_PAD13 <= B1_PAD13;
         ntB1_PAD14 <= B1_PAD14;
         ntB1_PAD15 <= B1_PAD15;


         ntB2_PAD0  <= B2_PAD0; 
         ntB2_PAD1  <= B2_PAD1; 
         ntB2_PAD2  <= B2_PAD2; 
         ntB2_PAD3  <= B2_PAD3; 
         ntB2_PAD4  <= B2_PAD4; 
         ntB2_PAD5  <= B2_PAD5; 
         ntB2_PAD6  <= B2_PAD6; 
         ntB2_PAD7  <= B2_PAD7; 
         ntB2_PAD8  <= B2_PAD8; 
         ntB2_PAD9  <= B2_PAD9; 
         ntB2_PAD10 <= B2_PAD10;
         ntB2_PAD11 <= B2_PAD11;
         ntB2_PAD12 <= B2_PAD12;
         ntB2_PAD13 <= B2_PAD13;
         ntB2_PAD14 <= B2_PAD14;
         ntB2_PAD15 <= B2_PAD15;



//       ntDPHY0_CLKP <= DPHY0_CLKP;
//       ntDPHY0_CLKN <= DPHY0_CLKN;
//       ntDPHY0_DP0  <= DPHY0_DP0; 
//       ntDPHY0_DN0  <= DPHY0_DN0; 
//       ntDPHY0_DP1  <= DPHY0_DP1; 
//       ntDPHY0_DN1  <= DPHY0_DN1; 
//       ntDPHY0_DP2  <= DPHY0_DP2; 
//       ntDPHY0_DN2  <= DPHY0_DN2; 
//       ntDPHY0_DP3  <= DPHY0_DP3; 
//       ntDPHY0_DN3  <= DPHY0_DN3; 
//       ntDPHY1_CLKP <= DPHY1_CLKP;
//       ntDPHY1_CLKN <= DPHY1_CLKN;
//       ntDPHY1_DP0  <= DPHY1_DP0; 
//       ntDPHY1_DN0  <= DPHY1_DN0; 
//       ntDPHY1_DP1  <= DPHY1_DP1; 
//       ntDPHY1_DN1  <= DPHY1_DN1; 
//       ntDPHY1_DP2  <= DPHY1_DP2; 
//       ntDPHY1_DN2  <= DPHY1_DN2; 
//       ntDPHY1_DP3  <= DPHY1_DP3; 
//       ntDPHY1_DN3  <= DPHY1_DN3; 

};
/**********************************************************************************
***********************************************************************************/

