--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238335 paths analyzed, 30380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.970ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000000dc (DSP48_X2Y21.CECTRL), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.816ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (1.647 - 1.801)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y106.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.G1     net (fanout=228)      1.785   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.Y      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce20
    SLICE_X36Y118.F4     net (fanout=1)        0.159   tfm_inst/addfpce20/O
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y21.CECTRL   net (fanout=412)      2.829   tfm_inst/addfpce
    DSP48_X2Y21.CLK      Tdspcck_CESUB         0.484   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      9.816ns (1.603ns logic, 8.213ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.839ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.647 - 1.676)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y138.YQ     Tcko                  0.360   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X36Y118.F2     net (fanout=7)        2.142   tfm_inst/CalculateVdd_mux1
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y21.CECTRL   net (fanout=412)      2.829   tfm_inst/addfpce
    DSP48_X2Y21.CLK      Tdspcck_CESUB         0.484   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      9.839ns (1.428ns logic, 8.411ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.647 - 1.801)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y106.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.F1     net (fanout=228)      1.782   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y21.CECTRL   net (fanout=412)      2.829   tfm_inst/addfpce
    DSP48_X2Y21.CLK      Tdspcck_CESUB         0.484   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (1.408ns logic, 8.051ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000000dc (DSP48_X2Y21.CECINSUB), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (1.647 - 1.801)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y106.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.G1     net (fanout=228)      1.785   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.Y      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce20
    SLICE_X36Y118.F4     net (fanout=1)        0.159   tfm_inst/addfpce20/O
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y21.CECINSUB net (fanout=412)      2.633   tfm_inst/addfpce
    DSP48_X2Y21.CLK      Tdspckc_CECINSUB      0.597   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (1.716ns logic, 8.017ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.756ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (1.647 - 1.676)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y138.YQ     Tcko                  0.360   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X36Y118.F2     net (fanout=7)        2.142   tfm_inst/CalculateVdd_mux1
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y21.CECINSUB net (fanout=412)      2.633   tfm_inst/addfpce
    DSP48_X2Y21.CLK      Tdspckc_CECINSUB      0.597   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      9.756ns (1.541ns logic, 8.215ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000000dc (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.154ns (1.647 - 1.801)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000000dc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y106.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.F1     net (fanout=228)      1.782   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y21.CECINSUB net (fanout=412)      2.633   tfm_inst/addfpce
    DSP48_X2Y21.CLK      Tdspckc_CECINSUB      0.597   tfm_inst/inst_addfp/blk000000dc
                                                       tfm_inst/inst_addfp/blk000000dc
    -------------------------------------------------  ---------------------------
    Total                                      9.376ns (1.521ns logic, 7.855ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000000db (DSP48_X2Y20.CECINSUB), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000000db (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.150ns (1.651 - 1.801)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000000db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y106.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.G1     net (fanout=228)      1.785   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.Y      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce20
    SLICE_X36Y118.F4     net (fanout=1)        0.159   tfm_inst/addfpce20/O
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y20.CECINSUB net (fanout=412)      2.627   tfm_inst/addfpce
    DSP48_X2Y20.CLK      Tdspckc_CECINSUB      0.597   tfm_inst/inst_addfp/blk000000db
                                                       tfm_inst/inst_addfp/blk000000db
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.716ns logic, 8.011ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000000db (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (1.651 - 1.676)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_addfp/blk000000db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y138.YQ     Tcko                  0.360   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X36Y118.F2     net (fanout=7)        2.142   tfm_inst/CalculateVdd_mux1
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y20.CECINSUB net (fanout=412)      2.627   tfm_inst/addfpce
    DSP48_X2Y20.CLK      Tdspckc_CECINSUB      0.597   tfm_inst/inst_addfp/blk000000db
                                                       tfm_inst/inst_addfp/blk000000db
    -------------------------------------------------  ---------------------------
    Total                                      9.750ns (1.541ns logic, 8.209ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000000db (DSP)
  Requirement:          10.000ns
  Data Path Delay:      9.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (1.651 - 1.801)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_addfp/blk000000db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y106.XQ     Tcko                  0.340   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.F1     net (fanout=228)      1.782   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X36Y118.X      Tilo                  0.195   N4531
                                                       tfm_inst/addfpce38_SW0
    SLICE_X43Y125.F1     net (fanout=1)        1.220   N4531
    SLICE_X43Y125.X      Tilo                  0.194   tfm_inst/addfpce38
                                                       tfm_inst/addfpce38
    SLICE_X50Y56.F1      net (fanout=1)        2.220   tfm_inst/addfpce38
    SLICE_X50Y56.X       Tilo                  0.195   tfm_inst/addfpce
                                                       tfm_inst/addfpce80
    DSP48_X2Y20.CECINSUB net (fanout=412)      2.627   tfm_inst/addfpce
    DSP48_X2Y20.CLK      Tdspckc_CECINSUB      0.597   tfm_inst/inst_addfp/blk000000db
                                                       tfm_inst/inst_addfp/blk000000db
    -------------------------------------------------  ---------------------------
    Total                                      9.370ns (1.521ns logic, 7.849ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y24.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.797 - 1.772)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y23.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y24.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000124
    DSP48_X1Y24.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y24.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.797 - 1.772)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y23.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y24.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_subfp/sig0000012d
    DSP48_X1Y24.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk00000178 (DSP48_X1Y24.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_subfp/blk00000177 (DSP)
  Destination:          tfm_inst/inst_subfp/blk00000178 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.797 - 1.772)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_subfp/blk00000177 to tfm_inst/inst_subfp/blk00000178
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y23.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_subfp/blk00000177
                                                       tfm_inst/inst_subfp/blk00000177
    DSP48_X1Y24.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_subfp/sig00000125
    DSP48_X1Y24.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_subfp/blk00000178
                                                       tfm_inst/inst_subfp/blk00000178
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tdspper_BP)
  Physical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Logical resource: tfm_inst/inst_mulfp/blk0000005e/CLK
  Location pin: DSP48_X2Y27.CLK
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.970|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 238335 paths, 0 nets, and 56756 connections

Design statistics:
   Minimum period:   9.970ns{1}   (Maximum frequency: 100.301MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 13 22:47:37 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



