
*** Running vivado
    with args -log acc_designed_CNN_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source acc_designed_CNN_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source acc_designed_CNN_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 471.559 ; gain = 189.559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/LeNet_wrapper/LeNet_wrapper/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 476.484 ; gain = 4.926
Command: link_design -top acc_designed_CNN_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_LeNet_wrapper_0_0/acc_designed_CNN_LeNet_wrapper_0_0.dcp' for cell 'acc_designed_CNN_i/LeNet_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0.dcp' for cell 'acc_designed_CNN_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0.dcp' for cell 'acc_designed_CNN_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axis_switch_0_0/acc_designed_CNN_axis_switch_0_0.dcp' for cell 'acc_designed_CNN_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_mult_constant_0_0/acc_designed_CNN_mult_constant_0_0.dcp' for cell 'acc_designed_CNN_i/mult_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_proc_sys_reset_0_0/acc_designed_CNN_proc_sys_reset_0_0.dcp' for cell 'acc_designed_CNN_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_processing_system7_0_0/acc_designed_CNN_processing_system7_0_0.dcp' for cell 'acc_designed_CNN_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_simple_sum_0_0/acc_designed_CNN_simple_sum_0_0.dcp' for cell 'acc_designed_CNN_i/simple_sum_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_stream_mult_0_0/acc_designed_CNN_stream_mult_0_0.dcp' for cell 'acc_designed_CNN_i/stream_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_xbar_0/acc_designed_CNN_xbar_0.dcp' for cell 'acc_designed_CNN_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_pc_0/acc_designed_CNN_auto_pc_0.dcp' for cell 'acc_designed_CNN_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0.dcp' for cell 'acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1.dcp' for cell 'acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_xbar_1/acc_designed_CNN_xbar_1.dcp' for cell 'acc_designed_CNN_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_pc_1/acc_designed_CNN_auto_pc_1.dcp' for cell 'acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1071.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0.xdc] for cell 'acc_designed_CNN_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0.xdc] for cell 'acc_designed_CNN_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0.xdc] for cell 'acc_designed_CNN_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0.xdc] for cell 'acc_designed_CNN_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_proc_sys_reset_0_0/acc_designed_CNN_proc_sys_reset_0_0_board.xdc] for cell 'acc_designed_CNN_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_proc_sys_reset_0_0/acc_designed_CNN_proc_sys_reset_0_0_board.xdc] for cell 'acc_designed_CNN_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_proc_sys_reset_0_0/acc_designed_CNN_proc_sys_reset_0_0.xdc] for cell 'acc_designed_CNN_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_proc_sys_reset_0_0/acc_designed_CNN_proc_sys_reset_0_0.xdc] for cell 'acc_designed_CNN_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_processing_system7_0_0/acc_designed_CNN_processing_system7_0_0.xdc] for cell 'acc_designed_CNN_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_processing_system7_0_0/acc_designed_CNN_processing_system7_0_0.xdc] for cell 'acc_designed_CNN_i/processing_system7_0/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0_clocks.xdc] for cell 'acc_designed_CNN_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_0_0/acc_designed_CNN_axi_dma_0_0_clocks.xdc] for cell 'acc_designed_CNN_i/axi_dma_0/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0_clocks.xdc] for cell 'acc_designed_CNN_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_axi_dma_1_0/acc_designed_CNN_axi_dma_1_0_clocks.xdc] for cell 'acc_designed_CNN_i/axi_dma_1/U0'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc] for cell 'acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_0/acc_designed_CNN_auto_us_0_clocks.xdc] for cell 'acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc] for cell 'acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/acc_designed_CNN/ip/acc_designed_CNN_auto_us_1/acc_designed_CNN_auto_us_1_clocks.xdc] for cell 'acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: acc_designed_CNN_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [E:/downloads/.xinstall/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 30 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1882.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 352 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 73 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 71 instances
  RAM64M => RAM64M (RAMD64E(x4)): 80 instances

The system cannot find the path specified.
39 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 1882.098 ; gain = 1368.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1882.098 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ac6617f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.098 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ac6617f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2234.328 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ac6617f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2234.328 ; gain = 0.000
Phase 1 Initialization | Checksum: ac6617f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 2234.328 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ac6617f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.129 ; gain = 58.801

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ac6617f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.129 ; gain = 58.801
Phase 2 Timer Update And Timing Data Collection | Checksum: ac6617f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.129 ; gain = 58.801

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 17 inverters resulting in an inversion of 138 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 105566c69

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2293.129 ; gain = 58.801
Retarget | Checksum: 105566c69
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 144 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
Phase 4 Constant propagation | Checksum: 1a00396e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.129 ; gain = 58.801
Constant propagation | Checksum: 1a00396e3
INFO: [Opt 31-389] Phase Constant propagation created 673 cells and removed 2669 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: d82d12b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.129 ; gain = 58.801
Sweep | Checksum: d82d12b5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 788 cells
INFO: [Opt 31-1021] In phase Sweep, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: d82d12b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.129 ; gain = 58.801
BUFG optimization | Checksum: d82d12b5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from acc_designed_CNN_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d82d12b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.129 ; gain = 58.801
Shift Register Optimization | Checksum: d82d12b5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1192108e5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2293.129 ; gain = 58.801
Post Processing Netlist | Checksum: 1192108e5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13880b22d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.129 ; gain = 58.801

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2293.129 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13880b22d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.129 ; gain = 58.801
Phase 9 Finalization | Checksum: 13880b22d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.129 ; gain = 58.801
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |             144  |                                             27  |
|  Constant propagation         |             673  |            2669  |                                             27  |
|  Sweep                        |               0  |             788  |                                             98  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13880b22d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.129 ; gain = 58.801
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2293.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 144 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 156 newly gated: 2 Total Ports: 288
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1e5f8ed36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.160 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e5f8ed36

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2863.160 ; gain = 570.031

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1295cd966

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2863.160 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1295cd966

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2863.160 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2863.160 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1295cd966

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:26 . Memory (MB): peak = 2863.160 ; gain = 981.062
INFO: [runtcl-4] Executing : report_drc -file acc_designed_CNN_wrapper_drc_opted.rpt -pb acc_designed_CNN_wrapper_drc_opted.pb -rpx acc_designed_CNN_wrapper_drc_opted.rpx
Command: report_drc -file acc_designed_CNN_wrapper_drc_opted.rpt -pb acc_designed_CNN_wrapper_drc_opted.pb -rpx acc_designed_CNN_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2863.160 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 2863.160 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2863.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.160 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 766a4011

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 2863.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9401647a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12b310d25

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12b310d25

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12b310d25

Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1054c9289

Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10090fd4d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10090fd4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20a483e28

Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1465 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 638 nets or LUTs. Breaked 0 LUT, combined 638 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2863.160 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            638  |                   638  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            638  |                   638  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 138473cc1

Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12759a01c

Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12759a01c

Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bcff8e75

Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161b62bb6

Time (s): cpu = 00:01:56 ; elapsed = 00:02:01 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144f1be33

Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f6dedbc1

Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 9f6d6d5e

Time (s): cpu = 00:02:11 ; elapsed = 00:02:25 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ac44cd52

Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c6f7a3f3

Time (s): cpu = 00:02:14 ; elapsed = 00:02:30 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c6f7a3f3

Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d918d65a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.589 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cbffba9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1cbffba9f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d918d65a

Time (s): cpu = 00:02:35 ; elapsed = 00:02:51 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.589. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f7c0d9bd

Time (s): cpu = 00:02:36 ; elapsed = 00:02:52 . Memory (MB): peak = 2863.160 ; gain = 0.000

Time (s): cpu = 00:02:36 ; elapsed = 00:02:52 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f7c0d9bd

Time (s): cpu = 00:02:37 ; elapsed = 00:02:52 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7c0d9bd

Time (s): cpu = 00:02:37 ; elapsed = 00:02:53 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f7c0d9bd

Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f7c0d9bd

Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 2863.160 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2863.160 ; gain = 0.000

Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 2863.160 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2560799b7

Time (s): cpu = 00:02:38 ; elapsed = 00:02:55 . Memory (MB): peak = 2863.160 ; gain = 0.000
Ending Placer Task | Checksum: 17753e144

Time (s): cpu = 00:02:39 ; elapsed = 00:02:55 . Memory (MB): peak = 2863.160 ; gain = 0.000
105 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:59 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file acc_designed_CNN_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file acc_designed_CNN_wrapper_utilization_placed.rpt -pb acc_designed_CNN_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file acc_designed_CNN_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.382 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2863.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.160 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2863.160 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2863.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2863.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2863.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2863.160 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df7315c9 ConstDB: 0 ShapeSum: 97e0cb7b RouteDB: 0
Post Restoration Checksum: NetGraph: 14c197e1 | NumContArr: cf0376da | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2691703f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2936.062 ; gain = 72.902

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2691703f5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 2936.062 ; gain = 72.902

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2691703f5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2936.062 ; gain = 72.902
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f064c3a2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:17 . Memory (MB): peak = 2936.062 ; gain = 72.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.775  | TNS=0.000  | WHS=-0.339 | THS=-274.907|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57675
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 57675
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bce2a79f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 2959.555 ; gain = 96.395

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2bce2a79f

Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 2959.555 ; gain = 96.395

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 340815537

Time (s): cpu = 00:01:43 ; elapsed = 00:01:39 . Memory (MB): peak = 2979.336 ; gain = 116.176
Phase 3 Initial Routing | Checksum: 340815537

Time (s): cpu = 00:01:43 ; elapsed = 00:01:39 . Memory (MB): peak = 2979.336 ; gain = 116.176

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5532
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.900  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18c884d2b

Time (s): cpu = 00:02:21 ; elapsed = 00:02:09 . Memory (MB): peak = 2980.289 ; gain = 117.129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.900  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2abd8fcb1

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2980.934 ; gain = 117.773
Phase 4 Rip-up And Reroute | Checksum: 2abd8fcb1

Time (s): cpu = 00:02:24 ; elapsed = 00:02:11 . Memory (MB): peak = 2980.934 ; gain = 117.773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e8d972b1

Time (s): cpu = 00:02:28 ; elapsed = 00:02:14 . Memory (MB): peak = 2980.934 ; gain = 117.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.914  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e8d972b1

Time (s): cpu = 00:02:28 ; elapsed = 00:02:15 . Memory (MB): peak = 2980.934 ; gain = 117.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e8d972b1

Time (s): cpu = 00:02:28 ; elapsed = 00:02:15 . Memory (MB): peak = 2980.934 ; gain = 117.773
Phase 5 Delay and Skew Optimization | Checksum: 1e8d972b1

Time (s): cpu = 00:02:28 ; elapsed = 00:02:15 . Memory (MB): peak = 2980.934 ; gain = 117.773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0f4d739

Time (s): cpu = 00:02:33 ; elapsed = 00:02:20 . Memory (MB): peak = 2981.055 ; gain = 117.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.914  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25021d913

Time (s): cpu = 00:02:33 ; elapsed = 00:02:20 . Memory (MB): peak = 2981.055 ; gain = 117.895
Phase 6 Post Hold Fix | Checksum: 25021d913

Time (s): cpu = 00:02:33 ; elapsed = 00:02:20 . Memory (MB): peak = 2981.055 ; gain = 117.895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.9166 %
  Global Horizontal Routing Utilization  = 15.6535 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25021d913

Time (s): cpu = 00:02:34 ; elapsed = 00:02:20 . Memory (MB): peak = 2981.703 ; gain = 118.543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25021d913

Time (s): cpu = 00:02:34 ; elapsed = 00:02:21 . Memory (MB): peak = 2985.441 ; gain = 122.281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e0d3f241

Time (s): cpu = 00:02:40 ; elapsed = 00:02:27 . Memory (MB): peak = 2990.359 ; gain = 127.199

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.914  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e0d3f241

Time (s): cpu = 00:02:44 ; elapsed = 00:02:31 . Memory (MB): peak = 2990.359 ; gain = 127.199
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 206cc2eda

Time (s): cpu = 00:02:45 ; elapsed = 00:02:35 . Memory (MB): peak = 2990.359 ; gain = 127.199
Ending Routing Task | Checksum: 206cc2eda

Time (s): cpu = 00:02:47 ; elapsed = 00:02:37 . Memory (MB): peak = 2990.359 ; gain = 127.199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:44 . Memory (MB): peak = 2990.359 ; gain = 127.199
INFO: [runtcl-4] Executing : report_drc -file acc_designed_CNN_wrapper_drc_routed.rpt -pb acc_designed_CNN_wrapper_drc_routed.pb -rpx acc_designed_CNN_wrapper_drc_routed.rpx
Command: report_drc -file acc_designed_CNN_wrapper_drc_routed.rpt -pb acc_designed_CNN_wrapper_drc_routed.pb -rpx acc_designed_CNN_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2990.359 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file acc_designed_CNN_wrapper_methodology_drc_routed.rpt -pb acc_designed_CNN_wrapper_methodology_drc_routed.pb -rpx acc_designed_CNN_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file acc_designed_CNN_wrapper_methodology_drc_routed.rpt -pb acc_designed_CNN_wrapper_methodology_drc_routed.pb -rpx acc_designed_CNN_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3133.277 ; gain = 142.918
INFO: [runtcl-4] Executing : report_power -file acc_designed_CNN_wrapper_power_routed.rpt -pb acc_designed_CNN_wrapper_power_summary_routed.pb -rpx acc_designed_CNN_wrapper_power_routed.rpx
Command: report_power -file acc_designed_CNN_wrapper_power_routed.rpt -pb acc_designed_CNN_wrapper_power_summary_routed.pb -rpx acc_designed_CNN_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3153.125 ; gain = 19.848
INFO: [runtcl-4] Executing : report_route_status -file acc_designed_CNN_wrapper_route_status.rpt -pb acc_designed_CNN_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file acc_designed_CNN_wrapper_timing_summary_routed.rpt -pb acc_designed_CNN_wrapper_timing_summary_routed.pb -rpx acc_designed_CNN_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file acc_designed_CNN_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file acc_designed_CNN_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file acc_designed_CNN_wrapper_bus_skew_routed.rpt -pb acc_designed_CNN_wrapper_bus_skew_routed.pb -rpx acc_designed_CNN_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 3213.492 ; gain = 30.840
Wrote PlaceDB: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3223.812 ; gain = 41.160
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3223.812 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3223.812 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 3223.812 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3223.812 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3223.812 ; gain = 41.160
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.runs/impl_1/acc_designed_CNN_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3223.812 ; gain = 54.742
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 11:00:13 2024...
