//T FLIP FLOP

module t_ff(clk,rst,t,q);
input clk,rst,t;
output reg q;
  always@(posedge clk or posedge rst)
begin
  if(rst)
q<=0;
  else if(t)
q<=~q;
else
q<=q;
end
endmodule

//TESTBENCH

module tb;
reg clk,rst,t;
wire q;
  t_ff dut(.clk(clk),.rst(rst),.t(t),.q(q));
initial
begin
  $dumpfile("dump.vcd");$dumpvars;
t=0;
#10
t=1;
#10
t=1;
#10
t=0;
#10
  $finish();
end
endmodule
