DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 40,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 74,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "acq_pretrig"
t "std_ulogic"
o 10
suid 29,0
)
)
uid 504,0
)
*15 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "acq_trig"
t "std_ulogic"
o 9
suid 30,0
)
)
uid 506,0
)
*16 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "adc_sdo"
t "std_ulogic_vector"
b "(3 downto 0)"
o 8
suid 31,0
)
)
uid 508,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 32,0
)
)
uid 510,0
)
*18 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "clk_en"
t "std_ulogic"
o 4
suid 33,0
)
)
uid 512,0
)
*19 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_m"
t "std_ulogic_vector"
b "(3 downto 0)"
o 7
suid 34,0
)
)
uid 514,0
)
*20 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "fpga_miso"
t "std_ulogic"
o 11
suid 35,0
)
)
uid 516,0
)
*21 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_mosi"
t "std_ulogic"
o 5
suid 36,0
)
)
uid 518,0
)
*22 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_sck"
t "std_ulogic"
o 6
suid 37,0
)
)
uid 520,0
)
*23 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "meas_1mhz"
t "std_ulogic"
o 3
suid 38,0
)
)
uid 522,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "out1"
t "std_uLogic"
o 12
suid 39,0
)
)
uid 524,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 40,0
)
)
uid 526,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 87,0
optionalChildren [
*26 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *27 (MRCItem
litem &1
pos 11
dimension 20
)
uid 89,0
optionalChildren [
*28 (MRCItem
litem &2
pos 0
dimension 20
uid 90,0
)
*29 (MRCItem
litem &3
pos 1
dimension 23
uid 91,0
)
*30 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 92,0
)
*31 (MRCItem
litem &14
pos 0
dimension 20
uid 505,0
)
*32 (MRCItem
litem &15
pos 1
dimension 20
uid 507,0
)
*33 (MRCItem
litem &16
pos 2
dimension 20
uid 509,0
)
*34 (MRCItem
litem &17
pos 3
dimension 20
uid 511,0
)
*35 (MRCItem
litem &18
pos 4
dimension 20
uid 513,0
)
*36 (MRCItem
litem &19
pos 5
dimension 20
uid 515,0
)
*37 (MRCItem
litem &20
pos 6
dimension 20
uid 517,0
)
*38 (MRCItem
litem &21
pos 7
dimension 20
uid 519,0
)
*39 (MRCItem
litem &22
pos 8
dimension 20
uid 521,0
)
*40 (MRCItem
litem &23
pos 9
dimension 20
uid 523,0
)
*41 (MRCItem
litem &24
pos 10
dimension 20
uid 525,0
)
*42 (MRCItem
litem &25
pos 11
dimension 20
uid 527,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 93,0
optionalChildren [
*43 (MRCItem
litem &5
pos 0
dimension 20
uid 94,0
)
*44 (MRCItem
litem &7
pos 1
dimension 50
uid 95,0
)
*45 (MRCItem
litem &8
pos 2
dimension 100
uid 96,0
)
*46 (MRCItem
litem &9
pos 3
dimension 50
uid 97,0
)
*47 (MRCItem
litem &10
pos 4
dimension 100
uid 98,0
)
*48 (MRCItem
litem &11
pos 5
dimension 100
uid 99,0
)
*49 (MRCItem
litem &12
pos 6
dimension 50
uid 100,0
)
*50 (MRCItem
litem &13
pos 7
dimension 80
uid 101,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 88,0
vaOverrides [
]
)
]
)
uid 73,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *51 (LEmptyRow
)
uid 103,0
optionalChildren [
*52 (RefLabelRowHdr
)
*53 (TitleRowHdr
)
*54 (FilterRowHdr
)
*55 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*56 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*57 (GroupColHdr
tm "GroupColHdrMgr"
)
*58 (NameColHdr
tm "GenericNameColHdrMgr"
)
*59 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*60 (InitColHdr
tm "GenericValueColHdrMgr"
)
*61 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*62 (EolColHdr
tm "GenericEolColHdrMgr"
)
*63 (LogGeneric
generic (GiElement
name "g_clockFrequency"
type "real"
value ""
)
uid 152,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 115,0
optionalChildren [
*64 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *65 (MRCItem
litem &51
pos 1
dimension 20
)
uid 117,0
optionalChildren [
*66 (MRCItem
litem &52
pos 0
dimension 20
uid 118,0
)
*67 (MRCItem
litem &53
pos 1
dimension 23
uid 119,0
)
*68 (MRCItem
litem &54
pos 2
hidden 1
dimension 20
uid 120,0
)
*69 (MRCItem
litem &63
pos 0
dimension 20
uid 153,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 121,0
optionalChildren [
*70 (MRCItem
litem &55
pos 0
dimension 20
uid 122,0
)
*71 (MRCItem
litem &57
pos 1
dimension 50
uid 123,0
)
*72 (MRCItem
litem &58
pos 2
dimension 100
uid 124,0
)
*73 (MRCItem
litem &59
pos 3
dimension 100
uid 125,0
)
*74 (MRCItem
litem &60
pos 4
dimension 50
uid 126,0
)
*75 (MRCItem
litem &61
pos 5
dimension 50
uid 127,0
)
*76 (MRCItem
litem &62
pos 6
dimension 80
uid 128,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 116,0
vaOverrides [
]
)
]
)
uid 102,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tester"
)
(vvPair
variable "d_logical"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\mainCircuit_tester"
)
(vvPair
variable "date"
value "13.06.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "mainCircuit_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "christop.grobety"
)
(vvPair
variable "graphical_source_date"
value "13.06.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2332207"
)
(vvPair
variable "graphical_source_time"
value "11:13:43"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2332207"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Bachelor_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Bachelor_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Bachelor_test/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "mainCircuit_tester"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\main@circuit_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Users\\christop.grobety\\Bachelor\\Bachelor\\Prefs\\..\\Bachelor_test\\hds\\mainCircuit_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "11:13:43"
)
(vvPair
variable "unit"
value "mainCircuit_tester"
)
(vvPair
variable "user"
value "christop.grobety"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 72,0
optionalChildren [
*77 (SymbolBody
uid 8,0
optionalChildren [
*78 (CptPort
uid 444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 445,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18625,5250,19375,6000"
)
tg (CPTG
uid 446,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 447,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "18300,7000,19700,15800"
st "acq_pretrig"
ju 2
blo "19500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 448,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,62500,5600"
st "acq_pretrig : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "acq_pretrig"
t "std_ulogic"
o 10
suid 29,0
)
)
)
*79 (CptPort
uid 449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 450,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 452,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "19300,7000,20700,12900"
st "acq_trig"
ju 2
blo "20500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,62500,6400"
st "acq_trig    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "acq_trig"
t "std_ulogic"
o 9
suid 30,0
)
)
)
*80 (CptPort
uid 454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 455,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20625,5250,21375,6000"
)
tg (CPTG
uid 456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 457,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "20300,7000,21700,13100"
st "adc_sdo"
ju 2
blo "21500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,72500,7200"
st "adc_sdo     : OUT    std_ulogic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "adc_sdo"
t "std_ulogic_vector"
b "(3 downto 0)"
o 8
suid 31,0
)
)
)
*81 (CptPort
uid 459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 460,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 461,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 462,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "32300,7000,33700,9400"
st "clk"
ju 2
blo "33500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 463,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,62500,8000"
st "clk         : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_uLogic"
o 2
suid 32,0
)
)
)
*82 (CptPort
uid 464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 465,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,5250,28375,6000"
)
tg (CPTG
uid 466,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 467,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "27300,7000,28700,11800"
st "clk_en"
ju 2
blo "28500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 468,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,62500,8800"
st "clk_en      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_en"
t "std_ulogic"
o 4
suid 33,0
)
)
)
*83 (CptPort
uid 469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 470,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 472,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "22300,7000,23700,12500"
st "fpga_m"
ju 2
blo "23500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 473,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8800,72500,9600"
st "fpga_m      : OUT    std_ulogic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_m"
t "std_ulogic_vector"
b "(3 downto 0)"
o 7
suid 34,0
)
)
)
*84 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,5250,75375,6000"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 477,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "74300,7000,75700,14300"
st "fpga_miso"
ju 2
blo "75500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,62500,3200"
st "fpga_miso   : IN     std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "fpga_miso"
t "std_ulogic"
o 11
suid 35,0
)
)
)
*85 (CptPort
uid 479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 480,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,5250,26375,6000"
)
tg (CPTG
uid 481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 482,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "25300,7000,26700,14300"
st "fpga_mosi"
ju 2
blo "26500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 483,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9600,62500,10400"
st "fpga_mosi   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_mosi"
t "std_ulogic"
o 5
suid 36,0
)
)
)
*86 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 487,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "24300,7000,25700,13400"
st "fpga_sck"
ju 2
blo "25500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 488,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10400,62500,11200"
st "fpga_sck    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "fpga_sck"
t "std_ulogic"
o 6
suid 37,0
)
)
)
*87 (CptPort
uid 489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 490,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,5250,69375,6000"
)
tg (CPTG
uid 491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 492,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "68300,7000,69700,15400"
st "meas_1mhz"
ju 2
blo "69500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 493,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,62500,4000"
st "meas_1mhz   : IN     std_ulogic  ;
"
)
thePort (LogicalPort
lang 11
decl (Decl
n "meas_1mhz"
t "std_ulogic"
o 3
suid 38,0
)
)
)
*88 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,5250,79375,6000"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 497,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "78300,7000,79700,10700"
st "out1"
ju 2
blo "79500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 498,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,62500,4800"
st "out1        : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "out1"
t "std_uLogic"
o 12
suid 39,0
)
)
)
*89 (CptPort
uid 499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 500,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 502,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "34300,7000,35700,9500"
st "rst"
ju 2
blo "35500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 503,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11200,61500,12000"
st "rst         : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 40,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,85000,13000"
)
oxt "15000,6000,90000,13000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "44750,8300,52950,9500"
st "Bachelor_test"
blo "44750,9300"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "44750,9500,55250,10700"
st "mainCircuit_tester"
blo "44750,10500"
)
)
gi *90 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "20500,5500,34000,7900"
st "Generic Declarations

g_clockFrequency real   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "g_clockFrequency"
type "real"
value ""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*91 (Grouping
uid 16,0
optionalChildren [
*92 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,48000,49000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*93 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*94 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*95 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*96 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*97 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,44000,58800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*98 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*99 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,47000,52000,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *102 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 49,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*104 (MLText
uid 50,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
windowSize "0,54,1017,744"
viewArea "-500,-500,70510,47560"
cachedDiagramExtent "0,0,85000,49000"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "Bachelor_test"
entityName "mainCircuit_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,44000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "26800,14800,32200,16000"
st "<library>"
blo "26800,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "26800,16000,30700,17200"
st "<cell>"
blo "26800,17000"
)
)
gi *105 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2900,2150"
st "In0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,5300,2150"
st "Buffer0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *106 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,0,49400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,1200,45700,2400"
st "Ports:"
blo "42000,2200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,12000,45200,13200"
st "User:"
blo "42000,13000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "42000,0,50200,1200"
st "Internal User:"
blo "42000,1000"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13200,44000,13200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 527,0
activeModelName "Symbol:CDM"
)
