#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr 23 22:48:41 2025
# Process ID         : 9976
# Current directory  : E:/cache/project_5
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent18356 E:\cache\project_5\project_5.xpr
# Log file           : E:/cache/project_5/vivado.log
# Journal file       : E:/cache/project_5\vivado.jou
# Running On         : LAPTOP-MUII7O6N
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13500H
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16961 MB
# Swap memory        : 110763 MB
# Total Virtual      : 127725 MB
# Available Virtual  : 114326 MB
#-----------------------------------------------------------
start_gui
open_project E:/cache/project_5/project_5.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/cache/project_5/project_5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 22:55:54 2025...
ulation top is 'sv32_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sv32_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sv32_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sv32_test_behav xil_defaultlib.sv32_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sv32_test_behav xil_defaultlib.sv32_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <blk_mem_gen_0> not found while processing module instance <ram> [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:80]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_bd_design "design_1"
Wrote  : <E:\cache\project_5\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
set_property location {1 128 74} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
save_bd_design
Wrote  : <E:\cache\project_5\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/cache/project_5/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sv32_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_blk_mem_gen_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sv32_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sv32_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_table_walk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_data_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_instruction_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cache/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sv32_test_behav xil_defaultlib.sv32_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sv32_test_behav xil_defaultlib.sv32_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <blk_mem_gen_0> not found while processing module instance <ram> [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:80]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.836 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Use_Byte_Write_Enable {true} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Wed Apr 23 23:20:41 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/cache/project_5/project_5.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=E:/cache/project_5/project_5.cache/compile_simlib/modelsim} {questa=E:/cache/project_5/project_5.cache/compile_simlib/questa} {riviera=E:/cache/project_5/project_5.cache/compile_simlib/riviera} {activehdl=E:/cache/project_5/project_5.cache/compile_simlib/activehdl}] -of_objects [get_files e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/cache/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir E:/cache/project_5/project_5.ip_user_files -ipstatic_source_dir E:/cache/project_5/project_5.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sv32_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'blk_mem_gen_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-3661] Failed to remove file:E:/cache/project_5/project_5.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sv32_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sv32_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cache/project_5/project_5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_table_walk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_data_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_instruction_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cache/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sv32_test_behav xil_defaultlib.sv32_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sv32_test_behav xil_defaultlib.sv32_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 4 for port 'addra' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'dina' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'douta' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:84]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'wea' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tag_ram_default
Compiling module xil_defaultlib.sv32_table_walk_default
Compiling module xil_defaultlib.sv32_translate_instruction_to_ph...
Compiling module xil_defaultlib.sv32_translate_data_to_physical_...
Compiling module xil_defaultlib.sv32_default
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sv32_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sv32_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sv32_test_behav -key {Behavioral:sim_1:Functional:sv32_test} -tclbatch {sv32_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sv32_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sv32_test.ram.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time=0 resetn=0 mode=11 satp=00000000 addr=00000000 data=00000000 fault=x
Time=5000 resetn=0 mode=11 satp=00000000 addr=00000000 data=zzzZ0000 fault=0
Time=20000 resetn=1 mode=11 satp=00000000 addr=00000000 data=zzzZ0000 fault=0

=== Test 1: Page Table Setup ===
Time=30000 resetn=1 mode=11 satp=00000000 addr=00010000 data=zzzZ0000 fault=0
Time=45000 resetn=1 mode=11 satp=00000000 addr=00010000 data=zzzZ8001 fault=0
[WRITE] Addr=0x00010000, Data=0x00008001
Time=60000 resetn=1 mode=11 satp=00000000 addr=00020000 data=zzzZ8001 fault=0
Time=75000 resetn=1 mode=11 satp=00000000 addr=00020000 data=zzzZd007 fault=0
[WRITE] Addr=0x00020000, Data=0x0000d007
Time=90000 resetn=1 mode=11 satp=00000000 addr=00020004 data=zzzZd007 fault=0
Time=105000 resetn=1 mode=11 satp=00000000 addr=00020004 data=zzzZc407 fault=0
[WRITE] Addr=0x00020004, Data=0x0000c407
Time=120000 resetn=1 mode=11 satp=00000000 addr=00034321 data=zzzZc407 fault=0
Time=135000 resetn=1 mode=11 satp=00000000 addr=00034321 data=zzzZ5678 fault=0
[WRITE] Addr=0x00034321, Data=0x12345678

=== Test 2: Enable SV32 Mode ===
Time=145000 resetn=1 mode=11 satp=80000010 addr=00034321 data=zzzZ5678 fault=0

=== Test 3: Virtual Address Access ===
Time=165000 resetn=1 mode=01 satp=80000010 addr=00034321 data=zzzZ5678 fault=0
Time=170000 resetn=1 mode=01 satp=80000010 addr=00000321 data=00000000 fault=0
Time=215000 resetn=1 mode=01 satp=80000010 addr=00000321 data=zzzZd007 fault=0
Time=235000 resetn=1 mode=01 satp=80000010 addr=00000321 data=zzzZ5678 fault=0
[READ] Addr=0x00000321, Got=0xzzzZ5678, Expected=0x12345678
[ERROR] Data mismatch!
Time=250000 resetn=1 mode=01 satp=80000010 addr=00001321 data=00000000 fault=0
Time=295000 resetn=1 mode=01 satp=80000010 addr=00001321 data=zzzZd007 fault=0
Time=315000 resetn=1 mode=01 satp=80000010 addr=00001321 data=zzzZa5a5 fault=0
[WRITE] Addr=0x00001321, Data=0xa5a5a5a5
Time=330000 resetn=1 mode=01 satp=80000010 addr=00001321 data=00000000 fault=0
Time=365000 resetn=1 mode=01 satp=80000010 addr=00001321 data=zzzZd007 fault=0
Time=385000 resetn=1 mode=01 satp=80000010 addr=00001321 data=zzzZa5a5 fault=0
[READ] Addr=0x00001321, Got=0xzzzZa5a5, Expected=0xa5a5a5a5
[ERROR] Data mismatch!

=== Test 4: Page Fault Test ===
Time=400000 resetn=1 mode=01 satp=80000010 addr=deadbeef data=00000000 fault=0
Time=445000 resetn=1 mode=01 satp=80000010 addr=deadbeef data=zzzZ0000 fault=0
[READ] Addr=0xdeadbeef, Got=0xzzzZ0000, Expected=0x00000000
[ERROR] Data mismatch!

=== All tests completed ===
$finish called at time : 575 ns : File "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sv32_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1328.977 ; gain = 29.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sv32_test_new'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sv32_test_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sv32_test_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cache/project_5/project_5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32
ERROR: [VRFC 10-2989] 'write_back' is not declared [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v:234]
ERROR: [VRFC 10-8530] module 'sv32' is ignored due to previous errors [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v:54]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sv32_test_new'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sv32_test_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sv32_test_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cache/project_5/project_5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_table_walk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_data_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_instruction_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
ERROR: [VRFC 10-8885] declarations are not allowed in an unnamed block [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v:44]
ERROR: [VRFC 10-8530] module 'tag_ram' is ignored due to previous errors [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_bd_design [get_bd_designs design_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sv32_test_new'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sv32_test_new' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sv32_test_new_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/cache/project_5/project_5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_table_walk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_table_walk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_data_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_data_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/sv32_translate_instruction_to_physical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_translate_instruction_to_physical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/rtl/tag_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv32_test_new
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sv32_test_new_behav xil_defaultlib.sv32_test_new xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sv32_test_new_behav xil_defaultlib.sv32_test_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 4 for port 'addra' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'dina' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'douta' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:66]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'wea' [C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tag_ram_default
Compiling module xil_defaultlib.sv32_table_walk_default
Compiling module xil_defaultlib.sv32_translate_instruction_to_ph...
Compiling module xil_defaultlib.sv32_translate_data_to_physical_...
Compiling module xil_defaultlib.sv32_default
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sv32_test_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot sv32_test_new_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/cache/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sv32_test_new_behav -key {Behavioral:sim_1:Functional:sv32_test_new} -tclbatch {sv32_test_new.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sv32_test_new.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sv32_test_new.ram.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Time=0 resetn=0 mode=11 satp=00000000 addr=00000000 data=00000000 fault=x
Time=5000 resetn=0 mode=11 satp=00000000 addr=00000000 data=zzzZ0000 fault=0
Time=20000 resetn=1 mode=11 satp=00000000 addr=00000000 data=zzzZ0000 fault=0

=== Test 1: Write-Back and Write-Through ===
Time=30000 resetn=1 mode=11 satp=00000000 addr=00010000 data=zzzZ0000 fault=0
Time=45000 resetn=1 mode=11 satp=00000000 addr=00010000 data=zzzZbbbb fault=0
[WRITE] Addr=0x00010000, Data=0xaaaabbbb
Time=60000 resetn=1 mode=11 satp=00000000 addr=00020000 data=zzzZbbbb fault=0
Time=75000 resetn=1 mode=11 satp=00000000 addr=00020000 data=zzzZdddd fault=0
[WRITE] Addr=0x00020000, Data=0xccccdddd

=== Test 2: TLB Miss Counter ===
Time=100000 resetn=1 mode=11 satp=00000000 addr=00030000 data=zzzZdddd fault=0
[READ] Addr=0x00030000, Got=0xzzzZdddd, Expected=0x00000000
[ERROR] Data mismatch!
Time=130000 resetn=1 mode=11 satp=00000000 addr=00040000 data=zzzZdddd fault=0
[READ] Addr=0x00040000, Got=0xzzzZdddd, Expected=0x00000000
[ERROR] Data mismatch!

=== Test 3: Two-Way Set Associative TLB ===
Time=160000 resetn=1 mode=11 satp=00000000 addr=00050000 data=zzzZdddd fault=0
Time=175000 resetn=1 mode=11 satp=00000000 addr=00050000 data=zzzZ5678 fault=0
[WRITE] Addr=0x00050000, Data=0x12345678
Time=190000 resetn=1 mode=11 satp=00000000 addr=00060000 data=zzzZ5678 fault=0
Time=205000 resetn=1 mode=11 satp=00000000 addr=00060000 data=zzzZ4321 fault=0
[WRITE] Addr=0x00060000, Data=0x87654321
Time=220000 resetn=1 mode=11 satp=00000000 addr=00070000 data=zzzZ4321 fault=0
Time=235000 resetn=1 mode=11 satp=00000000 addr=00070000 data=zzzZbeef fault=0
[WRITE] Addr=0x00070000, Data=0xdeadbeef

=== All tests completed ===
$finish called at time : 345 ns : File "C:/Users/legion/Desktop/mmu/mmu_with_doc/src/tb/sv32_test.v" Line 167
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sv32_test_new_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1405.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 23:50:22 2025...
