
WIFI-SOCKET-HOST-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008060  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408060  00408060  00018060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20400000  00408068  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000790  20400884  004088ec  00020884  2**2
                  ALLOC
  4 .stack        00002004  20401014  0040907c  00020884  2**0
                  ALLOC
  5 .heap         00000200  20403018  0040b080  00020884  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020884  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208b2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b41e  00000000  00000000  0002090b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003e0b  00000000  00000000  0003bd29  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000d9d5  00000000  00000000  0003fb34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001058  00000000  00000000  0004d509  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001070  00000000  00000000  0004e561  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002438d  00000000  00000000  0004f5d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015287  00000000  00000000  0007395e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00091a5c  00000000  00000000  00088be5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003618  00000000  00000000  0011a644  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20403018 	.word	0x20403018
  400004:	00403711 	.word	0x00403711
  400008:	0040370d 	.word	0x0040370d
  40000c:	0040370d 	.word	0x0040370d
  400010:	0040370d 	.word	0x0040370d
  400014:	0040370d 	.word	0x0040370d
  400018:	0040370d 	.word	0x0040370d
	...
  40002c:	0040370d 	.word	0x0040370d
  400030:	0040370d 	.word	0x0040370d
  400034:	00000000 	.word	0x00000000
  400038:	0040370d 	.word	0x0040370d
  40003c:	0040370d 	.word	0x0040370d
  400040:	0040370d 	.word	0x0040370d
  400044:	0040370d 	.word	0x0040370d
  400048:	0040370d 	.word	0x0040370d
  40004c:	0040370d 	.word	0x0040370d
  400050:	0040370d 	.word	0x0040370d
  400054:	0040370d 	.word	0x0040370d
  400058:	0040370d 	.word	0x0040370d
  40005c:	0040370d 	.word	0x0040370d
  400060:	0040370d 	.word	0x0040370d
  400064:	00000000 	.word	0x00000000
  400068:	004031fd 	.word	0x004031fd
  40006c:	00403211 	.word	0x00403211
  400070:	00403225 	.word	0x00403225
  400074:	0040370d 	.word	0x0040370d
  400078:	0040370d 	.word	0x0040370d
  40007c:	0040370d 	.word	0x0040370d
  400080:	00403239 	.word	0x00403239
  400084:	0040324d 	.word	0x0040324d
  400088:	0040370d 	.word	0x0040370d
  40008c:	0040370d 	.word	0x0040370d
  400090:	0040370d 	.word	0x0040370d
  400094:	0040370d 	.word	0x0040370d
  400098:	0040370d 	.word	0x0040370d
  40009c:	0040370d 	.word	0x0040370d
  4000a0:	0040370d 	.word	0x0040370d
  4000a4:	0040370d 	.word	0x0040370d
  4000a8:	0040370d 	.word	0x0040370d
  4000ac:	0040370d 	.word	0x0040370d
  4000b0:	0040370d 	.word	0x0040370d
  4000b4:	0040370d 	.word	0x0040370d
  4000b8:	0040370d 	.word	0x0040370d
  4000bc:	0040370d 	.word	0x0040370d
  4000c0:	0040370d 	.word	0x0040370d
  4000c4:	0040370d 	.word	0x0040370d
  4000c8:	0040370d 	.word	0x0040370d
  4000cc:	0040370d 	.word	0x0040370d
  4000d0:	00000000 	.word	0x00000000
  4000d4:	0040370d 	.word	0x0040370d
  4000d8:	00000000 	.word	0x00000000
  4000dc:	0040370d 	.word	0x0040370d
  4000e0:	0040370d 	.word	0x0040370d
  4000e4:	0040370d 	.word	0x0040370d
  4000e8:	0040370d 	.word	0x0040370d
  4000ec:	0040370d 	.word	0x0040370d
  4000f0:	0040370d 	.word	0x0040370d
  4000f4:	0040370d 	.word	0x0040370d
  4000f8:	0040370d 	.word	0x0040370d
  4000fc:	0040370d 	.word	0x0040370d
  400100:	0040370d 	.word	0x0040370d
  400104:	0040370d 	.word	0x0040370d
  400108:	0040370d 	.word	0x0040370d
  40010c:	0040370d 	.word	0x0040370d
  400110:	0040370d 	.word	0x0040370d
	...
  400120:	0040370d 	.word	0x0040370d
  400124:	0040370d 	.word	0x0040370d
  400128:	0040370d 	.word	0x0040370d
  40012c:	0040370d 	.word	0x0040370d
  400130:	0040370d 	.word	0x0040370d
  400134:	00000000 	.word	0x00000000
  400138:	0040370d 	.word	0x0040370d
  40013c:	0040370d 	.word	0x0040370d

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400884 	.word	0x20400884
  40015c:	00000000 	.word	0x00000000
  400160:	00408068 	.word	0x00408068

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400888 	.word	0x20400888
  400190:	00408068 	.word	0x00408068
  400194:	00408068 	.word	0x00408068
  400198:	00000000 	.word	0x00000000

0040019c <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  40019c:	2810      	cmp	r0, #16
  40019e:	d108      	bne.n	4001b2 <chip_isr+0x16>
  4001a0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4001a4:	d105      	bne.n	4001b2 <chip_isr+0x16>
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
  4001a6:	b508      	push	{r3, lr}
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
		if (gpfIsr) {
  4001a8:	4b02      	ldr	r3, [pc, #8]	; (4001b4 <chip_isr+0x18>)
  4001aa:	681b      	ldr	r3, [r3, #0]
  4001ac:	b103      	cbz	r3, 4001b0 <chip_isr+0x14>
			gpfIsr();
  4001ae:	4798      	blx	r3
  4001b0:	bd08      	pop	{r3, pc}
  4001b2:	4770      	bx	lr
  4001b4:	204008a0 	.word	0x204008a0

004001b8 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4001b8:	b140      	cbz	r0, 4001cc <nm_bsp_sleep+0x14>
*	@brief	Sleep in units of mSec
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
  4001ba:	b570      	push	{r4, r5, r6, lr}
  4001bc:	4604      	mov	r4, r0
	while(u32TimeMsec--) {
		delay_ms(4);
  4001be:	4e04      	ldr	r6, [pc, #16]	; (4001d0 <nm_bsp_sleep+0x18>)
  4001c0:	4d04      	ldr	r5, [pc, #16]	; (4001d4 <nm_bsp_sleep+0x1c>)
  4001c2:	4630      	mov	r0, r6
  4001c4:	47a8      	blx	r5
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4001c6:	3c01      	subs	r4, #1
  4001c8:	d1fb      	bne.n	4001c2 <nm_bsp_sleep+0xa>
  4001ca:	bd70      	pop	{r4, r5, r6, pc}
  4001cc:	4770      	bx	lr
  4001ce:	bf00      	nop
  4001d0:	00031635 	.word	0x00031635
  4001d4:	20400001 	.word	0x20400001

004001d8 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset WINC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
  4001d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001dc:	4f09      	ldr	r7, [pc, #36]	; (400204 <nm_bsp_reset+0x2c>)
  4001de:	f44f 3800 	mov.w	r8, #131072	; 0x20000
  4001e2:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  4001e6:	4d08      	ldr	r5, [pc, #32]	; (400208 <nm_bsp_reset+0x30>)
  4001e8:	2608      	movs	r6, #8
  4001ea:	636e      	str	r6, [r5, #52]	; 0x34
	ioport_set_pin_level(CONF_WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_LOW);
	ioport_set_pin_level(CONF_WINC_PIN_RESET, IOPORT_PIN_LEVEL_LOW);
	nm_bsp_sleep(100);
  4001ec:	2064      	movs	r0, #100	; 0x64
  4001ee:	4c07      	ldr	r4, [pc, #28]	; (40020c <nm_bsp_reset+0x34>)
  4001f0:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001f2:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	ioport_set_pin_level(CONF_WINC_PIN_CHIP_ENABLE, IOPORT_PIN_LEVEL_HIGH);
	nm_bsp_sleep(100);
  4001f6:	2064      	movs	r0, #100	; 0x64
  4001f8:	47a0      	blx	r4
  4001fa:	632e      	str	r6, [r5, #48]	; 0x30
	ioport_set_pin_level(CONF_WINC_PIN_RESET, IOPORT_PIN_LEVEL_HIGH);
	nm_bsp_sleep(100);
  4001fc:	2064      	movs	r0, #100	; 0x64
  4001fe:	47a0      	blx	r4
  400200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400204:	400e1200 	.word	0x400e1200
  400208:	400e1000 	.word	0x400e1000
  40020c:	004001b9 	.word	0x004001b9

00400210 <nm_bsp_init>:
*	@fn		nm_bsp_init
*	@brief	Initialize BSP
*	@return	0 in case of success and -1 in case of failure
*/
sint8 nm_bsp_init(void)
{
  400210:	b510      	push	{r4, lr}
	gpfIsr = NULL;
  400212:	2200      	movs	r2, #0
  400214:	4b14      	ldr	r3, [pc, #80]	; (400268 <nm_bsp_init+0x58>)
  400216:	601a      	str	r2, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400218:	200a      	movs	r0, #10
  40021a:	4c14      	ldr	r4, [pc, #80]	; (40026c <nm_bsp_init+0x5c>)
  40021c:	47a0      	blx	r4
  40021e:	200b      	movs	r0, #11
  400220:	47a0      	blx	r4
  400222:	200c      	movs	r0, #12
  400224:	47a0      	blx	r4
  400226:	2010      	movs	r0, #16
  400228:	47a0      	blx	r4
  40022a:	2011      	movs	r0, #17
  40022c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40022e:	4b10      	ldr	r3, [pc, #64]	; (400270 <nm_bsp_init+0x60>)
  400230:	2208      	movs	r2, #8
  400232:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400234:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400238:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40023a:	4a0e      	ldr	r2, [pc, #56]	; (400274 <nm_bsp_init+0x64>)
  40023c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400240:	6111      	str	r1, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400242:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400246:	6311      	str	r1, [r2, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400248:	2204      	movs	r2, #4
  40024a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40024c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400250:	631a      	str	r2, [r3, #48]	; 0x30

	/* Initialize chip IOs. */
	init_chip_pins();

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  400252:	4b09      	ldr	r3, [pc, #36]	; (400278 <nm_bsp_init+0x68>)
  400254:	681b      	ldr	r3, [r3, #0]
  400256:	f013 0f01 	tst.w	r3, #1
  40025a:	d001      	beq.n	400260 <nm_bsp_init+0x50>
  40025c:	4b06      	ldr	r3, [pc, #24]	; (400278 <nm_bsp_init+0x68>)
  40025e:	681b      	ldr	r3, [r3, #0]
	    delay_init();
    }

	/* Perform chip reset. */
	nm_bsp_reset();
  400260:	4b06      	ldr	r3, [pc, #24]	; (40027c <nm_bsp_init+0x6c>)
  400262:	4798      	blx	r3

	return 0;
}
  400264:	2000      	movs	r0, #0
  400266:	bd10      	pop	{r4, pc}
  400268:	204008a0 	.word	0x204008a0
  40026c:	0040340d 	.word	0x0040340d
  400270:	400e1000 	.word	0x400e1000
  400274:	400e1200 	.word	0x400e1200
  400278:	e000e010 	.word	0xe000e010
  40027c:	004001d9 	.word	0x004001d9

00400280 <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  400280:	b530      	push	{r4, r5, lr}
  400282:	b083      	sub	sp, #12
	gpfIsr = pfIsr;
  400284:	4b14      	ldr	r3, [pc, #80]	; (4002d8 <nm_bsp_register_isr+0x58>)
  400286:	6018      	str	r0, [r3, #0]

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	pmc_enable_periph_clk(CONF_WINC_SPI_INT_PIO_ID);
  400288:	2010      	movs	r0, #16
  40028a:	4b14      	ldr	r3, [pc, #80]	; (4002dc <nm_bsp_register_isr+0x5c>)
  40028c:	4798      	blx	r3
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  40028e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400292:	207c      	movs	r0, #124	; 0x7c
  400294:	4b12      	ldr	r3, [pc, #72]	; (4002e0 <nm_bsp_register_isr+0x60>)
  400296:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  400298:	4c12      	ldr	r4, [pc, #72]	; (4002e4 <nm_bsp_register_isr+0x64>)
  40029a:	2201      	movs	r2, #1
  40029c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002a0:	4620      	mov	r0, r4
  4002a2:	4b11      	ldr	r3, [pc, #68]	; (4002e8 <nm_bsp_register_isr+0x68>)
  4002a4:	4798      	blx	r3
	/*Interrupt on falling edge*/
	pio_handler_set(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_PIO_ID,
  4002a6:	4b11      	ldr	r3, [pc, #68]	; (4002ec <nm_bsp_register_isr+0x6c>)
  4002a8:	9300      	str	r3, [sp, #0]
  4002aa:	2351      	movs	r3, #81	; 0x51
  4002ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4002b0:	2110      	movs	r1, #16
  4002b2:	4620      	mov	r0, r4
  4002b4:	4d0e      	ldr	r5, [pc, #56]	; (4002f0 <nm_bsp_register_isr+0x70>)
  4002b6:	47a8      	blx	r5
	CONF_WINC_SPI_INT_MASK, PIO_PULLUP | PIO_IT_FALL_EDGE, chip_isr);
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  4002b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4002bc:	4620      	mov	r0, r4
  4002be:	4b0d      	ldr	r3, [pc, #52]	; (4002f4 <nm_bsp_register_isr+0x74>)
  4002c0:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4002c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4002c6:	4b0c      	ldr	r3, [pc, #48]	; (4002f8 <nm_bsp_register_isr+0x78>)
  4002c8:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ((IRQn_Type) CONF_WINC_SPI_INT_PIO_ID);
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  4002ca:	2200      	movs	r2, #0
  4002cc:	2110      	movs	r1, #16
  4002ce:	4620      	mov	r0, r4
  4002d0:	4b0a      	ldr	r3, [pc, #40]	; (4002fc <nm_bsp_register_isr+0x7c>)
  4002d2:	4798      	blx	r3
			CONF_WINC_SPI_INT_PRIORITY);
}
  4002d4:	b003      	add	sp, #12
  4002d6:	bd30      	pop	{r4, r5, pc}
  4002d8:	204008a0 	.word	0x204008a0
  4002dc:	0040340d 	.word	0x0040340d
  4002e0:	0040300d 	.word	0x0040300d
  4002e4:	400e1400 	.word	0x400e1400
  4002e8:	00402ec9 	.word	0x00402ec9
  4002ec:	0040019d 	.word	0x0040019d
  4002f0:	00403191 	.word	0x00403191
  4002f4:	00402ffd 	.word	0x00402ffd
  4002f8:	e000e100 	.word	0xe000e100
  4002fc:	00403261 	.word	0x00403261

00400300 <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  400300:	b508      	push	{r3, lr}
	if (u8Enable) {
  400302:	b128      	cbz	r0, 400310 <nm_bsp_interrupt_ctrl+0x10>
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  400304:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400308:	4804      	ldr	r0, [pc, #16]	; (40031c <nm_bsp_interrupt_ctrl+0x1c>)
  40030a:	4b05      	ldr	r3, [pc, #20]	; (400320 <nm_bsp_interrupt_ctrl+0x20>)
  40030c:	4798      	blx	r3
  40030e:	bd08      	pop	{r3, pc}
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  400310:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400314:	4801      	ldr	r0, [pc, #4]	; (40031c <nm_bsp_interrupt_ctrl+0x1c>)
  400316:	4b03      	ldr	r3, [pc, #12]	; (400324 <nm_bsp_interrupt_ctrl+0x24>)
  400318:	4798      	blx	r3
  40031a:	bd08      	pop	{r3, pc}
  40031c:	400e1400 	.word	0x400e1400
  400320:	00402ffd 	.word	0x00402ffd
  400324:	00403001 	.word	0x00403001

00400328 <nm_bus_init>:
 *	@fn		nm_bus_init
 *	@brief	Initialize the bus wrapper
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_bus_init(void *pvinit)
{
  400328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40032a:	4c39      	ldr	r4, [pc, #228]	; (400410 <nm_bus_init+0xe8>)
  40032c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400330:	6621      	str	r1, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400332:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400336:	6561      	str	r1, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400338:	6261      	str	r1, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40033a:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  40033e:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400340:	430b      	orrs	r3, r1
  400342:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400344:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400346:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  40034a:	6763      	str	r3, [r4, #116]	; 0x74
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40034c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400350:	6622      	str	r2, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400352:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400356:	6562      	str	r2, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400358:	6262      	str	r2, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40035a:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  40035e:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400360:	4313      	orrs	r3, r2
  400362:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400364:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400366:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  40036a:	6763      	str	r3, [r4, #116]	; 0x74
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40036c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  400370:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400372:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400376:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400378:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40037a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  40037e:	6f20      	ldr	r0, [r4, #112]	; 0x70
  400380:	4318      	orrs	r0, r3
  400382:	6720      	str	r0, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400384:	6f60      	ldr	r0, [r4, #116]	; 0x74
  400386:	f420 0080 	bic.w	r0, r0, #4194304	; 0x400000
  40038a:	6760      	str	r0, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40038c:	6061      	str	r1, [r4, #4]
  40038e:	6062      	str	r2, [r4, #4]
  400390:	6063      	str	r3, [r4, #4]
  400392:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
  400396:	6066      	str	r6, [r4, #4]
	ioport_disable_pin(CONF_WINC_SPI_MOSI_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CLK_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CS_GPIO);
	
	/* disable CS control by peripheral */
	PIOD->PIO_PER = (1<<25);
  400398:	6026      	str	r6, [r4, #0]
	PIOD->PIO_OER = (1<<25);
  40039a:	6126      	str	r6, [r4, #16]
	SPI_DEASSERT_CS();
  40039c:	6326      	str	r6, [r4, #48]	; 0x30

	spi_enable_clock(CONF_WINC_SPI);
  40039e:	4d1d      	ldr	r5, [pc, #116]	; (400414 <nm_bus_init+0xec>)
  4003a0:	4628      	mov	r0, r5
  4003a2:	4b1d      	ldr	r3, [pc, #116]	; (400418 <nm_bus_init+0xf0>)
  4003a4:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4003a6:	2302      	movs	r3, #2
  4003a8:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4003aa:	2380      	movs	r3, #128	; 0x80
  4003ac:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4003ae:	686b      	ldr	r3, [r5, #4]
  4003b0:	f043 0301 	orr.w	r3, r3, #1
  4003b4:	606b      	str	r3, [r5, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4003b6:	686b      	ldr	r3, [r5, #4]
  4003b8:	f043 0310 	orr.w	r3, r3, #16
  4003bc:	606b      	str	r3, [r5, #4]
	spi_disable(CONF_WINC_SPI);
	spi_reset(CONF_WINC_SPI);
	spi_set_master_mode(CONF_WINC_SPI);
	spi_disable_mode_fault_detect(CONF_WINC_SPI);
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
  4003be:	2101      	movs	r1, #1
  4003c0:	4628      	mov	r0, r5
  4003c2:	4b16      	ldr	r3, [pc, #88]	; (40041c <nm_bus_init+0xf4>)
  4003c4:	4798      	blx	r3
	spi_set_clock_polarity(CONF_WINC_SPI,
  4003c6:	2200      	movs	r2, #0
  4003c8:	2101      	movs	r1, #1
  4003ca:	4628      	mov	r0, r5
  4003cc:	4b14      	ldr	r3, [pc, #80]	; (400420 <nm_bus_init+0xf8>)
  4003ce:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  4003d0:	2201      	movs	r2, #1
  4003d2:	4611      	mov	r1, r2
  4003d4:	4628      	mov	r0, r5
  4003d6:	4b13      	ldr	r3, [pc, #76]	; (400424 <nm_bus_init+0xfc>)
  4003d8:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4003da:	2200      	movs	r2, #0
  4003dc:	2101      	movs	r1, #1
  4003de:	4628      	mov	r0, r5
  4003e0:	4b11      	ldr	r3, [pc, #68]	; (400428 <nm_bus_init+0x100>)
  4003e2:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
  4003e4:	4911      	ldr	r1, [pc, #68]	; (40042c <nm_bus_init+0x104>)
  4003e6:	4812      	ldr	r0, [pc, #72]	; (400430 <nm_bus_init+0x108>)
  4003e8:	4b12      	ldr	r3, [pc, #72]	; (400434 <nm_bus_init+0x10c>)
  4003ea:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
	spi_set_clock_polarity(CONF_WINC_SPI,
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  4003ec:	b2c2      	uxtb	r2, r0
  4003ee:	2101      	movs	r1, #1
  4003f0:	4628      	mov	r0, r5
  4003f2:	4b11      	ldr	r3, [pc, #68]	; (400438 <nm_bus_init+0x110>)
  4003f4:	4798      	blx	r3
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  4003f6:	2300      	movs	r3, #0
  4003f8:	461a      	mov	r2, r3
  4003fa:	2101      	movs	r1, #1
  4003fc:	4628      	mov	r0, r5
  4003fe:	4f0f      	ldr	r7, [pc, #60]	; (40043c <nm_bus_init+0x114>)
  400400:	47b8      	blx	r7
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400402:	2301      	movs	r3, #1
  400404:	602b      	str	r3, [r5, #0]
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);
	
	SPI_DEASSERT_CS();
  400406:	6326      	str	r6, [r4, #48]	; 0x30
	nm_bsp_reset();
  400408:	4b0d      	ldr	r3, [pc, #52]	; (400440 <nm_bus_init+0x118>)
  40040a:	4798      	blx	r3
#endif
	return result;
}
  40040c:	2000      	movs	r0, #0
  40040e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400410:	400e1400 	.word	0x400e1400
  400414:	40008000 	.word	0x40008000
  400418:	00403461 	.word	0x00403461
  40041c:	0040348d 	.word	0x0040348d
  400420:	00403511 	.word	0x00403511
  400424:	00403531 	.word	0x00403531
  400428:	00403551 	.word	0x00403551
  40042c:	11e1a300 	.word	0x11e1a300
  400430:	02dc6c00 	.word	0x02dc6c00
  400434:	00403565 	.word	0x00403565
  400438:	0040357d 	.word	0x0040357d
  40043c:	004035a9 	.word	0x004035a9
  400440:	004001d9 	.word	0x004001d9

00400444 <nm_bus_ioctl>:
 *					Arbitrary parameter depenging on IOCTL
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 *	@note	For SPI only, it's important to be able to send/receive at the same time
 */
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  400444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400448:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
  40044a:	2803      	cmp	r0, #3
  40044c:	d141      	bne.n	4004d2 <nm_bus_ioctl+0x8e>
		}
		break;
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  40044e:	680e      	ldr	r6, [r1, #0]
  400450:	684d      	ldr	r5, [r1, #4]
  400452:	890c      	ldrh	r4, [r1, #8]
	uint16 cpu16Sz		= u16Sz;
	uint8 *cppu8Mosi	= pu8Mosi;
	uint8 *cppu8Miso	= pu8Miso;
	*/
	
	uint8 u8Dummy = 0;
  400454:	2300      	movs	r3, #0
  400456:	f88d 3004 	strb.w	r3, [sp, #4]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;
  40045a:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint8_t uc_pcs;

	if (!pu8Mosi) {
  40045e:	b136      	cbz	r6, 40046e <nm_bus_ioctl+0x2a>
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	else if(!pu8Miso) {
  400460:	2d00      	cmp	r5, #0
  400462:	d133      	bne.n	4004cc <nm_bus_ioctl+0x88>
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
  400464:	f04f 0801 	mov.w	r8, #1
	uint8 *cppu8Mosi	= pu8Mosi;
	uint8 *cppu8Miso	= pu8Miso;
	*/
	
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  400468:	4699      	mov	r9, r3
	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	else if(!pu8Miso) {
		pu8Miso = &u8Dummy;
  40046a:	ad01      	add	r5, sp, #4
  40046c:	e004      	b.n	400478 <nm_bus_ioctl+0x34>
	uint8 *cppu8Mosi	= pu8Mosi;
	uint8 *cppu8Miso	= pu8Miso;
	*/
	
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  40046e:	f04f 0800 	mov.w	r8, #0
	uint16_t rxd_data = 0;
	uint8_t uc_pcs;

	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
  400472:	f04f 0901 	mov.w	r9, #1
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;
	uint8_t uc_pcs;

	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
  400476:	ae01      	add	r6, sp, #4
	}
	else {
		return M2M_ERR_BUS_FAIL;
	}
	
	SPI_ASSERT_CS();
  400478:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40047c:	4b1c      	ldr	r3, [pc, #112]	; (4004f0 <nm_bus_ioctl+0xac>)
  40047e:	635a      	str	r2, [r3, #52]	; 0x34
	while (u16Sz) {
  400480:	b1f4      	cbz	r4, 4004c0 <nm_bus_ioctl+0x7c>
		txd_data = *pu8Mosi;
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  400482:	4f1c      	ldr	r7, [pc, #112]	; (4004f4 <nm_bus_ioctl+0xb0>)
  400484:	f8df b084 	ldr.w	fp, [pc, #132]	; 40050c <nm_bus_ioctl+0xc8>
		
		/* Read SPI master data register. */
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  400488:	f8df a084 	ldr.w	sl, [pc, #132]	; 400510 <nm_bus_ioctl+0xcc>
	}
	
	SPI_ASSERT_CS();
	while (u16Sz) {
		txd_data = *pu8Mosi;
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  40048c:	2300      	movs	r3, #0
  40048e:	461a      	mov	r2, r3
  400490:	7831      	ldrb	r1, [r6, #0]
  400492:	4638      	mov	r0, r7
  400494:	47d8      	blx	fp
		
		/* Read SPI master data register. */
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  400496:	f10d 0205 	add.w	r2, sp, #5
  40049a:	f10d 0106 	add.w	r1, sp, #6
  40049e:	4638      	mov	r0, r7
  4004a0:	47d0      	blx	sl
		*pu8Miso = rxd_data;
  4004a2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4004a6:	702b      	strb	r3, [r5, #0]

		u16Sz--;
  4004a8:	3c01      	subs	r4, #1
  4004aa:	b2a4      	uxth	r4, r4
		if (!u8SkipMiso)
  4004ac:	f1b8 0f00 	cmp.w	r8, #0
  4004b0:	d100      	bne.n	4004b4 <nm_bus_ioctl+0x70>
			pu8Miso++;
  4004b2:	3501      	adds	r5, #1
		if (!u8SkipMosi)
  4004b4:	f1b9 0f00 	cmp.w	r9, #0
  4004b8:	d100      	bne.n	4004bc <nm_bus_ioctl+0x78>
			pu8Mosi++;
  4004ba:	3601      	adds	r6, #1
	else {
		return M2M_ERR_BUS_FAIL;
	}
	
	SPI_ASSERT_CS();
	while (u16Sz) {
  4004bc:	2c00      	cmp	r4, #0
  4004be:	d1e5      	bne.n	40048c <nm_bus_ioctl+0x48>
		if (!u8SkipMiso)
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}
	SPI_DEASSERT_CS();
  4004c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4004c4:	4b0a      	ldr	r3, [pc, #40]	; (4004f0 <nm_bus_ioctl+0xac>)
  4004c6:	631a      	str	r2, [r3, #48]	; 0x30
	printf(" / MISO: 0x");
	for(i = 0; i<cpu16Sz; i++)
		printf("%x", *(cppu8Miso+i) );
	printf(" / Size %d \n", cpu16Sz);
*/
	return M2M_SUCCESS;
  4004c8:	2000      	movs	r0, #0
  4004ca:	e00e      	b.n	4004ea <nm_bus_ioctl+0xa6>
	else if(!pu8Miso) {
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
	}
	else {
		return M2M_ERR_BUS_FAIL;
  4004cc:	f06f 0005 	mvn.w	r0, #5
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
  4004d0:	e00b      	b.n	4004ea <nm_bus_ioctl+0xa6>
#endif
		default:
			s8Ret = -1;
			M2M_ERR("Invalid IOCTL command!\n");
  4004d2:	f240 121f 	movw	r2, #287	; 0x11f
  4004d6:	4908      	ldr	r1, [pc, #32]	; (4004f8 <nm_bus_ioctl+0xb4>)
  4004d8:	4808      	ldr	r0, [pc, #32]	; (4004fc <nm_bus_ioctl+0xb8>)
  4004da:	4c09      	ldr	r4, [pc, #36]	; (400500 <nm_bus_ioctl+0xbc>)
  4004dc:	47a0      	blx	r4
  4004de:	4809      	ldr	r0, [pc, #36]	; (400504 <nm_bus_ioctl+0xc0>)
  4004e0:	47a0      	blx	r4
  4004e2:	4809      	ldr	r0, [pc, #36]	; (400508 <nm_bus_ioctl+0xc4>)
  4004e4:	47a0      	blx	r4
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
#endif
		default:
			s8Ret = -1;
  4004e6:	f04f 30ff 	mov.w	r0, #4294967295
			M2M_ERR("Invalid IOCTL command!\n");
			break;
	}

	return s8Ret;
}
  4004ea:	b003      	add	sp, #12
  4004ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4004f0:	400e1400 	.word	0x400e1400
  4004f4:	40008000 	.word	0x40008000
  4004f8:	00406f1c 	.word	0x00406f1c
  4004fc:	00406eec 	.word	0x00406eec
  400500:	00403ed1 	.word	0x00403ed1
  400504:	00406f00 	.word	0x00406f00
  400508:	00406f18 	.word	0x00406f18
  40050c:	004034d9 	.word	0x004034d9
  400510:	004034a5 	.word	0x004034a5

00400514 <nm_bus_deinit>:
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400514:	2202      	movs	r2, #2
  400516:	4b0e      	ldr	r3, [pc, #56]	; (400550 <nm_bus_deinit+0x3c>)
  400518:	601a      	str	r2, [r3, #0]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40051a:	f503 2359 	add.w	r3, r3, #888832	; 0xd9000
  40051e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400522:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400526:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400528:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40052c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400530:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400532:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400536:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40053a:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40053c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400540:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400544:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400546:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(CONF_WINC_SPI_MOSI_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_MISO_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CLK_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CS_GPIO, IOPORT_DIR_INPUT);
	return M2M_SUCCESS;
}
  40054a:	2000      	movs	r0, #0
  40054c:	4770      	bx	lr
  40054e:	bf00      	nop
  400550:	40008000 	.word	0x40008000

00400554 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  400554:	b13a      	cbz	r2, 400566 <m2m_memcpy+0x12>
  400556:	3901      	subs	r1, #1
  400558:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  40055a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40055e:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  400562:	4290      	cmp	r0, r2
  400564:	d1f9      	bne.n	40055a <m2m_memcpy+0x6>
  400566:	4770      	bx	lr

00400568 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  400568:	b122      	cbz	r2, 400574 <m2m_memset+0xc>
  40056a:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  40056c:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  400570:	4290      	cmp	r0, r2
  400572:	d1fb      	bne.n	40056c <m2m_memset+0x4>
  400574:	4770      	bx	lr
  400576:	bf00      	nop

00400578 <m2m_strlen>:
}

uint16 m2m_strlen(uint8 * pcStr)
{
  400578:	4603      	mov	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
  40057a:	7802      	ldrb	r2, [r0, #0]
  40057c:	b13a      	cbz	r2, 40058e <m2m_strlen+0x16>
  40057e:	2000      	movs	r0, #0
	{
		u16StrLen ++;
  400580:	3001      	adds	r0, #1
  400582:	b280      	uxth	r0, r0
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
  400584:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400588:	2a00      	cmp	r2, #0
  40058a:	d1f9      	bne.n	400580 <m2m_strlen+0x8>
  40058c:	4770      	bx	lr
	}while(--sz);
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
  40058e:	2000      	movs	r0, #0
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
}
  400590:	4770      	bx	lr
  400592:	bf00      	nop

00400594 <isr>:
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
  400594:	4a02      	ldr	r2, [pc, #8]	; (4005a0 <isr+0xc>)
  400596:	7813      	ldrb	r3, [r2, #0]
  400598:	3301      	adds	r3, #1
  40059a:	b2db      	uxtb	r3, r3
  40059c:	7013      	strb	r3, [r2, #0]
  40059e:	4770      	bx	lr
  4005a0:	204008ac 	.word	0x204008ac

004005a4 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  4005a4:	4770      	bx	lr
  4005a6:	bf00      	nop

004005a8 <hif_set_rx_done>:
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
static sint8 hif_set_rx_done(void)
{
  4005a8:	b500      	push	{lr}
  4005aa:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
  4005ac:	2001      	movs	r0, #1
  4005ae:	4b0b      	ldr	r3, [pc, #44]	; (4005dc <hif_set_rx_done+0x34>)
  4005b0:	4798      	blx	r3
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  4005b2:	a901      	add	r1, sp, #4
  4005b4:	f241 0070 	movw	r0, #4208	; 0x1070
  4005b8:	4b09      	ldr	r3, [pc, #36]	; (4005e0 <hif_set_rx_done+0x38>)
  4005ba:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4005bc:	4603      	mov	r3, r0
  4005be:	b940      	cbnz	r0, 4005d2 <hif_set_rx_done+0x2a>
	//reg &= ~(1<<0);

	/* Set RX Done */
	reg |= (1<<1);
  4005c0:	9901      	ldr	r1, [sp, #4]
  4005c2:	f041 0102 	orr.w	r1, r1, #2
  4005c6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  4005c8:	f241 0070 	movw	r0, #4208	; 0x1070
  4005cc:	4b05      	ldr	r3, [pc, #20]	; (4005e4 <hif_set_rx_done+0x3c>)
  4005ce:	4798      	blx	r3
  4005d0:	4603      	mov	r3, r0
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;

}
  4005d2:	4618      	mov	r0, r3
  4005d4:	b003      	add	sp, #12
  4005d6:	f85d fb04 	ldr.w	pc, [sp], #4
  4005da:	bf00      	nop
  4005dc:	00400301 	.word	0x00400301
  4005e0:	00401871 	.word	0x00401871
  4005e4:	0040187d 	.word	0x0040187d

004005e8 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  4005e8:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  4005ea:	4b11      	ldr	r3, [pc, #68]	; (400630 <hif_chip_wake+0x48>)
  4005ec:	781b      	ldrb	r3, [r3, #0]
  4005ee:	f013 0fff 	tst.w	r3, #255	; 0xff
  4005f2:	d115      	bne.n	400620 <hif_chip_wake+0x38>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  4005f4:	4b0f      	ldr	r3, [pc, #60]	; (400634 <hif_chip_wake+0x4c>)
  4005f6:	781b      	ldrb	r3, [r3, #0]
  4005f8:	b2db      	uxtb	r3, r3
  4005fa:	2b03      	cmp	r3, #3
  4005fc:	d004      	beq.n	400608 <hif_chip_wake+0x20>
  4005fe:	4b0d      	ldr	r3, [pc, #52]	; (400634 <hif_chip_wake+0x4c>)
  400600:	781b      	ldrb	r3, [r3, #0]
  400602:	b2db      	uxtb	r3, r3
  400604:	2b04      	cmp	r3, #4
  400606:	d10b      	bne.n	400620 <hif_chip_wake+0x38>
		{
			ret = nm_clkless_wake();
  400608:	4b0b      	ldr	r3, [pc, #44]	; (400638 <hif_chip_wake+0x50>)
  40060a:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40060c:	4603      	mov	r3, r0
  40060e:	b968      	cbnz	r0, 40062c <hif_chip_wake+0x44>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  400610:	f245 6178 	movw	r1, #22136	; 0x5678
  400614:	f241 0074 	movw	r0, #4212	; 0x1074
  400618:	4b08      	ldr	r3, [pc, #32]	; (40063c <hif_chip_wake+0x54>)
  40061a:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  40061c:	4603      	mov	r3, r0
  40061e:	b928      	cbnz	r0, 40062c <hif_chip_wake+0x44>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  400620:	4a03      	ldr	r2, [pc, #12]	; (400630 <hif_chip_wake+0x48>)
  400622:	7813      	ldrb	r3, [r2, #0]
  400624:	3301      	adds	r3, #1
  400626:	b2db      	uxtb	r3, r3
  400628:	7013      	strb	r3, [r2, #0]
  40062a:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  40062c:	4618      	mov	r0, r3
  40062e:	bd08      	pop	{r3, pc}
  400630:	204008c8 	.word	0x204008c8
  400634:	204008b8 	.word	0x204008b8
  400638:	004013e1 	.word	0x004013e1
  40063c:	0040187d 	.word	0x0040187d

00400640 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
  400640:	b500      	push	{lr}
  400642:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  400644:	4b1d      	ldr	r3, [pc, #116]	; (4006bc <hif_chip_sleep+0x7c>)
  400646:	781b      	ldrb	r3, [r3, #0]
  400648:	f013 0fff 	tst.w	r3, #255	; 0xff
  40064c:	d004      	beq.n	400658 <hif_chip_sleep+0x18>
	{
		gu8ChipSleep--;
  40064e:	4a1b      	ldr	r2, [pc, #108]	; (4006bc <hif_chip_sleep+0x7c>)
  400650:	7813      	ldrb	r3, [r2, #0]
  400652:	3b01      	subs	r3, #1
  400654:	b2db      	uxtb	r3, r3
  400656:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  400658:	4b18      	ldr	r3, [pc, #96]	; (4006bc <hif_chip_sleep+0x7c>)
  40065a:	781b      	ldrb	r3, [r3, #0]
  40065c:	f013 0fff 	tst.w	r3, #255	; 0xff
  400660:	d125      	bne.n	4006ae <hif_chip_sleep+0x6e>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  400662:	4b17      	ldr	r3, [pc, #92]	; (4006c0 <hif_chip_sleep+0x80>)
  400664:	781b      	ldrb	r3, [r3, #0]
  400666:	b2db      	uxtb	r3, r3
  400668:	2b03      	cmp	r3, #3
  40066a:	d004      	beq.n	400676 <hif_chip_sleep+0x36>
  40066c:	4b14      	ldr	r3, [pc, #80]	; (4006c0 <hif_chip_sleep+0x80>)
  40066e:	781b      	ldrb	r3, [r3, #0]
  400670:	b2db      	uxtb	r3, r3
  400672:	2b04      	cmp	r3, #4
  400674:	d11d      	bne.n	4006b2 <hif_chip_sleep+0x72>
		{
			uint32 reg = 0;
  400676:	2300      	movs	r3, #0
  400678:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  40067a:	f244 3121 	movw	r1, #17185	; 0x4321
  40067e:	f241 0074 	movw	r0, #4212	; 0x1074
  400682:	4b10      	ldr	r3, [pc, #64]	; (4006c4 <hif_chip_sleep+0x84>)
  400684:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  400686:	4603      	mov	r3, r0
  400688:	b9a0      	cbnz	r0, 4006b4 <hif_chip_sleep+0x74>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
  40068a:	a901      	add	r1, sp, #4
  40068c:	2001      	movs	r0, #1
  40068e:	4b0e      	ldr	r3, [pc, #56]	; (4006c8 <hif_chip_sleep+0x88>)
  400690:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  400692:	4603      	mov	r3, r0
  400694:	b970      	cbnz	r0, 4006b4 <hif_chip_sleep+0x74>
			if(reg&0x2)
  400696:	9901      	ldr	r1, [sp, #4]
  400698:	f011 0f02 	tst.w	r1, #2
  40069c:	d00a      	beq.n	4006b4 <hif_chip_sleep+0x74>
			{
				reg &=~(1 << 1);
  40069e:	f021 0102 	bic.w	r1, r1, #2
  4006a2:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  4006a4:	2001      	movs	r0, #1
  4006a6:	4b07      	ldr	r3, [pc, #28]	; (4006c4 <hif_chip_sleep+0x84>)
  4006a8:	4798      	blx	r3
  4006aa:	4603      	mov	r3, r0
  4006ac:	e002      	b.n	4006b4 <hif_chip_sleep+0x74>
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;
  4006ae:	2300      	movs	r3, #0
  4006b0:	e000      	b.n	4006b4 <hif_chip_sleep+0x74>
  4006b2:	2300      	movs	r3, #0
		{
		}
	}
ERR1:
	return ret;
}
  4006b4:	4618      	mov	r0, r3
  4006b6:	b003      	add	sp, #12
  4006b8:	f85d fb04 	ldr.w	pc, [sp], #4
  4006bc:	204008c8 	.word	0x204008c8
  4006c0:	204008b8 	.word	0x204008b8
  4006c4:	0040187d 	.word	0x0040187d
  4006c8:	00401871 	.word	0x00401871

004006cc <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  4006cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006d0:	b087      	sub	sp, #28
  4006d2:	4680      	mov	r8, r0
  4006d4:	460f      	mov	r7, r1
  4006d6:	4692      	mov	sl, r2
  4006d8:	4699      	mov	r9, r3
  4006da:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4006dc:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  4006e0:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  4006e4:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  4006e8:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  4006ec:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  4006f0:	2308      	movs	r3, #8
  4006f2:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  4006f6:	b144      	cbz	r4, 40070a <hif_send+0x3e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  4006f8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4006fc:	fa16 f383 	uxtah	r3, r6, r3
  400700:	442b      	add	r3, r5
  400702:	b29b      	uxth	r3, r3
  400704:	f8ad 3016 	strh.w	r3, [sp, #22]
  400708:	e006      	b.n	400718 <hif_send+0x4c>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
  40070a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  40070e:	fa19 f383 	uxtah	r3, r9, r3
  400712:	b29b      	uxth	r3, r3
  400714:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	ret = hif_chip_wake();
  400718:	4b57      	ldr	r3, [pc, #348]	; (400878 <hif_send+0x1ac>)
  40071a:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  40071c:	4683      	mov	fp, r0
  40071e:	2800      	cmp	r0, #0
  400720:	f040 8095 	bne.w	40084e <hif_send+0x182>
	{
		volatile uint32 reg, dma_addr = 0;
  400724:	2300      	movs	r3, #0
  400726:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  400728:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  40072c:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  40072e:	9b02      	ldr	r3, [sp, #8]
  400730:	ea48 0303 	orr.w	r3, r8, r3
  400734:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  400736:	9b02      	ldr	r3, [sp, #8]
  400738:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  40073c:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  40073e:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400742:	9b02      	ldr	r3, [sp, #8]
  400744:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400748:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  40074a:	9902      	ldr	r1, [sp, #8]
  40074c:	f241 008c 	movw	r0, #4236	; 0x108c
  400750:	4b4a      	ldr	r3, [pc, #296]	; (40087c <hif_send+0x1b0>)
  400752:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  400754:	4683      	mov	fp, r0
  400756:	2800      	cmp	r0, #0
  400758:	f040 808a 	bne.w	400870 <hif_send+0x1a4>


		reg = 0;
  40075c:	2300      	movs	r3, #0
  40075e:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  400760:	9b02      	ldr	r3, [sp, #8]
  400762:	f043 0302 	orr.w	r3, r3, #2
  400766:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  400768:	9902      	ldr	r1, [sp, #8]
  40076a:	f241 0078 	movw	r0, #4216	; 0x1078
  40076e:	4b43      	ldr	r3, [pc, #268]	; (40087c <hif_send+0x1b0>)
  400770:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  400772:	4683      	mov	fp, r0
  400774:	2800      	cmp	r0, #0
  400776:	d17b      	bne.n	400870 <hif_send+0x1a4>
		dma_addr = 0;
  400778:	2300      	movs	r3, #0
  40077a:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  40077c:	f8ad 3006 	strh.w	r3, [sp, #6]
  400780:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  400784:	b29b      	uxth	r3, r3
  400786:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  40078a:	d21e      	bcs.n	4007ca <hif_send+0xfe>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  40078c:	f241 0878 	movw	r8, #4216	; 0x1078
  400790:	4f3b      	ldr	r7, [pc, #236]	; (400880 <hif_send+0x1b4>)
  400792:	a902      	add	r1, sp, #8
  400794:	4640      	mov	r0, r8
  400796:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  400798:	b9b8      	cbnz	r0, 4007ca <hif_send+0xfe>
			if (!(reg & 0x2))
  40079a:	9b02      	ldr	r3, [sp, #8]
  40079c:	f013 0f02 	tst.w	r3, #2
  4007a0:	d107      	bne.n	4007b2 <hif_send+0xe6>
			{
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  4007a2:	a903      	add	r1, sp, #12
  4007a4:	4837      	ldr	r0, [pc, #220]	; (400884 <hif_send+0x1b8>)
  4007a6:	4b36      	ldr	r3, [pc, #216]	; (400880 <hif_send+0x1b4>)
  4007a8:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  4007aa:	b170      	cbz	r0, 4007ca <hif_send+0xfe>
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
  4007ac:	2300      	movs	r3, #0
  4007ae:	9303      	str	r3, [sp, #12]
  4007b0:	e00b      	b.n	4007ca <hif_send+0xfe>
		if(M2M_SUCCESS != ret) goto ERR1;
		dma_addr = 0;

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  4007b2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4007b6:	3301      	adds	r3, #1
  4007b8:	b29b      	uxth	r3, r3
  4007ba:	f8ad 3006 	strh.w	r3, [sp, #6]
  4007be:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4007c2:	b29b      	uxth	r3, r3
  4007c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4007c8:	d3e3      	bcc.n	400792 <hif_send+0xc6>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  4007ca:	9b03      	ldr	r3, [sp, #12]
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d04d      	beq.n	40086c <hif_send+0x1a0>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  4007d0:	9b03      	ldr	r3, [sp, #12]
  4007d2:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  4007d4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  4007d8:	b29b      	uxth	r3, r3
  4007da:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  4007de:	9804      	ldr	r0, [sp, #16]
  4007e0:	2208      	movs	r2, #8
  4007e2:	a905      	add	r1, sp, #20
  4007e4:	4b28      	ldr	r3, [pc, #160]	; (400888 <hif_send+0x1bc>)
  4007e6:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  4007e8:	4683      	mov	fp, r0
  4007ea:	2800      	cmp	r0, #0
  4007ec:	d140      	bne.n	400870 <hif_send+0x1a4>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  4007ee:	9b04      	ldr	r3, [sp, #16]
  4007f0:	3308      	adds	r3, #8
  4007f2:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  4007f4:	f1ba 0f00 	cmp.w	sl, #0
  4007f8:	d00a      	beq.n	400810 <hif_send+0x144>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  4007fa:	9804      	ldr	r0, [sp, #16]
  4007fc:	464a      	mov	r2, r9
  4007fe:	4651      	mov	r1, sl
  400800:	4b21      	ldr	r3, [pc, #132]	; (400888 <hif_send+0x1bc>)
  400802:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  400804:	4683      	mov	fp, r0
  400806:	2800      	cmp	r0, #0
  400808:	d132      	bne.n	400870 <hif_send+0x1a4>
				u32CurrAddr += u16CtrlBufSize;
  40080a:	9b04      	ldr	r3, [sp, #16]
  40080c:	444b      	add	r3, r9
  40080e:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  400810:	b174      	cbz	r4, 400830 <hif_send+0x164>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  400812:	9b04      	ldr	r3, [sp, #16]
  400814:	ebc9 0505 	rsb	r5, r9, r5
  400818:	441d      	add	r5, r3
  40081a:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  40081c:	9804      	ldr	r0, [sp, #16]
  40081e:	4632      	mov	r2, r6
  400820:	4621      	mov	r1, r4
  400822:	4b19      	ldr	r3, [pc, #100]	; (400888 <hif_send+0x1bc>)
  400824:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  400826:	4683      	mov	fp, r0
  400828:	bb10      	cbnz	r0, 400870 <hif_send+0x1a4>
				u32CurrAddr += u16DataSize;
  40082a:	9b04      	ldr	r3, [sp, #16]
  40082c:	441e      	add	r6, r3
  40082e:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  400830:	9b03      	ldr	r3, [sp, #12]
  400832:	009b      	lsls	r3, r3, #2
  400834:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  400836:	9b02      	ldr	r3, [sp, #8]
  400838:	f043 0302 	orr.w	r3, r3, #2
  40083c:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  40083e:	9902      	ldr	r1, [sp, #8]
  400840:	f241 006c 	movw	r0, #4204	; 0x106c
  400844:	4b0d      	ldr	r3, [pc, #52]	; (40087c <hif_send+0x1b0>)
  400846:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  400848:	4683      	mov	fp, r0
  40084a:	b988      	cbnz	r0, 400870 <hif_send+0x1a4>
  40084c:	e00a      	b.n	400864 <hif_send+0x198>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  40084e:	f240 129f 	movw	r2, #415	; 0x19f
  400852:	490e      	ldr	r1, [pc, #56]	; (40088c <hif_send+0x1c0>)
  400854:	480e      	ldr	r0, [pc, #56]	; (400890 <hif_send+0x1c4>)
  400856:	4c0f      	ldr	r4, [pc, #60]	; (400894 <hif_send+0x1c8>)
  400858:	47a0      	blx	r4
  40085a:	480f      	ldr	r0, [pc, #60]	; (400898 <hif_send+0x1cc>)
  40085c:	47a0      	blx	r4
  40085e:	480f      	ldr	r0, [pc, #60]	; (40089c <hif_send+0x1d0>)
  400860:	47a0      	blx	r4
		goto ERR1;
  400862:	e005      	b.n	400870 <hif_send+0x1a4>
	}
	ret = hif_chip_sleep();
  400864:	4b0e      	ldr	r3, [pc, #56]	; (4008a0 <hif_send+0x1d4>)
  400866:	4798      	blx	r3
  400868:	4683      	mov	fp, r0
  40086a:	e001      	b.n	400870 <hif_send+0x1a4>
			if(M2M_SUCCESS != ret) goto ERR1;
		}
		else
		{
			M2M_DBG("Failed to alloc rx size\r");
			ret =  M2M_ERR_MEM_ALLOC;
  40086c:	f06f 0b02 	mvn.w	fp, #2
	}
	ret = hif_chip_sleep();

ERR1:
	return ret;
}
  400870:	4658      	mov	r0, fp
  400872:	b007      	add	sp, #28
  400874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400878:	004005e9 	.word	0x004005e9
  40087c:	0040187d 	.word	0x0040187d
  400880:	00401871 	.word	0x00401871
  400884:	00150400 	.word	0x00150400
  400888:	004018e9 	.word	0x004018e9
  40088c:	00407184 	.word	0x00407184
  400890:	00406eec 	.word	0x00406eec
  400894:	00403ed1 	.word	0x00403ed1
  400898:	00406f40 	.word	0x00406f40
  40089c:	00406f18 	.word	0x00406f18
  4008a0:	00400641 	.word	0x00400641

004008a4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  4008a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4008a8:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  4008aa:	f8df 92fc 	ldr.w	r9, [pc, #764]	; 400ba8 <hif_handle_isr+0x304>
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
  4008ae:	4fa3      	ldr	r7, [pc, #652]	; (400b3c <hif_handle_isr+0x298>)
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  4008b0:	f8df 82f8 	ldr.w	r8, [pc, #760]	; 400bac <hif_handle_isr+0x308>
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  4008b4:	4ea2      	ldr	r6, [pc, #648]	; (400b40 <hif_handle_isr+0x29c>)

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  4008b6:	e17b      	b.n	400bb0 <hif_handle_isr+0x30c>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
  4008b8:	f899 3000 	ldrb.w	r3, [r9]
  4008bc:	3b01      	subs	r3, #1
  4008be:	b2db      	uxtb	r3, r3
  4008c0:	f889 3000 	strb.w	r3, [r9]
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
  4008c4:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  4008c6:	4604      	mov	r4, r0
  4008c8:	2800      	cmp	r0, #0
  4008ca:	f040 811a 	bne.w	400b02 <hif_handle_isr+0x25e>
	{
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  4008ce:	a903      	add	r1, sp, #12
  4008d0:	f241 0070 	movw	r0, #4208	; 0x1070
  4008d4:	4b9b      	ldr	r3, [pc, #620]	; (400b44 <hif_handle_isr+0x2a0>)
  4008d6:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  4008d8:	4604      	mov	r4, r0
  4008da:	2800      	cmp	r0, #0
  4008dc:	f040 8106 	bne.w	400aec <hif_handle_isr+0x248>
		{
			if(reg & 0x1)	/* New interrupt has been received */
  4008e0:	9b03      	ldr	r3, [sp, #12]
  4008e2:	f013 0f01 	tst.w	r3, #1
  4008e6:	f000 80f5 	beq.w	400ad4 <hif_handle_isr+0x230>
			{
				uint16 size;

				nm_bsp_interrupt_ctrl(0);
  4008ea:	4b97      	ldr	r3, [pc, #604]	; (400b48 <hif_handle_isr+0x2a4>)
  4008ec:	4798      	blx	r3
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
  4008ee:	9903      	ldr	r1, [sp, #12]
  4008f0:	f021 0101 	bic.w	r1, r1, #1
  4008f4:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  4008f6:	f241 0070 	movw	r0, #4208	; 0x1070
  4008fa:	4b94      	ldr	r3, [pc, #592]	; (400b4c <hif_handle_isr+0x2a8>)
  4008fc:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  4008fe:	4604      	mov	r4, r0
  400900:	2800      	cmp	r0, #0
  400902:	f040 810e 	bne.w	400b22 <hif_handle_isr+0x27e>
				gu8HifSizeDone = 0;
  400906:	2200      	movs	r2, #0
  400908:	4b91      	ldr	r3, [pc, #580]	; (400b50 <hif_handle_isr+0x2ac>)
  40090a:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  40090c:	9d03      	ldr	r5, [sp, #12]
  40090e:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  400912:	2d00      	cmp	r5, #0
  400914:	f000 80d1 	beq.w	400aba <hif_handle_isr+0x216>
					uint32 address = 0;
  400918:	a906      	add	r1, sp, #24
  40091a:	f841 2d04 	str.w	r2, [r1, #-4]!
					/**
					start bus transfer
					**/
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  40091e:	f241 0084 	movw	r0, #4228	; 0x1084
  400922:	4b88      	ldr	r3, [pc, #544]	; (400b44 <hif_handle_isr+0x2a0>)
  400924:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  400926:	4604      	mov	r4, r0
  400928:	b168      	cbz	r0, 400946 <hif_handle_isr+0xa2>
					{
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  40092a:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
  40092e:	4641      	mov	r1, r8
  400930:	4630      	mov	r0, r6
  400932:	4d88      	ldr	r5, [pc, #544]	; (400b54 <hif_handle_isr+0x2b0>)
  400934:	47a8      	blx	r5
  400936:	4888      	ldr	r0, [pc, #544]	; (400b58 <hif_handle_isr+0x2b4>)
  400938:	47a8      	blx	r5
  40093a:	4888      	ldr	r0, [pc, #544]	; (400b5c <hif_handle_isr+0x2b8>)
  40093c:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  40093e:	2001      	movs	r0, #1
  400940:	4b81      	ldr	r3, [pc, #516]	; (400b48 <hif_handle_isr+0x2a4>)
  400942:	4798      	blx	r3
  400944:	e0eb      	b.n	400b1e <hif_handle_isr+0x27a>
						goto ERR1;
					}
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  400946:	2204      	movs	r2, #4
  400948:	a904      	add	r1, sp, #16
  40094a:	9805      	ldr	r0, [sp, #20]
  40094c:	4b84      	ldr	r3, [pc, #528]	; (400b60 <hif_handle_isr+0x2bc>)
  40094e:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  400950:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  400954:	b29b      	uxth	r3, r3
  400956:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  40095a:	4604      	mov	r4, r0
  40095c:	b168      	cbz	r0, 40097a <hif_handle_isr+0xd6>
					{
						M2M_ERR("(hif) address bus fail\n");
  40095e:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
  400962:	4641      	mov	r1, r8
  400964:	4630      	mov	r0, r6
  400966:	4d7b      	ldr	r5, [pc, #492]	; (400b54 <hif_handle_isr+0x2b0>)
  400968:	47a8      	blx	r5
  40096a:	487e      	ldr	r0, [pc, #504]	; (400b64 <hif_handle_isr+0x2c0>)
  40096c:	47a8      	blx	r5
  40096e:	487b      	ldr	r0, [pc, #492]	; (400b5c <hif_handle_isr+0x2b8>)
  400970:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  400972:	2001      	movs	r0, #1
  400974:	4b74      	ldr	r3, [pc, #464]	; (400b48 <hif_handle_isr+0x2a4>)
  400976:	4798      	blx	r3
  400978:	e0d1      	b.n	400b1e <hif_handle_isr+0x27a>
						goto ERR1;
					}
					if(strHif.u16Length != size)
  40097a:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  40097e:	b29b      	uxth	r3, r3
  400980:	429d      	cmp	r5, r3
  400982:	d01e      	beq.n	4009c2 <hif_handle_isr+0x11e>
					{
						if((size - strHif.u16Length) > 4)
  400984:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  400988:	b29b      	uxth	r3, r3
  40098a:	1aeb      	subs	r3, r5, r3
  40098c:	2b04      	cmp	r3, #4
  40098e:	dd18      	ble.n	4009c2 <hif_handle_isr+0x11e>
						{
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  400990:	f240 12df 	movw	r2, #479	; 0x1df
  400994:	4641      	mov	r1, r8
  400996:	4630      	mov	r0, r6
  400998:	4c6e      	ldr	r4, [pc, #440]	; (400b54 <hif_handle_isr+0x2b0>)
  40099a:	47a0      	blx	r4
  40099c:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  4009a0:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4009a4:	f89d 1011 	ldrb.w	r1, [sp, #17]
  4009a8:	9100      	str	r1, [sp, #0]
  4009aa:	b292      	uxth	r2, r2
  4009ac:	4629      	mov	r1, r5
  4009ae:	486e      	ldr	r0, [pc, #440]	; (400b68 <hif_handle_isr+0x2c4>)
  4009b0:	47a0      	blx	r4
  4009b2:	486a      	ldr	r0, [pc, #424]	; (400b5c <hif_handle_isr+0x2b8>)
  4009b4:	47a0      	blx	r4
								size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
							nm_bsp_interrupt_ctrl(1);
  4009b6:	2001      	movs	r0, #1
  4009b8:	4b63      	ldr	r3, [pc, #396]	; (400b48 <hif_handle_isr+0x2a4>)
  4009ba:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  4009bc:	f06f 0405 	mvn.w	r4, #5
  4009c0:	e0ad      	b.n	400b1e <hif_handle_isr+0x27a>
							goto ERR1;
						}
					}

					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  4009c2:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4009c6:	b2db      	uxtb	r3, r3
  4009c8:	2b01      	cmp	r3, #1
  4009ca:	d10d      	bne.n	4009e8 <hif_handle_isr+0x144>
					{
						if(pfWifiCb)
  4009cc:	4b67      	ldr	r3, [pc, #412]	; (400b6c <hif_handle_isr+0x2c8>)
  4009ce:	681b      	ldr	r3, [r3, #0]
  4009d0:	2b00      	cmp	r3, #0
  4009d2:	d060      	beq.n	400a96 <hif_handle_isr+0x1f2>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4009d4:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4009d8:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4009dc:	3908      	subs	r1, #8
  4009de:	9a05      	ldr	r2, [sp, #20]
  4009e0:	3208      	adds	r2, #8
  4009e2:	b289      	uxth	r1, r1
  4009e4:	4798      	blx	r3
  4009e6:	e056      	b.n	400a96 <hif_handle_isr+0x1f2>

					}
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  4009e8:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4009ec:	b2db      	uxtb	r3, r3
  4009ee:	2b02      	cmp	r3, #2
  4009f0:	d10d      	bne.n	400a0e <hif_handle_isr+0x16a>
					{
						if(pfIpCb)
  4009f2:	4b5f      	ldr	r3, [pc, #380]	; (400b70 <hif_handle_isr+0x2cc>)
  4009f4:	681b      	ldr	r3, [r3, #0]
  4009f6:	2b00      	cmp	r3, #0
  4009f8:	d04d      	beq.n	400a96 <hif_handle_isr+0x1f2>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4009fa:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4009fe:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a02:	3908      	subs	r1, #8
  400a04:	9a05      	ldr	r2, [sp, #20]
  400a06:	3208      	adds	r2, #8
  400a08:	b289      	uxth	r1, r1
  400a0a:	4798      	blx	r3
  400a0c:	e043      	b.n	400a96 <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  400a0e:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400a12:	b2db      	uxtb	r3, r3
  400a14:	2b04      	cmp	r3, #4
  400a16:	d10d      	bne.n	400a34 <hif_handle_isr+0x190>
					{
						if(pfOtaCb)
  400a18:	4b56      	ldr	r3, [pc, #344]	; (400b74 <hif_handle_isr+0x2d0>)
  400a1a:	681b      	ldr	r3, [r3, #0]
  400a1c:	2b00      	cmp	r3, #0
  400a1e:	d03a      	beq.n	400a96 <hif_handle_isr+0x1f2>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400a20:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400a24:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a28:	3908      	subs	r1, #8
  400a2a:	9a05      	ldr	r2, [sp, #20]
  400a2c:	3208      	adds	r2, #8
  400a2e:	b289      	uxth	r1, r1
  400a30:	4798      	blx	r3
  400a32:	e030      	b.n	400a96 <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  400a34:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400a38:	b2db      	uxtb	r3, r3
  400a3a:	2b06      	cmp	r3, #6
  400a3c:	d10c      	bne.n	400a58 <hif_handle_isr+0x1b4>
					{
						if(pfCryptoCb)
  400a3e:	4b4e      	ldr	r3, [pc, #312]	; (400b78 <hif_handle_isr+0x2d4>)
  400a40:	681b      	ldr	r3, [r3, #0]
  400a42:	b343      	cbz	r3, 400a96 <hif_handle_isr+0x1f2>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400a44:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400a48:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a4c:	3908      	subs	r1, #8
  400a4e:	9a05      	ldr	r2, [sp, #20]
  400a50:	3208      	adds	r2, #8
  400a52:	b289      	uxth	r1, r1
  400a54:	4798      	blx	r3
  400a56:	e01e      	b.n	400a96 <hif_handle_isr+0x1f2>
					}
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  400a58:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400a5c:	b2db      	uxtb	r3, r3
  400a5e:	2b07      	cmp	r3, #7
  400a60:	d10c      	bne.n	400a7c <hif_handle_isr+0x1d8>
					{
						if(pfSigmaCb)
  400a62:	4b46      	ldr	r3, [pc, #280]	; (400b7c <hif_handle_isr+0x2d8>)
  400a64:	681b      	ldr	r3, [r3, #0]
  400a66:	b1b3      	cbz	r3, 400a96 <hif_handle_isr+0x1f2>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  400a68:	f89d 0011 	ldrb.w	r0, [sp, #17]
  400a6c:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  400a70:	3908      	subs	r1, #8
  400a72:	9a05      	ldr	r2, [sp, #20]
  400a74:	3208      	adds	r2, #8
  400a76:	b289      	uxth	r1, r1
  400a78:	4798      	blx	r3
  400a7a:	e00c      	b.n	400a96 <hif_handle_isr+0x1f2>
					}
					else
					{
						M2M_ERR("(hif) invalid group ID\n");
  400a7c:	f240 2202 	movw	r2, #514	; 0x202
  400a80:	4641      	mov	r1, r8
  400a82:	4630      	mov	r0, r6
  400a84:	4c33      	ldr	r4, [pc, #204]	; (400b54 <hif_handle_isr+0x2b0>)
  400a86:	47a0      	blx	r4
  400a88:	483d      	ldr	r0, [pc, #244]	; (400b80 <hif_handle_isr+0x2dc>)
  400a8a:	47a0      	blx	r4
  400a8c:	4833      	ldr	r0, [pc, #204]	; (400b5c <hif_handle_isr+0x2b8>)
  400a8e:	47a0      	blx	r4
						ret = M2M_ERR_BUS_FAIL;
  400a90:	f06f 0405 	mvn.w	r4, #5
  400a94:	e043      	b.n	400b1e <hif_handle_isr+0x27a>
						goto ERR1;
					}
					#ifndef ENABLE_UNO_BOARD
					if(!gu8HifSizeDone)
  400a96:	4b2e      	ldr	r3, [pc, #184]	; (400b50 <hif_handle_isr+0x2ac>)
  400a98:	781b      	ldrb	r3, [r3, #0]
  400a9a:	f013 0fff 	tst.w	r3, #255	; 0xff
  400a9e:	d13b      	bne.n	400b18 <hif_handle_isr+0x274>
					{
						M2M_ERR("(hif) host app didn't set RX Done\n");
  400aa0:	f240 2209 	movw	r2, #521	; 0x209
  400aa4:	4641      	mov	r1, r8
  400aa6:	4630      	mov	r0, r6
  400aa8:	4c2a      	ldr	r4, [pc, #168]	; (400b54 <hif_handle_isr+0x2b0>)
  400aaa:	47a0      	blx	r4
  400aac:	4835      	ldr	r0, [pc, #212]	; (400b84 <hif_handle_isr+0x2e0>)
  400aae:	47a0      	blx	r4
  400ab0:	482a      	ldr	r0, [pc, #168]	; (400b5c <hif_handle_isr+0x2b8>)
  400ab2:	47a0      	blx	r4
						ret = hif_set_rx_done();
  400ab4:	4b34      	ldr	r3, [pc, #208]	; (400b88 <hif_handle_isr+0x2e4>)
  400ab6:	4798      	blx	r3
  400ab8:	e02e      	b.n	400b18 <hif_handle_isr+0x274>
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
					M2M_ERR("(hif) Wrong Size\n");
  400aba:	f240 2211 	movw	r2, #529	; 0x211
  400abe:	4641      	mov	r1, r8
  400ac0:	4630      	mov	r0, r6
  400ac2:	4c24      	ldr	r4, [pc, #144]	; (400b54 <hif_handle_isr+0x2b0>)
  400ac4:	47a0      	blx	r4
  400ac6:	4831      	ldr	r0, [pc, #196]	; (400b8c <hif_handle_isr+0x2e8>)
  400ac8:	47a0      	blx	r4
  400aca:	4824      	ldr	r0, [pc, #144]	; (400b5c <hif_handle_isr+0x2b8>)
  400acc:	47a0      	blx	r4
					}
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
  400ace:	f06f 0401 	mvn.w	r4, #1
  400ad2:	e026      	b.n	400b22 <hif_handle_isr+0x27e>
				}
			}
			else
			{
#ifndef WIN32
				M2M_ERR("(hif) False interrupt %lx",reg);
  400ad4:	f44f 7206 	mov.w	r2, #536	; 0x218
  400ad8:	4641      	mov	r1, r8
  400ada:	4630      	mov	r0, r6
  400adc:	4c1d      	ldr	r4, [pc, #116]	; (400b54 <hif_handle_isr+0x2b0>)
  400ade:	47a0      	blx	r4
  400ae0:	9903      	ldr	r1, [sp, #12]
  400ae2:	482b      	ldr	r0, [pc, #172]	; (400b90 <hif_handle_isr+0x2ec>)
  400ae4:	47a0      	blx	r4
  400ae6:	481d      	ldr	r0, [pc, #116]	; (400b5c <hif_handle_isr+0x2b8>)
  400ae8:	47a0      	blx	r4
  400aea:	e015      	b.n	400b18 <hif_handle_isr+0x274>
#endif
			}
		}
		else
		{
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  400aec:	f240 221e 	movw	r2, #542	; 0x21e
  400af0:	4641      	mov	r1, r8
  400af2:	4630      	mov	r0, r6
  400af4:	4d17      	ldr	r5, [pc, #92]	; (400b54 <hif_handle_isr+0x2b0>)
  400af6:	47a8      	blx	r5
  400af8:	4826      	ldr	r0, [pc, #152]	; (400b94 <hif_handle_isr+0x2f0>)
  400afa:	47a8      	blx	r5
  400afc:	4817      	ldr	r0, [pc, #92]	; (400b5c <hif_handle_isr+0x2b8>)
  400afe:	47a8      	blx	r5
  400b00:	e00f      	b.n	400b22 <hif_handle_isr+0x27e>
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  400b02:	f44f 7209 	mov.w	r2, #548	; 0x224
  400b06:	4641      	mov	r1, r8
  400b08:	4630      	mov	r0, r6
  400b0a:	4d12      	ldr	r5, [pc, #72]	; (400b54 <hif_handle_isr+0x2b0>)
  400b0c:	47a8      	blx	r5
  400b0e:	4822      	ldr	r0, [pc, #136]	; (400b98 <hif_handle_isr+0x2f4>)
  400b10:	47a8      	blx	r5
  400b12:	4812      	ldr	r0, [pc, #72]	; (400b5c <hif_handle_isr+0x2b8>)
  400b14:	47a8      	blx	r5
  400b16:	e004      	b.n	400b22 <hif_handle_isr+0x27e>
		goto ERR1;
	}

	ret = hif_chip_sleep();
  400b18:	4b20      	ldr	r3, [pc, #128]	; (400b9c <hif_handle_isr+0x2f8>)
  400b1a:	4798      	blx	r3
  400b1c:	4604      	mov	r4, r0
		/*when the interrupt enabled*/
		gu8Interrupt--;
		while(1)
		{
			ret = hif_isr();
			if(ret == M2M_SUCCESS) {
  400b1e:	2c00      	cmp	r4, #0
  400b20:	d046      	beq.n	400bb0 <hif_handle_isr+0x30c>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  400b22:	f240 2243 	movw	r2, #579	; 0x243
  400b26:	491e      	ldr	r1, [pc, #120]	; (400ba0 <hif_handle_isr+0x2fc>)
  400b28:	4630      	mov	r0, r6
  400b2a:	4d0a      	ldr	r5, [pc, #40]	; (400b54 <hif_handle_isr+0x2b0>)
  400b2c:	47a8      	blx	r5
  400b2e:	4621      	mov	r1, r4
  400b30:	481c      	ldr	r0, [pc, #112]	; (400ba4 <hif_handle_isr+0x300>)
  400b32:	47a8      	blx	r5
  400b34:	4809      	ldr	r0, [pc, #36]	; (400b5c <hif_handle_isr+0x2b8>)
  400b36:	47a8      	blx	r5
			}
		}
  400b38:	e6c4      	b.n	4008c4 <hif_handle_isr+0x20>
  400b3a:	bf00      	nop
  400b3c:	004005e9 	.word	0x004005e9
  400b40:	00406eec 	.word	0x00406eec
  400b44:	00401871 	.word	0x00401871
  400b48:	00400301 	.word	0x00400301
  400b4c:	0040187d 	.word	0x0040187d
  400b50:	204008c0 	.word	0x204008c0
  400b54:	00403ed1 	.word	0x00403ed1
  400b58:	00406f60 	.word	0x00406f60
  400b5c:	00406f18 	.word	0x00406f18
  400b60:	00401889 	.word	0x00401889
  400b64:	00406f88 	.word	0x00406f88
  400b68:	00406fa0 	.word	0x00406fa0
  400b6c:	204008a8 	.word	0x204008a8
  400b70:	204008bc 	.word	0x204008bc
  400b74:	204008c4 	.word	0x204008c4
  400b78:	204008a4 	.word	0x204008a4
  400b7c:	204008b4 	.word	0x204008b4
  400b80:	00406fe0 	.word	0x00406fe0
  400b84:	00406ff8 	.word	0x00406ff8
  400b88:	004005a9 	.word	0x004005a9
  400b8c:	0040701c 	.word	0x0040701c
  400b90:	00407030 	.word	0x00407030
  400b94:	0040704c 	.word	0x0040704c
  400b98:	00407070 	.word	0x00407070
  400b9c:	00400641 	.word	0x00400641
  400ba0:	00407190 	.word	0x00407190
  400ba4:	00407090 	.word	0x00407090
  400ba8:	204008ac 	.word	0x204008ac
  400bac:	00406f2c 	.word	0x00406f2c

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  400bb0:	f899 3000 	ldrb.w	r3, [r9]
  400bb4:	f013 0fff 	tst.w	r3, #255	; 0xff
  400bb8:	f47f ae7e 	bne.w	4008b8 <hif_handle_isr+0x14>
			}
		}
	}

	return ret;
}
  400bbc:	2000      	movs	r0, #0
  400bbe:	b007      	add	sp, #28
  400bc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00400bc4 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  400bc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400bc8:	b083      	sub	sp, #12
  400bca:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  400bcc:	2a00      	cmp	r2, #0
  400bce:	bf18      	it	ne
  400bd0:	2900      	cmpne	r1, #0
  400bd2:	d003      	beq.n	400bdc <hif_receive+0x18>
  400bd4:	4605      	mov	r5, r0
  400bd6:	460f      	mov	r7, r1
  400bd8:	4616      	mov	r6, r2
  400bda:	b9a0      	cbnz	r0, 400c06 <hif_receive+0x42>
	{
		if(isDone)
  400bdc:	b134      	cbz	r4, 400bec <hif_receive+0x28>
		{
			gu8HifSizeDone = 1;
  400bde:	2201      	movs	r2, #1
  400be0:	4b31      	ldr	r3, [pc, #196]	; (400ca8 <hif_receive+0xe4>)
  400be2:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  400be4:	4b31      	ldr	r3, [pc, #196]	; (400cac <hif_receive+0xe8>)
  400be6:	4798      	blx	r3
  400be8:	4603      	mov	r3, r0
  400bea:	e058      	b.n	400c9e <hif_receive+0xda>
		}
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
  400bec:	f240 2269 	movw	r2, #617	; 0x269
  400bf0:	492f      	ldr	r1, [pc, #188]	; (400cb0 <hif_receive+0xec>)
  400bf2:	4830      	ldr	r0, [pc, #192]	; (400cb4 <hif_receive+0xf0>)
  400bf4:	4c30      	ldr	r4, [pc, #192]	; (400cb8 <hif_receive+0xf4>)
  400bf6:	47a0      	blx	r4
  400bf8:	4830      	ldr	r0, [pc, #192]	; (400cbc <hif_receive+0xf8>)
  400bfa:	47a0      	blx	r4
  400bfc:	4830      	ldr	r0, [pc, #192]	; (400cc0 <hif_receive+0xfc>)
  400bfe:	47a0      	blx	r4
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
  400c00:	f06f 030b 	mvn.w	r3, #11
  400c04:	e04b      	b.n	400c9e <hif_receive+0xda>
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  400c06:	4669      	mov	r1, sp
  400c08:	f241 0070 	movw	r0, #4208	; 0x1070
  400c0c:	4b2d      	ldr	r3, [pc, #180]	; (400cc4 <hif_receive+0x100>)
  400c0e:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400c10:	4603      	mov	r3, r0
  400c12:	2800      	cmp	r0, #0
  400c14:	d143      	bne.n	400c9e <hif_receive+0xda>


	size = (uint16)((reg >> 2) & 0xfff);
  400c16:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  400c1a:	a901      	add	r1, sp, #4
  400c1c:	f241 0084 	movw	r0, #4228	; 0x1084
  400c20:	4b28      	ldr	r3, [pc, #160]	; (400cc4 <hif_receive+0x100>)
  400c22:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400c24:	4603      	mov	r3, r0
  400c26:	2800      	cmp	r0, #0
  400c28:	d139      	bne.n	400c9e <hif_receive+0xda>

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;


	size = (uint16)((reg >> 2) & 0xfff);
  400c2a:	f3c8 088b 	ubfx	r8, r8, #2, #12
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
	if(ret != M2M_SUCCESS)goto ERR1;


	if(u16Sz > size)
  400c2e:	4546      	cmp	r6, r8
  400c30:	d90e      	bls.n	400c50 <hif_receive+0x8c>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  400c32:	f240 227a 	movw	r2, #634	; 0x27a
  400c36:	491e      	ldr	r1, [pc, #120]	; (400cb0 <hif_receive+0xec>)
  400c38:	481e      	ldr	r0, [pc, #120]	; (400cb4 <hif_receive+0xf0>)
  400c3a:	4c1f      	ldr	r4, [pc, #124]	; (400cb8 <hif_receive+0xf4>)
  400c3c:	47a0      	blx	r4
  400c3e:	4642      	mov	r2, r8
  400c40:	4631      	mov	r1, r6
  400c42:	4821      	ldr	r0, [pc, #132]	; (400cc8 <hif_receive+0x104>)
  400c44:	47a0      	blx	r4
  400c46:	481e      	ldr	r0, [pc, #120]	; (400cc0 <hif_receive+0xfc>)
  400c48:	47a0      	blx	r4
	if(ret != M2M_SUCCESS)goto ERR1;


	if(u16Sz > size)
	{
		ret = M2M_ERR_FAIL;
  400c4a:	f06f 030b 	mvn.w	r3, #11
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
  400c4e:	e026      	b.n	400c9e <hif_receive+0xda>
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  400c50:	9b01      	ldr	r3, [sp, #4]
  400c52:	429d      	cmp	r5, r3
  400c54:	d304      	bcc.n	400c60 <hif_receive+0x9c>
  400c56:	eb05 0906 	add.w	r9, r5, r6
  400c5a:	4443      	add	r3, r8
  400c5c:	4599      	cmp	r9, r3
  400c5e:	d90c      	bls.n	400c7a <hif_receive+0xb6>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  400c60:	f44f 7220 	mov.w	r2, #640	; 0x280
  400c64:	4912      	ldr	r1, [pc, #72]	; (400cb0 <hif_receive+0xec>)
  400c66:	4813      	ldr	r0, [pc, #76]	; (400cb4 <hif_receive+0xf0>)
  400c68:	4c13      	ldr	r4, [pc, #76]	; (400cb8 <hif_receive+0xf4>)
  400c6a:	47a0      	blx	r4
  400c6c:	4817      	ldr	r0, [pc, #92]	; (400ccc <hif_receive+0x108>)
  400c6e:	47a0      	blx	r4
  400c70:	4813      	ldr	r0, [pc, #76]	; (400cc0 <hif_receive+0xfc>)
  400c72:	47a0      	blx	r4
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
	{
		ret = M2M_ERR_FAIL;
  400c74:	f06f 030b 	mvn.w	r3, #11
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
		goto ERR1;
  400c78:	e011      	b.n	400c9e <hif_receive+0xda>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  400c7a:	4632      	mov	r2, r6
  400c7c:	4639      	mov	r1, r7
  400c7e:	4628      	mov	r0, r5
  400c80:	4b13      	ldr	r3, [pc, #76]	; (400cd0 <hif_receive+0x10c>)
  400c82:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  400c84:	4603      	mov	r3, r0
  400c86:	b950      	cbnz	r0, 400c9e <hif_receive+0xda>

	/* check if this is the last packet */
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  400c88:	9a01      	ldr	r2, [sp, #4]
  400c8a:	4442      	add	r2, r8
  400c8c:	454a      	cmp	r2, r9
  400c8e:	d000      	beq.n	400c92 <hif_receive+0xce>
  400c90:	b12c      	cbz	r4, 400c9e <hif_receive+0xda>
	{
		gu8HifSizeDone = 1;
  400c92:	2201      	movs	r2, #1
  400c94:	4b04      	ldr	r3, [pc, #16]	; (400ca8 <hif_receive+0xe4>)
  400c96:	701a      	strb	r2, [r3, #0]

		/* set RX done */
		ret = hif_set_rx_done();
  400c98:	4b04      	ldr	r3, [pc, #16]	; (400cac <hif_receive+0xe8>)
  400c9a:	4798      	blx	r3
  400c9c:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  400c9e:	4618      	mov	r0, r3
  400ca0:	b003      	add	sp, #12
  400ca2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ca6:	bf00      	nop
  400ca8:	204008c0 	.word	0x204008c0
  400cac:	004005a9 	.word	0x004005a9
  400cb0:	00406f34 	.word	0x00406f34
  400cb4:	00406eec 	.word	0x00406eec
  400cb8:	00403ed1 	.word	0x00403ed1
  400cbc:	004070c0 	.word	0x004070c0
  400cc0:	00406f18 	.word	0x00406f18
  400cc4:	00401871 	.word	0x00401871
  400cc8:	004070e0 	.word	0x004070e0
  400ccc:	00407124 	.word	0x00407124
  400cd0:	00401889 	.word	0x00401889

00400cd4 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  400cd4:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  400cd6:	1e43      	subs	r3, r0, #1
  400cd8:	2b06      	cmp	r3, #6
  400cda:	d81d      	bhi.n	400d18 <hif_register_cb+0x44>
  400cdc:	e8df f003 	tbb	[pc, r3]
  400ce0:	0c100408 	.word	0x0c100408
  400ce4:	141c      	.short	0x141c
  400ce6:	18          	.byte	0x18
  400ce7:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  400ce8:	4b13      	ldr	r3, [pc, #76]	; (400d38 <hif_register_cb+0x64>)
  400cea:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400cec:	2000      	movs	r0, #0
	switch(u8Grp)
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
			break;
  400cee:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  400cf0:	4b12      	ldr	r3, [pc, #72]	; (400d3c <hif_register_cb+0x68>)
  400cf2:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400cf4:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
			break;
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
			break;
  400cf6:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  400cf8:	4b11      	ldr	r3, [pc, #68]	; (400d40 <hif_register_cb+0x6c>)
  400cfa:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400cfc:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
			break;
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
			break;
  400cfe:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  400d00:	4b10      	ldr	r3, [pc, #64]	; (400d44 <hif_register_cb+0x70>)
  400d02:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400d04:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
			break;
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
			break;
  400d06:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  400d08:	4b0f      	ldr	r3, [pc, #60]	; (400d48 <hif_register_cb+0x74>)
  400d0a:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400d0c:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
			break;
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
			break;
  400d0e:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  400d10:	4b0e      	ldr	r3, [pc, #56]	; (400d4c <hif_register_cb+0x78>)
  400d12:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
  400d14:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
			break;
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
			break;
  400d16:	bd38      	pop	{r3, r4, r5, pc}
  400d18:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  400d1a:	f240 22b9 	movw	r2, #697	; 0x2b9
  400d1e:	490c      	ldr	r1, [pc, #48]	; (400d50 <hif_register_cb+0x7c>)
  400d20:	480c      	ldr	r0, [pc, #48]	; (400d54 <hif_register_cb+0x80>)
  400d22:	4d0d      	ldr	r5, [pc, #52]	; (400d58 <hif_register_cb+0x84>)
  400d24:	47a8      	blx	r5
  400d26:	4621      	mov	r1, r4
  400d28:	480c      	ldr	r0, [pc, #48]	; (400d5c <hif_register_cb+0x88>)
  400d2a:	47a8      	blx	r5
  400d2c:	480c      	ldr	r0, [pc, #48]	; (400d60 <hif_register_cb+0x8c>)
  400d2e:	47a8      	blx	r5
			ret = M2M_ERR_FAIL;
  400d30:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  400d34:	bd38      	pop	{r3, r4, r5, pc}
  400d36:	bf00      	nop
  400d38:	204008bc 	.word	0x204008bc
  400d3c:	204008a8 	.word	0x204008a8
  400d40:	204008c4 	.word	0x204008c4
  400d44:	204008b0 	.word	0x204008b0
  400d48:	204008a4 	.word	0x204008a4
  400d4c:	204008b4 	.word	0x204008b4
  400d50:	00407174 	.word	0x00407174
  400d54:	00406eec 	.word	0x00406eec
  400d58:	00403ed1 	.word	0x00403ed1
  400d5c:	00407168 	.word	0x00407168
  400d60:	00406f18 	.word	0x00406f18

00400d64 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
  400d64:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  400d66:	2400      	movs	r4, #0
  400d68:	4b09      	ldr	r3, [pc, #36]	; (400d90 <hif_init+0x2c>)
  400d6a:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  400d6c:	4b09      	ldr	r3, [pc, #36]	; (400d94 <hif_init+0x30>)
  400d6e:	601c      	str	r4, [r3, #0]

	gu8ChipSleep = 0;
  400d70:	4b09      	ldr	r3, [pc, #36]	; (400d98 <hif_init+0x34>)
  400d72:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  400d74:	4b09      	ldr	r3, [pc, #36]	; (400d9c <hif_init+0x38>)
  400d76:	701c      	strb	r4, [r3, #0]

	gu8Interrupt = 0;
  400d78:	4b09      	ldr	r3, [pc, #36]	; (400da0 <hif_init+0x3c>)
  400d7a:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  400d7c:	4809      	ldr	r0, [pc, #36]	; (400da4 <hif_init+0x40>)
  400d7e:	4b0a      	ldr	r3, [pc, #40]	; (400da8 <hif_init+0x44>)
  400d80:	4798      	blx	r3

	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  400d82:	490a      	ldr	r1, [pc, #40]	; (400dac <hif_init+0x48>)
  400d84:	2003      	movs	r0, #3
  400d86:	4b0a      	ldr	r3, [pc, #40]	; (400db0 <hif_init+0x4c>)
  400d88:	4798      	blx	r3

	return M2M_SUCCESS;
}
  400d8a:	4620      	mov	r0, r4
  400d8c:	bd10      	pop	{r4, pc}
  400d8e:	bf00      	nop
  400d90:	204008a8 	.word	0x204008a8
  400d94:	204008bc 	.word	0x204008bc
  400d98:	204008c8 	.word	0x204008c8
  400d9c:	204008b8 	.word	0x204008b8
  400da0:	204008ac 	.word	0x204008ac
  400da4:	00400595 	.word	0x00400595
  400da8:	00400281 	.word	0x00400281
  400dac:	004005a5 	.word	0x004005a5
  400db0:	00400cd5 	.word	0x00400cd5

00400db4 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  400db4:	b530      	push	{r4, r5, lr}
  400db6:	b09f      	sub	sp, #124	; 0x7c
  400db8:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  400dba:	282c      	cmp	r0, #44	; 0x2c
  400dbc:	d111      	bne.n	400de2 <m2m_wifi_cb+0x2e>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  400dbe:	2300      	movs	r3, #0
  400dc0:	2204      	movs	r2, #4
  400dc2:	a903      	add	r1, sp, #12
  400dc4:	4628      	mov	r0, r5
  400dc6:	4c90      	ldr	r4, [pc, #576]	; (401008 <m2m_wifi_cb+0x254>)
  400dc8:	47a0      	blx	r4
  400dca:	2800      	cmp	r0, #0
  400dcc:	f040 8119 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400dd0:	4b8e      	ldr	r3, [pc, #568]	; (40100c <m2m_wifi_cb+0x258>)
  400dd2:	681b      	ldr	r3, [r3, #0]
  400dd4:	2b00      	cmp	r3, #0
  400dd6:	f000 8114 	beq.w	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  400dda:	a903      	add	r1, sp, #12
  400ddc:	202c      	movs	r0, #44	; 0x2c
  400dde:	4798      	blx	r3
  400de0:	e10f      	b.n	401002 <m2m_wifi_cb+0x24e>
  400de2:	4604      	mov	r4, r0
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  400de4:	281b      	cmp	r0, #27
  400de6:	d111      	bne.n	400e0c <m2m_wifi_cb+0x58>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  400de8:	2300      	movs	r3, #0
  400dea:	2208      	movs	r2, #8
  400dec:	a903      	add	r1, sp, #12
  400dee:	4628      	mov	r0, r5
  400df0:	4c85      	ldr	r4, [pc, #532]	; (401008 <m2m_wifi_cb+0x254>)
  400df2:	47a0      	blx	r4
  400df4:	2800      	cmp	r0, #0
  400df6:	f040 8104 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400dfa:	4b84      	ldr	r3, [pc, #528]	; (40100c <m2m_wifi_cb+0x258>)
  400dfc:	681b      	ldr	r3, [r3, #0]
  400dfe:	2b00      	cmp	r3, #0
  400e00:	f000 80ff 	beq.w	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  400e04:	a903      	add	r1, sp, #12
  400e06:	201b      	movs	r0, #27
  400e08:	4798      	blx	r3
  400e0a:	e0fa      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  400e0c:	2806      	cmp	r0, #6
  400e0e:	d111      	bne.n	400e34 <m2m_wifi_cb+0x80>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  400e10:	2301      	movs	r3, #1
  400e12:	2230      	movs	r2, #48	; 0x30
  400e14:	a903      	add	r1, sp, #12
  400e16:	4628      	mov	r0, r5
  400e18:	4c7b      	ldr	r4, [pc, #492]	; (401008 <m2m_wifi_cb+0x254>)
  400e1a:	47a0      	blx	r4
  400e1c:	2800      	cmp	r0, #0
  400e1e:	f040 80f0 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  400e22:	4b7a      	ldr	r3, [pc, #488]	; (40100c <m2m_wifi_cb+0x258>)
  400e24:	681b      	ldr	r3, [r3, #0]
  400e26:	2b00      	cmp	r3, #0
  400e28:	f000 80eb 	beq.w	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  400e2c:	a903      	add	r1, sp, #12
  400e2e:	2006      	movs	r0, #6
  400e30:	4798      	blx	r3
  400e32:	e0e6      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  400e34:	280e      	cmp	r0, #14
  400e36:	f000 80e4 	beq.w	401002 <m2m_wifi_cb+0x24e>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  400e3a:	2832      	cmp	r0, #50	; 0x32
  400e3c:	d111      	bne.n	400e62 <m2m_wifi_cb+0xae>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  400e3e:	2300      	movs	r3, #0
  400e40:	2210      	movs	r2, #16
  400e42:	a903      	add	r1, sp, #12
  400e44:	4628      	mov	r0, r5
  400e46:	4c70      	ldr	r4, [pc, #448]	; (401008 <m2m_wifi_cb+0x254>)
  400e48:	47a0      	blx	r4
  400e4a:	2800      	cmp	r0, #0
  400e4c:	f040 80d9 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400e50:	4b6e      	ldr	r3, [pc, #440]	; (40100c <m2m_wifi_cb+0x258>)
  400e52:	681b      	ldr	r3, [r3, #0]
  400e54:	2b00      	cmp	r3, #0
  400e56:	f000 80d4 	beq.w	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  400e5a:	a903      	add	r1, sp, #12
  400e5c:	2032      	movs	r0, #50	; 0x32
  400e5e:	4798      	blx	r3
  400e60:	e0cf      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  400e62:	282f      	cmp	r0, #47	; 0x2f
  400e64:	d116      	bne.n	400e94 <m2m_wifi_cb+0xe0>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  400e66:	2264      	movs	r2, #100	; 0x64
  400e68:	2100      	movs	r1, #0
  400e6a:	a803      	add	r0, sp, #12
  400e6c:	4b68      	ldr	r3, [pc, #416]	; (401010 <m2m_wifi_cb+0x25c>)
  400e6e:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  400e70:	2300      	movs	r3, #0
  400e72:	2264      	movs	r2, #100	; 0x64
  400e74:	a903      	add	r1, sp, #12
  400e76:	4628      	mov	r0, r5
  400e78:	4c63      	ldr	r4, [pc, #396]	; (401008 <m2m_wifi_cb+0x254>)
  400e7a:	47a0      	blx	r4
  400e7c:	2800      	cmp	r0, #0
  400e7e:	f040 80c0 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400e82:	4b62      	ldr	r3, [pc, #392]	; (40100c <m2m_wifi_cb+0x258>)
  400e84:	681b      	ldr	r3, [r3, #0]
  400e86:	2b00      	cmp	r3, #0
  400e88:	f000 80bb 	beq.w	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  400e8c:	a903      	add	r1, sp, #12
  400e8e:	202f      	movs	r0, #47	; 0x2f
  400e90:	4798      	blx	r3
  400e92:	e0b6      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  400e94:	2834      	cmp	r0, #52	; 0x34
  400e96:	d120      	bne.n	400eda <m2m_wifi_cb+0x126>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  400e98:	2300      	movs	r3, #0
  400e9a:	2204      	movs	r2, #4
  400e9c:	a903      	add	r1, sp, #12
  400e9e:	4628      	mov	r0, r5
  400ea0:	4c59      	ldr	r4, [pc, #356]	; (401008 <m2m_wifi_cb+0x254>)
  400ea2:	47a0      	blx	r4
  400ea4:	2800      	cmp	r0, #0
  400ea6:	f040 80ac 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  400eaa:	485a      	ldr	r0, [pc, #360]	; (401014 <m2m_wifi_cb+0x260>)
  400eac:	4c5a      	ldr	r4, [pc, #360]	; (401018 <m2m_wifi_cb+0x264>)
  400eae:	47a0      	blx	r4
  400eb0:	9903      	ldr	r1, [sp, #12]
  400eb2:	0e0b      	lsrs	r3, r1, #24
  400eb4:	9300      	str	r3, [sp, #0]
  400eb6:	f3c1 4307 	ubfx	r3, r1, #16, #8
  400eba:	f3c1 2207 	ubfx	r2, r1, #8, #8
  400ebe:	b2c9      	uxtb	r1, r1
  400ec0:	4856      	ldr	r0, [pc, #344]	; (40101c <m2m_wifi_cb+0x268>)
  400ec2:	47a0      	blx	r4
  400ec4:	4856      	ldr	r0, [pc, #344]	; (401020 <m2m_wifi_cb+0x26c>)
  400ec6:	47a0      	blx	r4
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
  400ec8:	4b50      	ldr	r3, [pc, #320]	; (40100c <m2m_wifi_cb+0x258>)
  400eca:	681b      	ldr	r3, [r3, #0]
  400ecc:	2b00      	cmp	r3, #0
  400ece:	f000 8098 	beq.w	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  400ed2:	2100      	movs	r1, #0
  400ed4:	2034      	movs	r0, #52	; 0x34
  400ed6:	4798      	blx	r3
  400ed8:	e093      	b.n	401002 <m2m_wifi_cb+0x24e>

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  400eda:	2811      	cmp	r0, #17
  400edc:	d116      	bne.n	400f0c <m2m_wifi_cb+0x158>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
  400ede:	2300      	movs	r3, #0
  400ee0:	4a50      	ldr	r2, [pc, #320]	; (401024 <m2m_wifi_cb+0x270>)
  400ee2:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  400ee4:	2204      	movs	r2, #4
  400ee6:	a903      	add	r1, sp, #12
  400ee8:	4628      	mov	r0, r5
  400eea:	4c47      	ldr	r4, [pc, #284]	; (401008 <m2m_wifi_cb+0x254>)
  400eec:	47a0      	blx	r4
  400eee:	2800      	cmp	r0, #0
  400ef0:	f040 8087 	bne.w	401002 <m2m_wifi_cb+0x24e>
		{
			gu8ChNum = strState.u8NumofCh;
  400ef4:	f89d 200c 	ldrb.w	r2, [sp, #12]
  400ef8:	4b4b      	ldr	r3, [pc, #300]	; (401028 <m2m_wifi_cb+0x274>)
  400efa:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  400efc:	4b43      	ldr	r3, [pc, #268]	; (40100c <m2m_wifi_cb+0x258>)
  400efe:	681b      	ldr	r3, [r3, #0]
  400f00:	2b00      	cmp	r3, #0
  400f02:	d07e      	beq.n	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  400f04:	a903      	add	r1, sp, #12
  400f06:	2011      	movs	r0, #17
  400f08:	4798      	blx	r3
  400f0a:	e07a      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  400f0c:	2813      	cmp	r0, #19
  400f0e:	d10f      	bne.n	400f30 <m2m_wifi_cb+0x17c>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  400f10:	2300      	movs	r3, #0
  400f12:	222c      	movs	r2, #44	; 0x2c
  400f14:	a903      	add	r1, sp, #12
  400f16:	4628      	mov	r0, r5
  400f18:	4c3b      	ldr	r4, [pc, #236]	; (401008 <m2m_wifi_cb+0x254>)
  400f1a:	47a0      	blx	r4
  400f1c:	2800      	cmp	r0, #0
  400f1e:	d170      	bne.n	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400f20:	4b3a      	ldr	r3, [pc, #232]	; (40100c <m2m_wifi_cb+0x258>)
  400f22:	681b      	ldr	r3, [r3, #0]
  400f24:	2b00      	cmp	r3, #0
  400f26:	d06c      	beq.n	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  400f28:	a903      	add	r1, sp, #12
  400f2a:	2013      	movs	r0, #19
  400f2c:	4798      	blx	r3
  400f2e:	e068      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  400f30:	2804      	cmp	r0, #4
  400f32:	d10f      	bne.n	400f54 <m2m_wifi_cb+0x1a0>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  400f34:	2300      	movs	r3, #0
  400f36:	2204      	movs	r2, #4
  400f38:	a91c      	add	r1, sp, #112	; 0x70
  400f3a:	4628      	mov	r0, r5
  400f3c:	4c32      	ldr	r4, [pc, #200]	; (401008 <m2m_wifi_cb+0x254>)
  400f3e:	47a0      	blx	r4
  400f40:	2800      	cmp	r0, #0
  400f42:	d15e      	bne.n	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400f44:	4b31      	ldr	r3, [pc, #196]	; (40100c <m2m_wifi_cb+0x258>)
  400f46:	681b      	ldr	r3, [r3, #0]
  400f48:	2b00      	cmp	r3, #0
  400f4a:	d05a      	beq.n	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  400f4c:	a91c      	add	r1, sp, #112	; 0x70
  400f4e:	2004      	movs	r0, #4
  400f50:	4798      	blx	r3
  400f52:	e056      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  400f54:	2865      	cmp	r0, #101	; 0x65
  400f56:	d10f      	bne.n	400f78 <m2m_wifi_cb+0x1c4>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  400f58:	2300      	movs	r3, #0
  400f5a:	2204      	movs	r2, #4
  400f5c:	a91c      	add	r1, sp, #112	; 0x70
  400f5e:	4628      	mov	r0, r5
  400f60:	4c29      	ldr	r4, [pc, #164]	; (401008 <m2m_wifi_cb+0x254>)
  400f62:	47a0      	blx	r4
  400f64:	2800      	cmp	r0, #0
  400f66:	d14c      	bne.n	401002 <m2m_wifi_cb+0x24e>
		{
			if (gpfAppWifiCb)
  400f68:	4b28      	ldr	r3, [pc, #160]	; (40100c <m2m_wifi_cb+0x258>)
  400f6a:	681b      	ldr	r3, [r3, #0]
  400f6c:	2b00      	cmp	r3, #0
  400f6e:	d048      	beq.n	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  400f70:	a91c      	add	r1, sp, #112	; 0x70
  400f72:	2065      	movs	r0, #101	; 0x65
  400f74:	4798      	blx	r3
  400f76:	e044      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  400f78:	2809      	cmp	r0, #9
  400f7a:	d10f      	bne.n	400f9c <m2m_wifi_cb+0x1e8>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  400f7c:	2301      	movs	r3, #1
  400f7e:	2264      	movs	r2, #100	; 0x64
  400f80:	a903      	add	r1, sp, #12
  400f82:	4628      	mov	r0, r5
  400f84:	4c20      	ldr	r4, [pc, #128]	; (401008 <m2m_wifi_cb+0x254>)
  400f86:	47a0      	blx	r4
  400f88:	2800      	cmp	r0, #0
  400f8a:	d13a      	bne.n	401002 <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  400f8c:	4b1f      	ldr	r3, [pc, #124]	; (40100c <m2m_wifi_cb+0x258>)
  400f8e:	681b      	ldr	r3, [r3, #0]
  400f90:	2b00      	cmp	r3, #0
  400f92:	d036      	beq.n	401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  400f94:	a903      	add	r1, sp, #12
  400f96:	2009      	movs	r0, #9
  400f98:	4798      	blx	r3
  400f9a:	e032      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  400f9c:	282a      	cmp	r0, #42	; 0x2a
  400f9e:	d10d      	bne.n	400fbc <m2m_wifi_cb+0x208>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  400fa0:	2301      	movs	r3, #1
  400fa2:	2204      	movs	r2, #4
  400fa4:	a903      	add	r1, sp, #12
  400fa6:	4628      	mov	r0, r5
  400fa8:	4c17      	ldr	r4, [pc, #92]	; (401008 <m2m_wifi_cb+0x254>)
  400faa:	47a0      	blx	r4
  400fac:	bb48      	cbnz	r0, 401002 <m2m_wifi_cb+0x24e>
		{
			if(gpfAppWifiCb)
  400fae:	4b17      	ldr	r3, [pc, #92]	; (40100c <m2m_wifi_cb+0x258>)
  400fb0:	681b      	ldr	r3, [r3, #0]
  400fb2:	b333      	cbz	r3, 401002 <m2m_wifi_cb+0x24e>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  400fb4:	a903      	add	r1, sp, #12
  400fb6:	202a      	movs	r0, #42	; 0x2a
  400fb8:	4798      	blx	r3
  400fba:	e022      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  400fbc:	2820      	cmp	r0, #32
  400fbe:	d115      	bne.n	400fec <m2m_wifi_cb+0x238>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  400fc0:	2300      	movs	r3, #0
  400fc2:	2208      	movs	r2, #8
  400fc4:	a903      	add	r1, sp, #12
  400fc6:	4628      	mov	r0, r5
  400fc8:	4c0f      	ldr	r4, [pc, #60]	; (401008 <m2m_wifi_cb+0x254>)
  400fca:	47a0      	blx	r4
  400fcc:	b9c8      	cbnz	r0, 401002 <m2m_wifi_cb+0x24e>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  400fce:	2301      	movs	r3, #1
  400fd0:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  400fd4:	9903      	ldr	r1, [sp, #12]
  400fd6:	f105 0008 	add.w	r0, r5, #8
  400fda:	47a0      	blx	r4
  400fdc:	b988      	cbnz	r0, 401002 <m2m_wifi_cb+0x24e>
			{
				if(gpfAppWifiCb)
  400fde:	4b0b      	ldr	r3, [pc, #44]	; (40100c <m2m_wifi_cb+0x258>)
  400fe0:	681b      	ldr	r3, [r3, #0]
  400fe2:	b173      	cbz	r3, 401002 <m2m_wifi_cb+0x24e>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  400fe4:	a903      	add	r1, sp, #12
  400fe6:	2020      	movs	r0, #32
  400fe8:	4798      	blx	r3
  400fea:	e00a      	b.n	401002 <m2m_wifi_cb+0x24e>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  400fec:	f44f 7295 	mov.w	r2, #298	; 0x12a
  400ff0:	490e      	ldr	r1, [pc, #56]	; (40102c <m2m_wifi_cb+0x278>)
  400ff2:	480f      	ldr	r0, [pc, #60]	; (401030 <m2m_wifi_cb+0x27c>)
  400ff4:	4d08      	ldr	r5, [pc, #32]	; (401018 <m2m_wifi_cb+0x264>)
  400ff6:	47a8      	blx	r5
  400ff8:	4621      	mov	r1, r4
  400ffa:	480e      	ldr	r0, [pc, #56]	; (401034 <m2m_wifi_cb+0x280>)
  400ffc:	47a8      	blx	r5
  400ffe:	4808      	ldr	r0, [pc, #32]	; (401020 <m2m_wifi_cb+0x26c>)
  401000:	47a8      	blx	r5
	}
}
  401002:	b01f      	add	sp, #124	; 0x7c
  401004:	bd30      	pop	{r4, r5, pc}
  401006:	bf00      	nop
  401008:	00400bc5 	.word	0x00400bc5
  40100c:	204008cc 	.word	0x204008cc
  401010:	00400569 	.word	0x00400569
  401014:	004071c0 	.word	0x004071c0
  401018:	00403ed1 	.word	0x00403ed1
  40101c:	004071cc 	.word	0x004071cc
  401020:	00406f18 	.word	0x00406f18
  401024:	204008d0 	.word	0x204008d0
  401028:	204008d1 	.word	0x204008d1
  40102c:	004071b4 	.word	0x004071b4
  401030:	00406eec 	.word	0x00406eec
  401034:	004071ec 	.word	0x004071ec

00401038 <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  401038:	b5f0      	push	{r4, r5, r6, r7, lr}
  40103a:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  40103c:	2301      	movs	r3, #1
  40103e:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  401042:	2800      	cmp	r0, #0
  401044:	d04e      	beq.n	4010e4 <m2m_wifi_init+0xac>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  401046:	6802      	ldr	r2, [r0, #0]
  401048:	4b29      	ldr	r3, [pc, #164]	; (4010f0 <m2m_wifi_init+0xb8>)
  40104a:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  40104c:	2200      	movs	r2, #0
  40104e:	4b29      	ldr	r3, [pc, #164]	; (4010f4 <m2m_wifi_init+0xbc>)
  401050:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  401052:	f10d 0007 	add.w	r0, sp, #7
  401056:	4b28      	ldr	r3, [pc, #160]	; (4010f8 <m2m_wifi_init+0xc0>)
  401058:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  40105a:	4604      	mov	r4, r0
  40105c:	2800      	cmp	r0, #0
  40105e:	d143      	bne.n	4010e8 <m2m_wifi_init+0xb0>
	/* Initialize host interface module */
	ret = hif_init(NULL);
  401060:	4b26      	ldr	r3, [pc, #152]	; (4010fc <m2m_wifi_init+0xc4>)
  401062:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  401064:	4604      	mov	r4, r0
  401066:	2800      	cmp	r0, #0
  401068:	d138      	bne.n	4010dc <m2m_wifi_init+0xa4>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  40106a:	4925      	ldr	r1, [pc, #148]	; (401100 <m2m_wifi_init+0xc8>)
  40106c:	2001      	movs	r0, #1
  40106e:	4b25      	ldr	r3, [pc, #148]	; (401104 <m2m_wifi_init+0xcc>)
  401070:	4798      	blx	r3

	ret = nm_get_firmware_info(&strtmp);
  401072:	a802      	add	r0, sp, #8
  401074:	4b24      	ldr	r3, [pc, #144]	; (401108 <m2m_wifi_init+0xd0>)
  401076:	4798      	blx	r3
  401078:	4604      	mov	r4, r0

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  40107a:	4f24      	ldr	r7, [pc, #144]	; (40110c <m2m_wifi_init+0xd4>)
  40107c:	4638      	mov	r0, r7
  40107e:	4d24      	ldr	r5, [pc, #144]	; (401110 <m2m_wifi_init+0xd8>)
  401080:	47a8      	blx	r5
  401082:	f89d 300e 	ldrb.w	r3, [sp, #14]
  401086:	f89d 200d 	ldrb.w	r2, [sp, #13]
  40108a:	f89d 100c 	ldrb.w	r1, [sp, #12]
  40108e:	4821      	ldr	r0, [pc, #132]	; (401114 <m2m_wifi_init+0xdc>)
  401090:	47a8      	blx	r5
  401092:	4e21      	ldr	r6, [pc, #132]	; (401118 <m2m_wifi_init+0xe0>)
  401094:	4630      	mov	r0, r6
  401096:	47a8      	blx	r5
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  401098:	4638      	mov	r0, r7
  40109a:	47a8      	blx	r5
  40109c:	f89d 3011 	ldrb.w	r3, [sp, #17]
  4010a0:	f89d 2010 	ldrb.w	r2, [sp, #16]
  4010a4:	f89d 100f 	ldrb.w	r1, [sp, #15]
  4010a8:	481c      	ldr	r0, [pc, #112]	; (40111c <m2m_wifi_init+0xe4>)
  4010aa:	47a8      	blx	r5
  4010ac:	4630      	mov	r0, r6
  4010ae:	47a8      	blx	r5
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  4010b0:	4638      	mov	r0, r7
  4010b2:	47a8      	blx	r5
  4010b4:	2300      	movs	r3, #0
  4010b6:	2203      	movs	r2, #3
  4010b8:	2113      	movs	r1, #19
  4010ba:	4819      	ldr	r0, [pc, #100]	; (401120 <m2m_wifi_init+0xe8>)
  4010bc:	47a8      	blx	r5
  4010be:	4630      	mov	r0, r6
  4010c0:	47a8      	blx	r5
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  4010c2:	f114 0f0d 	cmn.w	r4, #13
  4010c6:	d10f      	bne.n	4010e8 <m2m_wifi_init+0xb0>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
  4010c8:	f240 12d5 	movw	r2, #469	; 0x1d5
  4010cc:	4915      	ldr	r1, [pc, #84]	; (401124 <m2m_wifi_init+0xec>)
  4010ce:	4816      	ldr	r0, [pc, #88]	; (401128 <m2m_wifi_init+0xf0>)
  4010d0:	47a8      	blx	r5
  4010d2:	4816      	ldr	r0, [pc, #88]	; (40112c <m2m_wifi_init+0xf4>)
  4010d4:	47a8      	blx	r5
  4010d6:	4630      	mov	r0, r6
  4010d8:	47a8      	blx	r5
  4010da:	e005      	b.n	4010e8 <m2m_wifi_init+0xb0>
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
  4010dc:	2000      	movs	r0, #0
  4010de:	4b14      	ldr	r3, [pc, #80]	; (401130 <m2m_wifi_init+0xf8>)
  4010e0:	4798      	blx	r3
  4010e2:	e001      	b.n	4010e8 <m2m_wifi_init+0xb0>
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
	
	if(param == NULL) {
		ret = M2M_ERR_FAIL;
  4010e4:	f06f 040b 	mvn.w	r4, #11

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  4010e8:	4620      	mov	r0, r4
  4010ea:	b00b      	add	sp, #44	; 0x2c
  4010ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4010ee:	bf00      	nop
  4010f0:	204008cc 	.word	0x204008cc
  4010f4:	204008d0 	.word	0x204008d0
  4010f8:	004019f5 	.word	0x004019f5
  4010fc:	00400d65 	.word	0x00400d65
  401100:	00400db5 	.word	0x00400db5
  401104:	00400cd5 	.word	0x00400cd5
  401108:	00401949 	.word	0x00401949
  40110c:	004071c0 	.word	0x004071c0
  401110:	00403ed1 	.word	0x00403ed1
  401114:	004072a4 	.word	0x004072a4
  401118:	00406f18 	.word	0x00406f18
  40111c:	004072c0 	.word	0x004072c0
  401120:	004072dc 	.word	0x004072dc
  401124:	004074e8 	.word	0x004074e8
  401128:	00406eec 	.word	0x00406eec
  40112c:	004072f8 	.word	0x004072f8
  401130:	00401abd 	.word	0x00401abd

00401134 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  401134:	b508      	push	{r3, lr}
	return hif_handle_isr();
  401136:	4b01      	ldr	r3, [pc, #4]	; (40113c <m2m_wifi_handle_events+0x8>)
  401138:	4798      	blx	r3
}
  40113a:	bd08      	pop	{r3, pc}
  40113c:	004008a5 	.word	0x004008a5

00401140 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
  401140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401144:	b0a0      	sub	sp, #128	; 0x80
  401146:	4680      	mov	r8, r0
  401148:	460d      	mov	r5, r1
  40114a:	4614      	mov	r4, r2
  40114c:	461e      	mov	r6, r3
  40114e:	f8bd 7098 	ldrh.w	r7, [sp, #152]	; 0x98
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
  401152:	2a01      	cmp	r2, #1
  401154:	d045      	beq.n	4011e2 <m2m_wifi_connect_sc+0xa2>
	{
		if(pvAuthInfo == NULL)
  401156:	b963      	cbnz	r3, 401172 <m2m_wifi_connect_sc+0x32>
		{
			M2M_ERR("Key is not valid\n");
  401158:	f240 2203 	movw	r2, #515	; 0x203
  40115c:	497a      	ldr	r1, [pc, #488]	; (401348 <m2m_wifi_connect_sc+0x208>)
  40115e:	487b      	ldr	r0, [pc, #492]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  401160:	4c7b      	ldr	r4, [pc, #492]	; (401350 <m2m_wifi_connect_sc+0x210>)
  401162:	47a0      	blx	r4
  401164:	487b      	ldr	r0, [pc, #492]	; (401354 <m2m_wifi_connect_sc+0x214>)
  401166:	47a0      	blx	r4
  401168:	487b      	ldr	r0, [pc, #492]	; (401358 <m2m_wifi_connect_sc+0x218>)
  40116a:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  40116c:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401170:	e0e7      	b.n	401342 <m2m_wifi_connect_sc+0x202>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  401172:	2a02      	cmp	r2, #2
  401174:	d135      	bne.n	4011e2 <m2m_wifi_connect_sc+0xa2>
  401176:	4618      	mov	r0, r3
  401178:	4b78      	ldr	r3, [pc, #480]	; (40135c <m2m_wifi_connect_sc+0x21c>)
  40117a:	4798      	blx	r3
  40117c:	2840      	cmp	r0, #64	; 0x40
  40117e:	d130      	bne.n	4011e2 <m2m_wifi_connect_sc+0xa2>
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
  401180:	7833      	ldrb	r3, [r6, #0]
  401182:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401186:	b2d2      	uxtb	r2, r2
  401188:	2a36      	cmp	r2, #54	; 0x36
  40118a:	d81b      	bhi.n	4011c4 <m2m_wifi_connect_sc+0x84>
  40118c:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  401190:	b2d2      	uxtb	r2, r2
  401192:	2a06      	cmp	r2, #6
  401194:	d916      	bls.n	4011c4 <m2m_wifi_connect_sc+0x84>
  401196:	3b47      	subs	r3, #71	; 0x47
  401198:	b2db      	uxtb	r3, r3
  40119a:	2b19      	cmp	r3, #25
  40119c:	d912      	bls.n	4011c4 <m2m_wifi_connect_sc+0x84>
  40119e:	4631      	mov	r1, r6
  4011a0:	f106 003f 	add.w	r0, r6, #63	; 0x3f
  4011a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4011a8:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  4011ac:	b2d2      	uxtb	r2, r2
  4011ae:	2a06      	cmp	r2, #6
  4011b0:	d908      	bls.n	4011c4 <m2m_wifi_connect_sc+0x84>
  4011b2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4011b6:	b2d2      	uxtb	r2, r2
  4011b8:	2a36      	cmp	r2, #54	; 0x36
  4011ba:	d803      	bhi.n	4011c4 <m2m_wifi_connect_sc+0x84>
  4011bc:	3b47      	subs	r3, #71	; 0x47
  4011be:	b2db      	uxtb	r3, r3
  4011c0:	2b19      	cmp	r3, #25
  4011c2:	d80c      	bhi.n	4011de <m2m_wifi_connect_sc+0x9e>
				{
					M2M_ERR("Invalid Key\n");
  4011c4:	f240 220f 	movw	r2, #527	; 0x20f
  4011c8:	495f      	ldr	r1, [pc, #380]	; (401348 <m2m_wifi_connect_sc+0x208>)
  4011ca:	4860      	ldr	r0, [pc, #384]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  4011cc:	4c60      	ldr	r4, [pc, #384]	; (401350 <m2m_wifi_connect_sc+0x210>)
  4011ce:	47a0      	blx	r4
  4011d0:	4863      	ldr	r0, [pc, #396]	; (401360 <m2m_wifi_connect_sc+0x220>)
  4011d2:	47a0      	blx	r4
  4011d4:	4860      	ldr	r0, [pc, #384]	; (401358 <m2m_wifi_connect_sc+0x218>)
  4011d6:	47a0      	blx	r4
					ret = M2M_ERR_FAIL;
  4011d8:	f06f 000b 	mvn.w	r0, #11
					goto ERR1;
  4011dc:	e0b1      	b.n	401342 <m2m_wifi_connect_sc+0x202>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
  4011de:	4288      	cmp	r0, r1
  4011e0:	d1e0      	bne.n	4011a4 <m2m_wifi_connect_sc+0x64>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
  4011e2:	1e6b      	subs	r3, r5, #1
  4011e4:	b2db      	uxtb	r3, r3
  4011e6:	2b1f      	cmp	r3, #31
  4011e8:	d90c      	bls.n	401204 <m2m_wifi_connect_sc+0xc4>
	{
		M2M_ERR("SSID LEN INVALID\n");
  4011ea:	f240 2219 	movw	r2, #537	; 0x219
  4011ee:	4956      	ldr	r1, [pc, #344]	; (401348 <m2m_wifi_connect_sc+0x208>)
  4011f0:	4856      	ldr	r0, [pc, #344]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  4011f2:	4c57      	ldr	r4, [pc, #348]	; (401350 <m2m_wifi_connect_sc+0x210>)
  4011f4:	47a0      	blx	r4
  4011f6:	485b      	ldr	r0, [pc, #364]	; (401364 <m2m_wifi_connect_sc+0x224>)
  4011f8:	47a0      	blx	r4
  4011fa:	4857      	ldr	r0, [pc, #348]	; (401358 <m2m_wifi_connect_sc+0x218>)
  4011fc:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  4011fe:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  401202:	e09e      	b.n	401342 <m2m_wifi_connect_sc+0x202>
	}

	if(u16Ch>M2M_WIFI_CH_14)
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
  401204:	2fff      	cmp	r7, #255	; 0xff
  401206:	d00e      	beq.n	401226 <m2m_wifi_connect_sc+0xe6>
  401208:	2f0d      	cmp	r7, #13
  40120a:	d90c      	bls.n	401226 <m2m_wifi_connect_sc+0xe6>
		{
			M2M_ERR("CH INVALID\n");
  40120c:	f240 2222 	movw	r2, #546	; 0x222
  401210:	494d      	ldr	r1, [pc, #308]	; (401348 <m2m_wifi_connect_sc+0x208>)
  401212:	484e      	ldr	r0, [pc, #312]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  401214:	4c4e      	ldr	r4, [pc, #312]	; (401350 <m2m_wifi_connect_sc+0x210>)
  401216:	47a0      	blx	r4
  401218:	4853      	ldr	r0, [pc, #332]	; (401368 <m2m_wifi_connect_sc+0x228>)
  40121a:	47a0      	blx	r4
  40121c:	484e      	ldr	r0, [pc, #312]	; (401358 <m2m_wifi_connect_sc+0x218>)
  40121e:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  401220:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401224:	e08d      	b.n	401342 <m2m_wifi_connect_sc+0x202>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
  401226:	462a      	mov	r2, r5
  401228:	4641      	mov	r1, r8
  40122a:	f10d 005a 	add.w	r0, sp, #90	; 0x5a
  40122e:	4b4f      	ldr	r3, [pc, #316]	; (40136c <m2m_wifi_connect_sc+0x22c>)
  401230:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
  401232:	ab20      	add	r3, sp, #128	; 0x80
  401234:	441d      	add	r5, r3
  401236:	2300      	movs	r3, #0
  401238:	f805 3c26 	strb.w	r3, [r5, #-38]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
  40123c:	f8ad 7058 	strh.w	r7, [sp, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
  401240:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  401244:	3300      	adds	r3, #0
  401246:	bf18      	it	ne
  401248:	2301      	movne	r3, #1
  40124a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
  40124e:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55

	if(u8SecType == M2M_WIFI_SEC_WEP)
  401252:	2c03      	cmp	r4, #3
  401254:	d138      	bne.n	4012c8 <m2m_wifi_connect_sc+0x188>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
  401256:	7833      	ldrb	r3, [r6, #0]
  401258:	3b01      	subs	r3, #1
  40125a:	b2db      	uxtb	r3, r3
  40125c:	f88d 3014 	strb.w	r3, [sp, #20]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
  401260:	2b03      	cmp	r3, #3
  401262:	d90e      	bls.n	401282 <m2m_wifi_connect_sc+0x142>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
  401264:	f240 2239 	movw	r2, #569	; 0x239
  401268:	4937      	ldr	r1, [pc, #220]	; (401348 <m2m_wifi_connect_sc+0x208>)
  40126a:	4838      	ldr	r0, [pc, #224]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  40126c:	4c38      	ldr	r4, [pc, #224]	; (401350 <m2m_wifi_connect_sc+0x210>)
  40126e:	47a0      	blx	r4
  401270:	f89d 1014 	ldrb.w	r1, [sp, #20]
  401274:	483e      	ldr	r0, [pc, #248]	; (401370 <m2m_wifi_connect_sc+0x230>)
  401276:	47a0      	blx	r4
  401278:	4837      	ldr	r0, [pc, #220]	; (401358 <m2m_wifi_connect_sc+0x218>)
  40127a:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  40127c:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  401280:	e05f      	b.n	401342 <m2m_wifi_connect_sc+0x202>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
  401282:	7872      	ldrb	r2, [r6, #1]
  401284:	1e53      	subs	r3, r2, #1
  401286:	f88d 3015 	strb.w	r3, [sp, #21]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
  40128a:	f002 03ef 	and.w	r3, r2, #239	; 0xef
  40128e:	2b0b      	cmp	r3, #11
  401290:	d00e      	beq.n	4012b0 <m2m_wifi_connect_sc+0x170>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
  401292:	f44f 7210 	mov.w	r2, #576	; 0x240
  401296:	492c      	ldr	r1, [pc, #176]	; (401348 <m2m_wifi_connect_sc+0x208>)
  401298:	482c      	ldr	r0, [pc, #176]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  40129a:	4c2d      	ldr	r4, [pc, #180]	; (401350 <m2m_wifi_connect_sc+0x210>)
  40129c:	47a0      	blx	r4
  40129e:	f89d 1015 	ldrb.w	r1, [sp, #21]
  4012a2:	4834      	ldr	r0, [pc, #208]	; (401374 <m2m_wifi_connect_sc+0x234>)
  4012a4:	47a0      	blx	r4
  4012a6:	482c      	ldr	r0, [pc, #176]	; (401358 <m2m_wifi_connect_sc+0x218>)
  4012a8:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4012aa:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4012ae:	e048      	b.n	401342 <m2m_wifi_connect_sc+0x202>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
  4012b0:	1cb1      	adds	r1, r6, #2
  4012b2:	f10d 0016 	add.w	r0, sp, #22
  4012b6:	4b2d      	ldr	r3, [pc, #180]	; (40136c <m2m_wifi_connect_sc+0x22c>)
  4012b8:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
  4012ba:	7873      	ldrb	r3, [r6, #1]
  4012bc:	aa20      	add	r2, sp, #128	; 0x80
  4012be:	4413      	add	r3, r2
  4012c0:	2200      	movs	r2, #0
  4012c2:	f803 2c6a 	strb.w	r2, [r3, #-106]
  4012c6:	e032      	b.n	40132e <m2m_wifi_connect_sc+0x1ee>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
  4012c8:	2c02      	cmp	r4, #2
  4012ca:	d119      	bne.n	401300 <m2m_wifi_connect_sc+0x1c0>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
  4012cc:	4630      	mov	r0, r6
  4012ce:	4b23      	ldr	r3, [pc, #140]	; (40135c <m2m_wifi_connect_sc+0x21c>)
  4012d0:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
  4012d2:	1e43      	subs	r3, r0, #1
  4012d4:	b29b      	uxth	r3, r3
  4012d6:	2b3f      	cmp	r3, #63	; 0x3f
  4012d8:	d90c      	bls.n	4012f4 <m2m_wifi_connect_sc+0x1b4>
		{
			M2M_ERR("Incorrect PSK key length\n");
  4012da:	f240 224f 	movw	r2, #591	; 0x24f
  4012de:	491a      	ldr	r1, [pc, #104]	; (401348 <m2m_wifi_connect_sc+0x208>)
  4012e0:	481a      	ldr	r0, [pc, #104]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  4012e2:	4c1b      	ldr	r4, [pc, #108]	; (401350 <m2m_wifi_connect_sc+0x210>)
  4012e4:	47a0      	blx	r4
  4012e6:	4824      	ldr	r0, [pc, #144]	; (401378 <m2m_wifi_connect_sc+0x238>)
  4012e8:	47a0      	blx	r4
  4012ea:	481b      	ldr	r0, [pc, #108]	; (401358 <m2m_wifi_connect_sc+0x218>)
  4012ec:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4012ee:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4012f2:	e026      	b.n	401342 <m2m_wifi_connect_sc+0x202>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
  4012f4:	1c42      	adds	r2, r0, #1
  4012f6:	4631      	mov	r1, r6
  4012f8:	a805      	add	r0, sp, #20
  4012fa:	4b1c      	ldr	r3, [pc, #112]	; (40136c <m2m_wifi_connect_sc+0x22c>)
  4012fc:	4798      	blx	r3
  4012fe:	e016      	b.n	40132e <m2m_wifi_connect_sc+0x1ee>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
  401300:	2c04      	cmp	r4, #4
  401302:	d105      	bne.n	401310 <m2m_wifi_connect_sc+0x1d0>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
  401304:	223e      	movs	r2, #62	; 0x3e
  401306:	4631      	mov	r1, r6
  401308:	a805      	add	r0, sp, #20
  40130a:	4b18      	ldr	r3, [pc, #96]	; (40136c <m2m_wifi_connect_sc+0x22c>)
  40130c:	4798      	blx	r3
  40130e:	e00e      	b.n	40132e <m2m_wifi_connect_sc+0x1ee>
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
  401310:	2c01      	cmp	r4, #1
  401312:	d00c      	beq.n	40132e <m2m_wifi_connect_sc+0x1ee>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
  401314:	f240 225f 	movw	r2, #607	; 0x25f
  401318:	490b      	ldr	r1, [pc, #44]	; (401348 <m2m_wifi_connect_sc+0x208>)
  40131a:	480c      	ldr	r0, [pc, #48]	; (40134c <m2m_wifi_connect_sc+0x20c>)
  40131c:	4c0c      	ldr	r4, [pc, #48]	; (401350 <m2m_wifi_connect_sc+0x210>)
  40131e:	47a0      	blx	r4
  401320:	4816      	ldr	r0, [pc, #88]	; (40137c <m2m_wifi_connect_sc+0x23c>)
  401322:	47a0      	blx	r4
  401324:	480c      	ldr	r0, [pc, #48]	; (401358 <m2m_wifi_connect_sc+0x218>)
  401326:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  401328:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  40132c:	e009      	b.n	401342 <m2m_wifi_connect_sc+0x202>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
  40132e:	2300      	movs	r3, #0
  401330:	9302      	str	r3, [sp, #8]
  401332:	9301      	str	r3, [sp, #4]
  401334:	9300      	str	r3, [sp, #0]
  401336:	236c      	movs	r3, #108	; 0x6c
  401338:	aa05      	add	r2, sp, #20
  40133a:	2128      	movs	r1, #40	; 0x28
  40133c:	2001      	movs	r0, #1
  40133e:	4c10      	ldr	r4, [pc, #64]	; (401380 <m2m_wifi_connect_sc+0x240>)
  401340:	47a0      	blx	r4

ERR1:
	return ret;
}
  401342:	b020      	add	sp, #128	; 0x80
  401344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401348:	004071a0 	.word	0x004071a0
  40134c:	00406eec 	.word	0x00406eec
  401350:	00403ed1 	.word	0x00403ed1
  401354:	00407314 	.word	0x00407314
  401358:	00406f18 	.word	0x00406f18
  40135c:	00400579 	.word	0x00400579
  401360:	00407328 	.word	0x00407328
  401364:	00407338 	.word	0x00407338
  401368:	0040734c 	.word	0x0040734c
  40136c:	00400555 	.word	0x00400555
  401370:	00407358 	.word	0x00407358
  401374:	00407374 	.word	0x00407374
  401378:	00407390 	.word	0x00407390
  40137c:	004073ac 	.word	0x004073ac
  401380:	004006cd 	.word	0x004006cd

00401384 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
  401384:	b510      	push	{r4, lr}
  401386:	b082      	sub	sp, #8
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
  401388:	2400      	movs	r4, #0
  40138a:	9401      	str	r4, [sp, #4]
  40138c:	f8bd 4010 	ldrh.w	r4, [sp, #16]
  401390:	9400      	str	r4, [sp, #0]
  401392:	4c02      	ldr	r4, [pc, #8]	; (40139c <m2m_wifi_connect+0x18>)
  401394:	47a0      	blx	r4
}
  401396:	b002      	add	sp, #8
  401398:	bd10      	pop	{r4, pc}
  40139a:	bf00      	nop
  40139c:	00401141 	.word	0x00401141

004013a0 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  4013a0:	2000      	movs	r0, #0
  4013a2:	4770      	bx	lr

004013a4 <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  4013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013a6:	b083      	sub	sp, #12
  4013a8:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  4013aa:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  4013ae:	4e0a      	ldr	r6, [pc, #40]	; (4013d8 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4013b0:	4f0a      	ldr	r7, [pc, #40]	; (4013dc <chip_apply_conf+0x38>)
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  4013b2:	4621      	mov	r1, r4
  4013b4:	4628      	mov	r0, r5
  4013b6:	47b0      	blx	r6
		if(val32 != 0) {		
  4013b8:	b154      	cbz	r4, 4013d0 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  4013ba:	a902      	add	r1, sp, #8
  4013bc:	2300      	movs	r3, #0
  4013be:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  4013c2:	4628      	mov	r0, r5
  4013c4:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  4013c6:	2800      	cmp	r0, #0
  4013c8:	d1f3      	bne.n	4013b2 <chip_apply_conf+0xe>
				if(reg == val32)
  4013ca:	9b01      	ldr	r3, [sp, #4]
  4013cc:	429c      	cmp	r4, r3
  4013ce:	d1f0      	bne.n	4013b2 <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  4013d0:	2000      	movs	r0, #0
  4013d2:	b003      	add	sp, #12
  4013d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4013d6:	bf00      	nop
  4013d8:	0040187d 	.word	0x0040187d
  4013dc:	00401871 	.word	0x00401871

004013e0 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  4013e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4013e4:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  4013e6:	2001      	movs	r0, #1
  4013e8:	4b3d      	ldr	r3, [pc, #244]	; (4014e0 <nm_clkless_wake+0x100>)
  4013ea:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  4013ec:	a901      	add	r1, sp, #4
  4013ee:	2001      	movs	r0, #1
  4013f0:	4b3c      	ldr	r3, [pc, #240]	; (4014e4 <nm_clkless_wake+0x104>)
  4013f2:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  4013f4:	4682      	mov	sl, r0
  4013f6:	b148      	cbz	r0, 40140c <nm_clkless_wake+0x2c>
		M2M_ERR("Bus error (1). Wake up failed\n");
  4013f8:	2272      	movs	r2, #114	; 0x72
  4013fa:	493b      	ldr	r1, [pc, #236]	; (4014e8 <nm_clkless_wake+0x108>)
  4013fc:	483b      	ldr	r0, [pc, #236]	; (4014ec <nm_clkless_wake+0x10c>)
  4013fe:	4c3c      	ldr	r4, [pc, #240]	; (4014f0 <nm_clkless_wake+0x110>)
  401400:	47a0      	blx	r4
  401402:	483c      	ldr	r0, [pc, #240]	; (4014f4 <nm_clkless_wake+0x114>)
  401404:	47a0      	blx	r4
  401406:	483c      	ldr	r0, [pc, #240]	; (4014f8 <nm_clkless_wake+0x118>)
  401408:	47a0      	blx	r4
		goto _WAKE_EXIT;
  40140a:	e064      	b.n	4014d6 <nm_clkless_wake+0xf6>
  40140c:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  40140e:	f04f 0801 	mov.w	r8, #1
  401412:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 40150c <nm_clkless_wake+0x12c>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  401416:	4d32      	ldr	r5, [pc, #200]	; (4014e0 <nm_clkless_wake+0x100>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  401418:	4f38      	ldr	r7, [pc, #224]	; (4014fc <nm_clkless_wake+0x11c>)
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  40141a:	9901      	ldr	r1, [sp, #4]
  40141c:	f041 0102 	orr.w	r1, r1, #2
  401420:	4640      	mov	r0, r8
  401422:	47c8      	blx	r9
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  401424:	4640      	mov	r0, r8
  401426:	47a8      	blx	r5
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401428:	4669      	mov	r1, sp
  40142a:	4b35      	ldr	r3, [pc, #212]	; (401500 <nm_clkless_wake+0x120>)
  40142c:	6818      	ldr	r0, [r3, #0]
  40142e:	4b2d      	ldr	r3, [pc, #180]	; (4014e4 <nm_clkless_wake+0x104>)
  401430:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  401432:	b918      	cbnz	r0, 40143c <nm_clkless_wake+0x5c>
  401434:	9b00      	ldr	r3, [sp, #0]
  401436:	b10b      	cbz	r3, 40143c <nm_clkless_wake+0x5c>
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401438:	4e31      	ldr	r6, [pc, #196]	; (401500 <nm_clkless_wake+0x120>)
  40143a:	e037      	b.n	4014ac <nm_clkless_wake+0xcc>
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
			/* Register 0xf did not exist in A0.
			 * If register 0xf fails to read or if it reads 0,
			 * then the chip is A0.
			 */
			clk_status_reg_adr = 0xe;
  40143c:	4e30      	ldr	r6, [pc, #192]	; (401500 <nm_clkless_wake+0x120>)
  40143e:	230e      	movs	r3, #14
  401440:	6033      	str	r3, [r6, #0]
			/* wait 1ms, spi data read */
			nm_bsp_sleep(1);
  401442:	4640      	mov	r0, r8
  401444:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401446:	4669      	mov	r1, sp
  401448:	6830      	ldr	r0, [r6, #0]
  40144a:	4b26      	ldr	r3, [pc, #152]	; (4014e4 <nm_clkless_wake+0x104>)
  40144c:	4798      	blx	r3
			
			/* Aelmeleh 24-08-2015*/
			/* Check for C3000 rev. D0 value */
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  40144e:	b910      	cbnz	r0, 401456 <nm_clkless_wake+0x76>
  401450:	9b00      	ldr	r3, [sp, #0]
  401452:	2b00      	cmp	r3, #0
  401454:	d1f0      	bne.n	401438 <nm_clkless_wake+0x58>
				 
				clk_status_reg_adr = 0x13;
  401456:	4e2a      	ldr	r6, [pc, #168]	; (401500 <nm_clkless_wake+0x120>)
  401458:	2313      	movs	r3, #19
  40145a:	6033      	str	r3, [r6, #0]
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
  40145c:	4640      	mov	r0, r8
  40145e:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401460:	4669      	mov	r1, sp
  401462:	6830      	ldr	r0, [r6, #0]
  401464:	4b1f      	ldr	r3, [pc, #124]	; (4014e4 <nm_clkless_wake+0x104>)
  401466:	4798      	blx	r3
			
				if(ret != M2M_SUCCESS) {
  401468:	4606      	mov	r6, r0
  40146a:	2800      	cmp	r0, #0
  40146c:	d0e4      	beq.n	401438 <nm_clkless_wake+0x58>
					M2M_ERR("Bus error (2). Wake up failed\n");
  40146e:	2296      	movs	r2, #150	; 0x96
  401470:	491d      	ldr	r1, [pc, #116]	; (4014e8 <nm_clkless_wake+0x108>)
  401472:	481e      	ldr	r0, [pc, #120]	; (4014ec <nm_clkless_wake+0x10c>)
  401474:	4c1e      	ldr	r4, [pc, #120]	; (4014f0 <nm_clkless_wake+0x110>)
  401476:	47a0      	blx	r4
  401478:	4822      	ldr	r0, [pc, #136]	; (401504 <nm_clkless_wake+0x124>)
  40147a:	47a0      	blx	r4
  40147c:	481e      	ldr	r0, [pc, #120]	; (4014f8 <nm_clkless_wake+0x118>)
  40147e:	47a0      	blx	r4
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
				 
				clk_status_reg_adr = 0x13;
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401480:	46b2      	mov	sl, r6
			
				if(ret != M2M_SUCCESS) {
					M2M_ERR("Bus error (2). Wake up failed\n");
					goto _WAKE_EXIT;
  401482:	e028      	b.n	4014d6 <nm_clkless_wake+0xf6>
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);
  401484:	2002      	movs	r0, #2
  401486:	47a8      	blx	r5

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  401488:	4669      	mov	r1, sp
  40148a:	6830      	ldr	r0, [r6, #0]
  40148c:	4b15      	ldr	r3, [pc, #84]	; (4014e4 <nm_clkless_wake+0x104>)
  40148e:	4798      	blx	r3

			if((clk_status_reg & 0x4) == 0)
  401490:	9b00      	ldr	r3, [sp, #0]
  401492:	f013 0f04 	tst.w	r3, #4
  401496:	d109      	bne.n	4014ac <nm_clkless_wake+0xcc>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
  401498:	22aa      	movs	r2, #170	; 0xaa
  40149a:	4913      	ldr	r1, [pc, #76]	; (4014e8 <nm_clkless_wake+0x108>)
  40149c:	4813      	ldr	r0, [pc, #76]	; (4014ec <nm_clkless_wake+0x10c>)
  40149e:	f8df b050 	ldr.w	fp, [pc, #80]	; 4014f0 <nm_clkless_wake+0x110>
  4014a2:	47d8      	blx	fp
  4014a4:	4818      	ldr	r0, [pc, #96]	; (401508 <nm_clkless_wake+0x128>)
  4014a6:	47d8      	blx	fp
  4014a8:	4813      	ldr	r0, [pc, #76]	; (4014f8 <nm_clkless_wake+0x118>)
  4014aa:	47d8      	blx	fp
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  4014ac:	9b00      	ldr	r3, [sp, #0]
  4014ae:	f013 0f04 	tst.w	r3, #4
  4014b2:	d110      	bne.n	4014d6 <nm_clkless_wake+0xf6>
  4014b4:	3401      	adds	r4, #1
  4014b6:	fba7 2304 	umull	r2, r3, r7, r4
  4014ba:	085b      	lsrs	r3, r3, #1
  4014bc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4014c0:	429c      	cmp	r4, r3
  4014c2:	d0df      	beq.n	401484 <nm_clkless_wake+0xa4>
		}
		// in case of failure, Reset the wakeup bit to introduce a new edge on the next loop
		if((clk_status_reg & 0x4) == 0)
		{
			// Reset bit 0
			nm_write_reg(0x1, reg | (1 << 1));
  4014c4:	9901      	ldr	r1, [sp, #4]
  4014c6:	f041 0102 	orr.w	r1, r1, #2
  4014ca:	4640      	mov	r0, r8
  4014cc:	47c8      	blx	r9
		}
	} while((clk_status_reg & 0x4) == 0);
  4014ce:	9b00      	ldr	r3, [sp, #0]
  4014d0:	f013 0f04 	tst.w	r3, #4
  4014d4:	d0a1      	beq.n	40141a <nm_clkless_wake+0x3a>

_WAKE_EXIT:
	return ret;
}
  4014d6:	4650      	mov	r0, sl
  4014d8:	b003      	add	sp, #12
  4014da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014de:	bf00      	nop
  4014e0:	004001b9 	.word	0x004001b9
  4014e4:	00401871 	.word	0x00401871
  4014e8:	00407504 	.word	0x00407504
  4014ec:	00406eec 	.word	0x00406eec
  4014f0:	00403ed1 	.word	0x00403ed1
  4014f4:	00407514 	.word	0x00407514
  4014f8:	00406f18 	.word	0x00406f18
  4014fc:	aaaaaaab 	.word	0xaaaaaaab
  401500:	20400010 	.word	0x20400010
  401504:	00407534 	.word	0x00407534
  401508:	00407554 	.word	0x00407554
  40150c:	0040187d 	.word	0x0040187d

00401510 <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  401510:	b500      	push	{lr}
  401512:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  401514:	a901      	add	r1, sp, #4
  401516:	f241 4008 	movw	r0, #5128	; 0x1408
  40151a:	4b15      	ldr	r3, [pc, #84]	; (401570 <enable_interrupts+0x60>)
  40151c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40151e:	b9e0      	cbnz	r0, 40155a <enable_interrupts+0x4a>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  401520:	9901      	ldr	r1, [sp, #4]
  401522:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  401526:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  401528:	f241 4008 	movw	r0, #5128	; 0x1408
  40152c:	4b11      	ldr	r3, [pc, #68]	; (401574 <enable_interrupts+0x64>)
  40152e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401530:	b9b0      	cbnz	r0, 401560 <enable_interrupts+0x50>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  401532:	a901      	add	r1, sp, #4
  401534:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  401538:	4b0d      	ldr	r3, [pc, #52]	; (401570 <enable_interrupts+0x60>)
  40153a:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40153c:	b998      	cbnz	r0, 401566 <enable_interrupts+0x56>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  40153e:	9901      	ldr	r1, [sp, #4]
  401540:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  401544:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  401546:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  40154a:	4b0a      	ldr	r3, [pc, #40]	; (401574 <enable_interrupts+0x64>)
  40154c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40154e:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
  401550:	bf14      	ite	ne
  401552:	f06f 0005 	mvnne.w	r0, #5
  401556:	2000      	moveq	r0, #0
  401558:	e007      	b.n	40156a <enable_interrupts+0x5a>
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  40155a:	f06f 0005 	mvn.w	r0, #5
  40155e:	e004      	b.n	40156a <enable_interrupts+0x5a>
	}
	reg |= ((uint32) 1 << 8);
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  401560:	f06f 0005 	mvn.w	r0, #5
  401564:	e001      	b.n	40156a <enable_interrupts+0x5a>
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
  401566:	f06f 0005 	mvn.w	r0, #5
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
}
  40156a:	b003      	add	sp, #12
  40156c:	f85d fb04 	ldr.w	pc, [sp], #4
  401570:	00401871 	.word	0x00401871
  401574:	0040187d 	.word	0x0040187d

00401578 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  401578:	b510      	push	{r4, lr}
  40157a:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  40157c:	4b24      	ldr	r3, [pc, #144]	; (401610 <nmi_get_chipid+0x98>)
  40157e:	681c      	ldr	r4, [r3, #0]
  401580:	2c00      	cmp	r4, #0
  401582:	d140      	bne.n	401606 <nmi_get_chipid+0x8e>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  401584:	4619      	mov	r1, r3
  401586:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40158a:	4b22      	ldr	r3, [pc, #136]	; (401614 <nmi_get_chipid+0x9c>)
  40158c:	4798      	blx	r3
  40158e:	b118      	cbz	r0, 401598 <nmi_get_chipid+0x20>
			chipid = 0;
  401590:	2200      	movs	r2, #0
  401592:	4b1f      	ldr	r3, [pc, #124]	; (401610 <nmi_get_chipid+0x98>)
  401594:	601a      	str	r2, [r3, #0]
			return 0;
  401596:	e038      	b.n	40160a <nmi_get_chipid+0x92>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  401598:	a901      	add	r1, sp, #4
  40159a:	f241 30f4 	movw	r0, #5108	; 0x13f4
  40159e:	4b1d      	ldr	r3, [pc, #116]	; (401614 <nmi_get_chipid+0x9c>)
  4015a0:	4798      	blx	r3
  4015a2:	b118      	cbz	r0, 4015ac <nmi_get_chipid+0x34>
			chipid = 0;
  4015a4:	2200      	movs	r2, #0
  4015a6:	4b1a      	ldr	r3, [pc, #104]	; (401610 <nmi_get_chipid+0x98>)
  4015a8:	601a      	str	r2, [r3, #0]
			return 0;
  4015aa:	e02e      	b.n	40160a <nmi_get_chipid+0x92>
		}

		if (chipid == 0x1002a0)  {
  4015ac:	4b18      	ldr	r3, [pc, #96]	; (401610 <nmi_get_chipid+0x98>)
  4015ae:	681b      	ldr	r3, [r3, #0]
  4015b0:	4a19      	ldr	r2, [pc, #100]	; (401618 <nmi_get_chipid+0xa0>)
  4015b2:	4293      	cmp	r3, r2
  4015b4:	d106      	bne.n	4015c4 <nmi_get_chipid+0x4c>
			if (rfrevid == 0x1) { /* 1002A0 */
  4015b6:	9b01      	ldr	r3, [sp, #4]
  4015b8:	2b01      	cmp	r3, #1
  4015ba:	d01d      	beq.n	4015f8 <nmi_get_chipid+0x80>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
  4015bc:	3201      	adds	r2, #1
  4015be:	4b14      	ldr	r3, [pc, #80]	; (401610 <nmi_get_chipid+0x98>)
  4015c0:	601a      	str	r2, [r3, #0]
  4015c2:	e019      	b.n	4015f8 <nmi_get_chipid+0x80>
			}
		} else if(chipid == 0x1002b0) {
  4015c4:	4a15      	ldr	r2, [pc, #84]	; (40161c <nmi_get_chipid+0xa4>)
  4015c6:	4293      	cmp	r3, r2
  4015c8:	d109      	bne.n	4015de <nmi_get_chipid+0x66>
			if(rfrevid == 3) { /* 1002B0 */
  4015ca:	9b01      	ldr	r3, [sp, #4]
  4015cc:	2b03      	cmp	r3, #3
  4015ce:	d013      	beq.n	4015f8 <nmi_get_chipid+0x80>
			} else if(rfrevid == 4) { /* 1002B1 */
  4015d0:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  4015d2:	bf0c      	ite	eq
  4015d4:	3201      	addeq	r2, #1
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
  4015d6:	4a12      	ldrne	r2, [pc, #72]	; (401620 <nmi_get_chipid+0xa8>)
  4015d8:	4b0d      	ldr	r3, [pc, #52]	; (401610 <nmi_get_chipid+0x98>)
  4015da:	601a      	str	r2, [r3, #0]
  4015dc:	e00c      	b.n	4015f8 <nmi_get_chipid+0x80>
			}
		} else if(chipid == 0x1000F0) { 
  4015de:	4a11      	ldr	r2, [pc, #68]	; (401624 <nmi_get_chipid+0xac>)
  4015e0:	4293      	cmp	r3, r2
  4015e2:	d109      	bne.n	4015f8 <nmi_get_chipid+0x80>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  4015e4:	490a      	ldr	r1, [pc, #40]	; (401610 <nmi_get_chipid+0x98>)
  4015e6:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  4015ea:	4b0a      	ldr	r3, [pc, #40]	; (401614 <nmi_get_chipid+0x9c>)
  4015ec:	4798      	blx	r3
  4015ee:	b118      	cbz	r0, 4015f8 <nmi_get_chipid+0x80>
			chipid = 0;
  4015f0:	2200      	movs	r2, #0
  4015f2:	4b07      	ldr	r3, [pc, #28]	; (401610 <nmi_get_chipid+0x98>)
  4015f4:	601a      	str	r2, [r3, #0]
			return 0;
  4015f6:	e008      	b.n	40160a <nmi_get_chipid+0x92>
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
  4015f8:	4a05      	ldr	r2, [pc, #20]	; (401610 <nmi_get_chipid+0x98>)
  4015fa:	6813      	ldr	r3, [r2, #0]
  4015fc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  401600:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  401604:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
  401606:	4b02      	ldr	r3, [pc, #8]	; (401610 <nmi_get_chipid+0x98>)
  401608:	681c      	ldr	r4, [r3, #0]
}
  40160a:	4620      	mov	r0, r4
  40160c:	b002      	add	sp, #8
  40160e:	bd10      	pop	{r4, pc}
  401610:	204008d4 	.word	0x204008d4
  401614:	00401871 	.word	0x00401871
  401618:	001002a0 	.word	0x001002a0
  40161c:	001002b0 	.word	0x001002b0
  401620:	001002b2 	.word	0x001002b2
  401624:	001000f0 	.word	0x001000f0

00401628 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  401628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40162c:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  40162e:	f241 0514 	movw	r5, #4116	; 0x1014
  401632:	4c28      	ldr	r4, [pc, #160]	; (4016d4 <wait_for_bootrom+0xac>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  401634:	4e28      	ldr	r6, [pc, #160]	; (4016d8 <wait_for_bootrom+0xb0>)
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  401636:	4628      	mov	r0, r5
  401638:	47a0      	blx	r4
		if (reg & 0x80000000) {
  40163a:	2800      	cmp	r0, #0
  40163c:	db02      	blt.n	401644 <wait_for_bootrom+0x1c>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  40163e:	2001      	movs	r0, #1
  401640:	47b0      	blx	r6
	}
  401642:	e7f8      	b.n	401636 <wait_for_bootrom+0xe>
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  401644:	4825      	ldr	r0, [pc, #148]	; (4016dc <wait_for_bootrom+0xb4>)
  401646:	4b23      	ldr	r3, [pc, #140]	; (4016d4 <wait_for_bootrom+0xac>)
  401648:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  40164a:	f010 0f01 	tst.w	r0, #1
  40164e:	d110      	bne.n	401672 <wait_for_bootrom+0x4a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  401650:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4016d8 <wait_for_bootrom+0xb0>
			reg = nm_read_reg(BOOTROM_REG);
  401654:	4e1f      	ldr	r6, [pc, #124]	; (4016d4 <wait_for_bootrom+0xac>)

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  401656:	4d22      	ldr	r5, [pc, #136]	; (4016e0 <wait_for_bootrom+0xb8>)
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  401658:	2001      	movs	r0, #1
  40165a:	47c0      	blx	r8
			reg = nm_read_reg(BOOTROM_REG);
  40165c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  401660:	47b0      	blx	r6
  401662:	4604      	mov	r4, r0

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  401664:	462a      	mov	r2, r5
  401666:	4601      	mov	r1, r0
  401668:	481e      	ldr	r0, [pc, #120]	; (4016e4 <wait_for_bootrom+0xbc>)
  40166a:	4b1f      	ldr	r3, [pc, #124]	; (4016e8 <wait_for_bootrom+0xc0>)
  40166c:	4798      	blx	r3

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
  40166e:	42ac      	cmp	r4, r5
  401670:	d1f2      	bne.n	401658 <wait_for_bootrom+0x30>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  401672:	2f02      	cmp	r7, #2
  401674:	d10a      	bne.n	40168c <wait_for_bootrom+0x64>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  401676:	491d      	ldr	r1, [pc, #116]	; (4016ec <wait_for_bootrom+0xc4>)
  401678:	481d      	ldr	r0, [pc, #116]	; (4016f0 <wait_for_bootrom+0xc8>)
  40167a:	4c1e      	ldr	r4, [pc, #120]	; (4016f4 <wait_for_bootrom+0xcc>)
  40167c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  40167e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401682:	f241 008c 	movw	r0, #4236	; 0x108c
  401686:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
  401688:	2400      	movs	r4, #0
  40168a:	e00f      	b.n	4016ac <wait_for_bootrom+0x84>
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  40168c:	2f03      	cmp	r7, #3
  40168e:	d109      	bne.n	4016a4 <wait_for_bootrom+0x7c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  401690:	4916      	ldr	r1, [pc, #88]	; (4016ec <wait_for_bootrom+0xc4>)
  401692:	4817      	ldr	r0, [pc, #92]	; (4016f0 <wait_for_bootrom+0xc8>)
  401694:	4c17      	ldr	r4, [pc, #92]	; (4016f4 <wait_for_bootrom+0xcc>)
  401696:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  401698:	2100      	movs	r1, #0
  40169a:	f241 008c 	movw	r0, #4236	; 0x108c
  40169e:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
  4016a0:	2400      	movs	r4, #0
  4016a2:	e003      	b.n	4016ac <wait_for_bootrom+0x84>
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  4016a4:	2f04      	cmp	r7, #4
  4016a6:	bf14      	ite	ne
  4016a8:	2400      	movne	r4, #0
  4016aa:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  4016ac:	4b12      	ldr	r3, [pc, #72]	; (4016f8 <wait_for_bootrom+0xd0>)
  4016ae:	4798      	blx	r3
  4016b0:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4016b4:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  4016b8:	bf0c      	ite	eq
  4016ba:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  4016be:	4620      	movne	r0, r4
  4016c0:	4b0e      	ldr	r3, [pc, #56]	; (4016fc <wait_for_bootrom+0xd4>)
  4016c2:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  4016c4:	490e      	ldr	r1, [pc, #56]	; (401700 <wait_for_bootrom+0xd8>)
  4016c6:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  4016ca:	4b0a      	ldr	r3, [pc, #40]	; (4016f4 <wait_for_bootrom+0xcc>)
  4016cc:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  4016ce:	2000      	movs	r0, #0
  4016d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016d4:	00401865 	.word	0x00401865
  4016d8:	004001b9 	.word	0x004001b9
  4016dc:	000207bc 	.word	0x000207bc
  4016e0:	10add09e 	.word	0x10add09e
  4016e4:	004075a0 	.word	0x004075a0
  4016e8:	00403ed1 	.word	0x00403ed1
  4016ec:	3c1cd57d 	.word	0x3c1cd57d
  4016f0:	000207ac 	.word	0x000207ac
  4016f4:	0040187d 	.word	0x0040187d
  4016f8:	00401579 	.word	0x00401579
  4016fc:	004013a5 	.word	0x004013a5
  401700:	ef522f61 	.word	0xef522f61

00401704 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  401704:	b5f0      	push	{r4, r5, r6, r7, lr}
  401706:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  401708:	f241 038c 	movw	r3, #4236	; 0x108c
  40170c:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  40170e:	4b18      	ldr	r3, [pc, #96]	; (401770 <wait_for_firmware_start+0x6c>)
  401710:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  401712:	3802      	subs	r0, #2
  401714:	b2c0      	uxtb	r0, r0
  401716:	2801      	cmp	r0, #1
  401718:	d810      	bhi.n	40173c <wait_for_firmware_start+0x38>
		regAddress = NMI_REV_REG;
  40171a:	4b16      	ldr	r3, [pc, #88]	; (401774 <wait_for_firmware_start+0x70>)
  40171c:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  40171e:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  401722:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  401726:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  40172a:	9300      	str	r3, [sp, #0]
  40172c:	e006      	b.n	40173c <wait_for_firmware_start+0x38>
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  40172e:	4638      	mov	r0, r7
  401730:	47b0      	blx	r6
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  401732:	9801      	ldr	r0, [sp, #4]
  401734:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  401736:	3c01      	subs	r4, #1
  401738:	d106      	bne.n	401748 <wait_for_firmware_start+0x44>
  40173a:	e013      	b.n	401764 <wait_for_firmware_start+0x60>
ERR2:
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
  40173c:	f04f 34ff 	mov.w	r4, #4294967295
  401740:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  401742:	2702      	movs	r7, #2
  401744:	4e0c      	ldr	r6, [pc, #48]	; (401778 <wait_for_firmware_start+0x74>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  401746:	4d0d      	ldr	r5, [pc, #52]	; (40177c <wait_for_firmware_start+0x78>)
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
  401748:	9b00      	ldr	r3, [sp, #0]
  40174a:	4298      	cmp	r0, r3
  40174c:	d1ef      	bne.n	40172e <wait_for_firmware_start+0x2a>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  40174e:	9a00      	ldr	r2, [sp, #0]
  401750:	4b07      	ldr	r3, [pc, #28]	; (401770 <wait_for_firmware_start+0x6c>)
  401752:	429a      	cmp	r2, r3
  401754:	d109      	bne.n	40176a <wait_for_firmware_start+0x66>
	{
		nm_write_reg(NMI_STATE_REG, 0);
  401756:	2100      	movs	r1, #0
  401758:	f241 008c 	movw	r0, #4236	; 0x108c
  40175c:	4b08      	ldr	r3, [pc, #32]	; (401780 <wait_for_firmware_start+0x7c>)
  40175e:	4798      	blx	r3
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
  401760:	2000      	movs	r0, #0
  401762:	e003      	b.n	40176c <wait_for_firmware_start+0x68>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
		if(++cnt >= u32Timeout)
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  401764:	f06f 0004 	mvn.w	r0, #4
  401768:	e000      	b.n	40176c <wait_for_firmware_start+0x68>
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
  40176a:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  40176c:	b003      	add	sp, #12
  40176e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401770:	02532636 	.word	0x02532636
  401774:	000207ac 	.word	0x000207ac
  401778:	004001b9 	.word	0x004001b9
  40177c:	00401865 	.word	0x00401865
  401780:	0040187d 	.word	0x0040187d

00401784 <chip_deinit>:

sint8 chip_deinit(void)
{
  401784:	b5f0      	push	{r4, r5, r6, r7, lr}
  401786:	b083      	sub	sp, #12
	uint32 reg = 0;
  401788:	a902      	add	r1, sp, #8
  40178a:	2300      	movs	r3, #0
  40178c:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401790:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  401794:	4b24      	ldr	r3, [pc, #144]	; (401828 <chip_deinit+0xa4>)
  401796:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  401798:	b148      	cbz	r0, 4017ae <chip_deinit+0x2a>
		M2M_ERR("failed to de-initialize\n");
  40179a:	f240 2231 	movw	r2, #561	; 0x231
  40179e:	4923      	ldr	r1, [pc, #140]	; (40182c <chip_deinit+0xa8>)
  4017a0:	4823      	ldr	r0, [pc, #140]	; (401830 <chip_deinit+0xac>)
  4017a2:	4c24      	ldr	r4, [pc, #144]	; (401834 <chip_deinit+0xb0>)
  4017a4:	47a0      	blx	r4
  4017a6:	4824      	ldr	r0, [pc, #144]	; (401838 <chip_deinit+0xb4>)
  4017a8:	47a0      	blx	r4
  4017aa:	4824      	ldr	r0, [pc, #144]	; (40183c <chip_deinit+0xb8>)
  4017ac:	47a0      	blx	r4
	}
	reg &= ~(1 << 10);
  4017ae:	9901      	ldr	r1, [sp, #4]
  4017b0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  4017b4:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  4017b6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4017ba:	4b21      	ldr	r3, [pc, #132]	; (401840 <chip_deinit+0xbc>)
  4017bc:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  4017be:	4605      	mov	r5, r0
  4017c0:	b158      	cbz	r0, 4017da <chip_deinit+0x56>
		M2M_ERR("Error while writing reg\n");
  4017c2:	f240 2237 	movw	r2, #567	; 0x237
  4017c6:	4919      	ldr	r1, [pc, #100]	; (40182c <chip_deinit+0xa8>)
  4017c8:	4819      	ldr	r0, [pc, #100]	; (401830 <chip_deinit+0xac>)
  4017ca:	4c1a      	ldr	r4, [pc, #104]	; (401834 <chip_deinit+0xb0>)
  4017cc:	47a0      	blx	r4
  4017ce:	481d      	ldr	r0, [pc, #116]	; (401844 <chip_deinit+0xc0>)
  4017d0:	47a0      	blx	r4
  4017d2:	481a      	ldr	r0, [pc, #104]	; (40183c <chip_deinit+0xb8>)
  4017d4:	47a0      	blx	r4
		return ret;
  4017d6:	4628      	mov	r0, r5
  4017d8:	e024      	b.n	401824 <chip_deinit+0xa0>
  4017da:	240a      	movs	r4, #10
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4017dc:	4e12      	ldr	r6, [pc, #72]	; (401828 <chip_deinit+0xa4>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  4017de:	4f18      	ldr	r7, [pc, #96]	; (401840 <chip_deinit+0xbc>)
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  4017e0:	a901      	add	r1, sp, #4
  4017e2:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  4017e6:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  4017e8:	4605      	mov	r5, r0
  4017ea:	b158      	cbz	r0, 401804 <chip_deinit+0x80>
			M2M_ERR("Error while reading reg\n");
  4017ec:	f240 223e 	movw	r2, #574	; 0x23e
  4017f0:	490e      	ldr	r1, [pc, #56]	; (40182c <chip_deinit+0xa8>)
  4017f2:	480f      	ldr	r0, [pc, #60]	; (401830 <chip_deinit+0xac>)
  4017f4:	4c0f      	ldr	r4, [pc, #60]	; (401834 <chip_deinit+0xb0>)
  4017f6:	47a0      	blx	r4
  4017f8:	4813      	ldr	r0, [pc, #76]	; (401848 <chip_deinit+0xc4>)
  4017fa:	47a0      	blx	r4
  4017fc:	480f      	ldr	r0, [pc, #60]	; (40183c <chip_deinit+0xb8>)
  4017fe:	47a0      	blx	r4
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401800:	4628      	mov	r0, r5
		if (ret != M2M_SUCCESS) {
			M2M_ERR("Error while reading reg\n");
			return ret;
  401802:	e00f      	b.n	401824 <chip_deinit+0xa0>
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
  401804:	9901      	ldr	r1, [sp, #4]
  401806:	f411 6f80 	tst.w	r1, #1024	; 0x400
  40180a:	d00a      	beq.n	401822 <chip_deinit+0x9e>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
  40180c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  401810:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  401812:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  401816:	47b8      	blx	r7
  401818:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  40181a:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  40181e:	d1df      	bne.n	4017e0 <chip_deinit+0x5c>
  401820:	e000      	b.n	401824 <chip_deinit+0xa0>
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  401822:	2000      	movs	r0, #0
		}

	} while (timeout);

	return ret;
}
  401824:	b003      	add	sp, #12
  401826:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401828:	00401871 	.word	0x00401871
  40182c:	004074f8 	.word	0x004074f8
  401830:	00406eec 	.word	0x00406eec
  401834:	00403ed1 	.word	0x00403ed1
  401838:	004075b0 	.word	0x004075b0
  40183c:	00406f18 	.word	0x00406f18
  401840:	0040187d 	.word	0x0040187d
  401844:	004075cc 	.word	0x004075cc
  401848:	004075e8 	.word	0x004075e8

0040184c <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  40184c:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  40184e:	4b01      	ldr	r3, [pc, #4]	; (401854 <nm_bus_iface_init+0x8>)
  401850:	4798      	blx	r3

	return ret;
}
  401852:	bd08      	pop	{r3, pc}
  401854:	00400329 	.word	0x00400329

00401858 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  401858:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  40185a:	4b01      	ldr	r3, [pc, #4]	; (401860 <nm_bus_iface_deinit+0x8>)
  40185c:	4798      	blx	r3

	return ret;
}
  40185e:	bd08      	pop	{r3, pc}
  401860:	00400515 	.word	0x00400515

00401864 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  401864:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  401866:	4b01      	ldr	r3, [pc, #4]	; (40186c <nm_read_reg+0x8>)
  401868:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  40186a:	bd08      	pop	{r3, pc}
  40186c:	004020b5 	.word	0x004020b5

00401870 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  401870:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  401872:	4b01      	ldr	r3, [pc, #4]	; (401878 <nm_read_reg_with_ret+0x8>)
  401874:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  401876:	bd08      	pop	{r3, pc}
  401878:	004020cd 	.word	0x004020cd

0040187c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  40187c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  40187e:	4b01      	ldr	r3, [pc, #4]	; (401884 <nm_write_reg+0x8>)
  401880:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  401882:	bd08      	pop	{r3, pc}
  401884:	004020e5 	.word	0x004020e5

00401888 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  401888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40188c:	4607      	mov	r7, r0
  40188e:	4689      	mov	r9, r1
  401890:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  401892:	4b13      	ldr	r3, [pc, #76]	; (4018e0 <nm_read_block+0x58>)
  401894:	f8b3 8000 	ldrh.w	r8, [r3]
  401898:	f1a8 0808 	sub.w	r8, r8, #8
  40189c:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4018a0:	4542      	cmp	r2, r8
  4018a2:	d808      	bhi.n	4018b6 <nm_read_block+0x2e>
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
  4018a4:	2600      	movs	r6, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  4018a6:	b2aa      	uxth	r2, r5
  4018a8:	eb09 0106 	add.w	r1, r9, r6
  4018ac:	4638      	mov	r0, r7
  4018ae:	4b0d      	ldr	r3, [pc, #52]	; (4018e4 <nm_read_block+0x5c>)
  4018b0:	4798      	blx	r3
  4018b2:	4603      	mov	r3, r0
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
  4018b4:	e010      	b.n	4018d8 <nm_read_block+0x50>
  4018b6:	4644      	mov	r4, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4018b8:	2600      	movs	r6, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  4018ba:	f8df a028 	ldr.w	sl, [pc, #40]	; 4018e4 <nm_read_block+0x5c>
  4018be:	4642      	mov	r2, r8
  4018c0:	eb09 0106 	add.w	r1, r9, r6
  4018c4:	4638      	mov	r0, r7
  4018c6:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  4018c8:	4603      	mov	r3, r0
  4018ca:	b928      	cbnz	r0, 4018d8 <nm_read_block+0x50>
			u32Sz -= u16MaxTrxSz;
  4018cc:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  4018ce:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  4018d0:	4427      	add	r7, r4
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  4018d2:	42a5      	cmp	r5, r4
  4018d4:	d8f3      	bhi.n	4018be <nm_read_block+0x36>
  4018d6:	e7e6      	b.n	4018a6 <nm_read_block+0x1e>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
  4018d8:	4618      	mov	r0, r3
  4018da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4018de:	bf00      	nop
  4018e0:	2040000c 	.word	0x2040000c
  4018e4:	00402209 	.word	0x00402209

004018e8 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  4018e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4018ec:	4607      	mov	r7, r0
  4018ee:	4689      	mov	r9, r1
  4018f0:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  4018f2:	4b13      	ldr	r3, [pc, #76]	; (401940 <nm_write_block+0x58>)
  4018f4:	f8b3 8000 	ldrh.w	r8, [r3]
  4018f8:	f1a8 0808 	sub.w	r8, r8, #8
  4018fc:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401900:	4542      	cmp	r2, r8
  401902:	d808      	bhi.n	401916 <nm_write_block+0x2e>
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
  401904:	2600      	movs	r6, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  401906:	b2aa      	uxth	r2, r5
  401908:	eb09 0106 	add.w	r1, r9, r6
  40190c:	4638      	mov	r0, r7
  40190e:	4b0d      	ldr	r3, [pc, #52]	; (401944 <nm_write_block+0x5c>)
  401910:	4798      	blx	r3
  401912:	4603      	mov	r3, r0
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
  401914:	e010      	b.n	401938 <nm_write_block+0x50>
  401916:	4644      	mov	r4, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401918:	2600      	movs	r6, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  40191a:	f8df a028 	ldr.w	sl, [pc, #40]	; 401944 <nm_write_block+0x5c>
  40191e:	4642      	mov	r2, r8
  401920:	eb09 0106 	add.w	r1, r9, r6
  401924:	4638      	mov	r0, r7
  401926:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  401928:	4603      	mov	r3, r0
  40192a:	b928      	cbnz	r0, 401938 <nm_write_block+0x50>
			u32Sz -= u16MaxTrxSz;
  40192c:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  40192e:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  401930:	4427      	add	r7, r4
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  401932:	42a5      	cmp	r5, r4
  401934:	d8f3      	bhi.n	40191e <nm_write_block+0x36>
  401936:	e7e6      	b.n	401906 <nm_write_block+0x1e>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
  401938:	4618      	mov	r0, r3
  40193a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40193e:	bf00      	nop
  401940:	2040000c 	.word	0x2040000c
  401944:	004022d5 	.word	0x004022d5

00401948 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  401948:	b530      	push	{r4, r5, lr}
  40194a:	b083      	sub	sp, #12
  40194c:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  40194e:	a902      	add	r1, sp, #8
  401950:	2300      	movs	r3, #0
  401952:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  401956:	4823      	ldr	r0, [pc, #140]	; (4019e4 <nm_get_firmware_info+0x9c>)
  401958:	4b23      	ldr	r3, [pc, #140]	; (4019e8 <nm_get_firmware_info+0xa0>)
  40195a:	4798      	blx	r3
  40195c:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  40195e:	9a01      	ldr	r2, [sp, #4]
  401960:	4b22      	ldr	r3, [pc, #136]	; (4019ec <nm_get_firmware_info+0xa4>)
  401962:	429a      	cmp	r2, r3
  401964:	d105      	bne.n	401972 <nm_get_firmware_info+0x2a>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  401966:	a901      	add	r1, sp, #4
  401968:	f241 0048 	movw	r0, #4168	; 0x1048
  40196c:	4b1e      	ldr	r3, [pc, #120]	; (4019e8 <nm_get_firmware_info+0xa0>)
  40196e:	4798      	blx	r3
  401970:	4605      	mov	r5, r0
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  401972:	9b01      	ldr	r3, [sp, #4]
  401974:	0c1a      	lsrs	r2, r3, #16
  401976:	1211      	asrs	r1, r2, #8
  401978:	71e1      	strb	r1, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  40197a:	f3c2 1103 	ubfx	r1, r2, #4, #4
  40197e:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  401980:	f002 020f 	and.w	r2, r2, #15
  401984:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  401986:	121a      	asrs	r2, r3, #8
  401988:	7122      	strb	r2, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  40198a:	f3c3 1203 	ubfx	r2, r3, #4, #4
  40198e:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  401990:	f003 030f 	and.w	r3, r3, #15
  401994:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  401996:	4b16      	ldr	r3, [pc, #88]	; (4019f0 <nm_get_firmware_info+0xa8>)
  401998:	4798      	blx	r3
  40199a:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  40199c:	7922      	ldrb	r2, [r4, #4]
  40199e:	79a3      	ldrb	r3, [r4, #6]
  4019a0:	f003 030f 	and.w	r3, r3, #15
  4019a4:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4019a8:	7963      	ldrb	r3, [r4, #5]
  4019aa:	011b      	lsls	r3, r3, #4
  4019ac:	b2db      	uxtb	r3, r3
  4019ae:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
	if(curr_drv_ver <  min_req_drv_ver) {
  4019b0:	79e1      	ldrb	r1, [r4, #7]
  4019b2:	7a62      	ldrb	r2, [r4, #9]
  4019b4:	f002 020f 	and.w	r2, r2, #15
  4019b8:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
  4019bc:	7a22      	ldrb	r2, [r4, #8]
  4019be:	0112      	lsls	r2, r2, #4
  4019c0:	b2d2      	uxtb	r2, r2
  4019c2:	430a      	orrs	r2, r1
  4019c4:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  4019c8:	428a      	cmp	r2, r1
  4019ca:	bf88      	it	hi
  4019cc:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  4019d0:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  4019d4:	4293      	cmp	r3, r2
	}
	return ret;
}
  4019d6:	bf8c      	ite	hi
  4019d8:	4628      	movhi	r0, r5
  4019da:	f06f 000c 	mvnls.w	r0, #12
  4019de:	b003      	add	sp, #12
  4019e0:	bd30      	pop	{r4, r5, pc}
  4019e2:	bf00      	nop
  4019e4:	000207ac 	.word	0x000207ac
  4019e8:	00401871 	.word	0x00401871
  4019ec:	d75dc1c3 	.word	0xd75dc1c3
  4019f0:	00401579 	.word	0x00401579

004019f4 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  4019f4:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  4019f6:	b130      	cbz	r0, 401a06 <nm_drv_init+0x12>
		u8Mode = *((uint8 *)arg);
  4019f8:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  4019fa:	1e63      	subs	r3, r4, #1
  4019fc:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  4019fe:	2b04      	cmp	r3, #4
  401a00:	bf28      	it	cs
  401a02:	2401      	movcs	r4, #1
  401a04:	e000      	b.n	401a08 <nm_drv_init+0x14>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
  401a06:	2401      	movs	r4, #1
	}
	
	ret = nm_bus_iface_init(NULL);
  401a08:	2000      	movs	r0, #0
  401a0a:	4b1d      	ldr	r3, [pc, #116]	; (401a80 <nm_drv_init+0x8c>)
  401a0c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a0e:	4605      	mov	r5, r0
  401a10:	b150      	cbz	r0, 401a28 <nm_drv_init+0x34>
		M2M_ERR("[nmi start]: fail init bus\n");
  401a12:	f44f 7292 	mov.w	r2, #292	; 0x124
  401a16:	491b      	ldr	r1, [pc, #108]	; (401a84 <nm_drv_init+0x90>)
  401a18:	481b      	ldr	r0, [pc, #108]	; (401a88 <nm_drv_init+0x94>)
  401a1a:	4c1c      	ldr	r4, [pc, #112]	; (401a8c <nm_drv_init+0x98>)
  401a1c:	47a0      	blx	r4
  401a1e:	481c      	ldr	r0, [pc, #112]	; (401a90 <nm_drv_init+0x9c>)
  401a20:	47a0      	blx	r4
  401a22:	481c      	ldr	r0, [pc, #112]	; (401a94 <nm_drv_init+0xa0>)
  401a24:	47a0      	blx	r4
		goto ERR1;
  401a26:	e029      	b.n	401a7c <nm_drv_init+0x88>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  401a28:	481b      	ldr	r0, [pc, #108]	; (401a98 <nm_drv_init+0xa4>)
  401a2a:	4d18      	ldr	r5, [pc, #96]	; (401a8c <nm_drv_init+0x98>)
  401a2c:	47a8      	blx	r5
  401a2e:	4b1b      	ldr	r3, [pc, #108]	; (401a9c <nm_drv_init+0xa8>)
  401a30:	4798      	blx	r3
  401a32:	4601      	mov	r1, r0
  401a34:	481a      	ldr	r0, [pc, #104]	; (401aa0 <nm_drv_init+0xac>)
  401a36:	47a8      	blx	r5
  401a38:	4816      	ldr	r0, [pc, #88]	; (401a94 <nm_drv_init+0xa0>)
  401a3a:	47a8      	blx	r5
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  401a3c:	4b19      	ldr	r3, [pc, #100]	; (401aa4 <nm_drv_init+0xb0>)
  401a3e:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  401a40:	4620      	mov	r0, r4
  401a42:	4b19      	ldr	r3, [pc, #100]	; (401aa8 <nm_drv_init+0xb4>)
  401a44:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a46:	4605      	mov	r5, r0
  401a48:	b9b0      	cbnz	r0, 401a78 <nm_drv_init+0x84>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  401a4a:	4620      	mov	r0, r4
  401a4c:	4b17      	ldr	r3, [pc, #92]	; (401aac <nm_drv_init+0xb8>)
  401a4e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a50:	4605      	mov	r5, r0
  401a52:	b988      	cbnz	r0, 401a78 <nm_drv_init+0x84>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  401a54:	3c02      	subs	r4, #2
  401a56:	b2e4      	uxtb	r4, r4
  401a58:	2c01      	cmp	r4, #1
  401a5a:	d90f      	bls.n	401a7c <nm_drv_init+0x88>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  401a5c:	4b14      	ldr	r3, [pc, #80]	; (401ab0 <nm_drv_init+0xbc>)
  401a5e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401a60:	4605      	mov	r5, r0
  401a62:	b158      	cbz	r0, 401a7c <nm_drv_init+0x88>
		M2M_ERR("failed to enable interrupts..\n");
  401a64:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  401a68:	4906      	ldr	r1, [pc, #24]	; (401a84 <nm_drv_init+0x90>)
  401a6a:	4807      	ldr	r0, [pc, #28]	; (401a88 <nm_drv_init+0x94>)
  401a6c:	4c07      	ldr	r4, [pc, #28]	; (401a8c <nm_drv_init+0x98>)
  401a6e:	47a0      	blx	r4
  401a70:	4810      	ldr	r0, [pc, #64]	; (401ab4 <nm_drv_init+0xc0>)
  401a72:	47a0      	blx	r4
  401a74:	4807      	ldr	r0, [pc, #28]	; (401a94 <nm_drv_init+0xa0>)
  401a76:	47a0      	blx	r4
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  401a78:	4b0f      	ldr	r3, [pc, #60]	; (401ab8 <nm_drv_init+0xc4>)
  401a7a:	4798      	blx	r3
ERR1:
	return ret;
}
  401a7c:	4628      	mov	r0, r5
  401a7e:	bd38      	pop	{r3, r4, r5, pc}
  401a80:	0040184d 	.word	0x0040184d
  401a84:	004076f0 	.word	0x004076f0
  401a88:	00406eec 	.word	0x00406eec
  401a8c:	00403ed1 	.word	0x00403ed1
  401a90:	00407644 	.word	0x00407644
  401a94:	00406f18 	.word	0x00406f18
  401a98:	004071c0 	.word	0x004071c0
  401a9c:	00401579 	.word	0x00401579
  401aa0:	00407660 	.word	0x00407660
  401aa4:	004020fd 	.word	0x004020fd
  401aa8:	00401629 	.word	0x00401629
  401aac:	00401705 	.word	0x00401705
  401ab0:	00401511 	.word	0x00401511
  401ab4:	00407670 	.word	0x00407670
  401ab8:	00401859 	.word	0x00401859

00401abc <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  401abc:	b538      	push	{r3, r4, r5, lr}
	sint8 ret;

	ret = chip_deinit();
  401abe:	4b19      	ldr	r3, [pc, #100]	; (401b24 <nm_drv_deinit+0x68>)
  401ac0:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401ac2:	b158      	cbz	r0, 401adc <nm_drv_deinit+0x20>
  401ac4:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  401ac6:	f44f 72ba 	mov.w	r2, #372	; 0x174
  401aca:	4917      	ldr	r1, [pc, #92]	; (401b28 <nm_drv_deinit+0x6c>)
  401acc:	4817      	ldr	r0, [pc, #92]	; (401b2c <nm_drv_deinit+0x70>)
  401ace:	4d18      	ldr	r5, [pc, #96]	; (401b30 <nm_drv_deinit+0x74>)
  401ad0:	47a8      	blx	r5
  401ad2:	4818      	ldr	r0, [pc, #96]	; (401b34 <nm_drv_deinit+0x78>)
  401ad4:	47a8      	blx	r5
  401ad6:	4818      	ldr	r0, [pc, #96]	; (401b38 <nm_drv_deinit+0x7c>)
  401ad8:	47a8      	blx	r5
		goto ERR1;
  401ada:	e020      	b.n	401b1e <nm_drv_deinit+0x62>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  401adc:	2000      	movs	r0, #0
  401ade:	4b17      	ldr	r3, [pc, #92]	; (401b3c <nm_drv_deinit+0x80>)
  401ae0:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401ae2:	4604      	mov	r4, r0
  401ae4:	b150      	cbz	r0, 401afc <nm_drv_deinit+0x40>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  401ae6:	f240 127b 	movw	r2, #379	; 0x17b
  401aea:	490f      	ldr	r1, [pc, #60]	; (401b28 <nm_drv_deinit+0x6c>)
  401aec:	480f      	ldr	r0, [pc, #60]	; (401b2c <nm_drv_deinit+0x70>)
  401aee:	4d10      	ldr	r5, [pc, #64]	; (401b30 <nm_drv_deinit+0x74>)
  401af0:	47a8      	blx	r5
  401af2:	4813      	ldr	r0, [pc, #76]	; (401b40 <nm_drv_deinit+0x84>)
  401af4:	47a8      	blx	r5
  401af6:	4810      	ldr	r0, [pc, #64]	; (401b38 <nm_drv_deinit+0x7c>)
  401af8:	47a8      	blx	r5
		goto ERR1;
  401afa:	e010      	b.n	401b1e <nm_drv_deinit+0x62>
	}

	ret = nm_bus_iface_deinit();
  401afc:	4b11      	ldr	r3, [pc, #68]	; (401b44 <nm_drv_deinit+0x88>)
  401afe:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  401b00:	4604      	mov	r4, r0
  401b02:	b150      	cbz	r0, 401b1a <nm_drv_deinit+0x5e>
		M2M_ERR("[nmi stop]: fail init bus\n");
  401b04:	f240 1281 	movw	r2, #385	; 0x181
  401b08:	4907      	ldr	r1, [pc, #28]	; (401b28 <nm_drv_deinit+0x6c>)
  401b0a:	4808      	ldr	r0, [pc, #32]	; (401b2c <nm_drv_deinit+0x70>)
  401b0c:	4d08      	ldr	r5, [pc, #32]	; (401b30 <nm_drv_deinit+0x74>)
  401b0e:	47a8      	blx	r5
  401b10:	480d      	ldr	r0, [pc, #52]	; (401b48 <nm_drv_deinit+0x8c>)
  401b12:	47a8      	blx	r5
  401b14:	4808      	ldr	r0, [pc, #32]	; (401b38 <nm_drv_deinit+0x7c>)
  401b16:	47a8      	blx	r5
		goto ERR1;
  401b18:	e001      	b.n	401b1e <nm_drv_deinit+0x62>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  401b1a:	4b0c      	ldr	r3, [pc, #48]	; (401b4c <nm_drv_deinit+0x90>)
  401b1c:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
  401b1e:	4620      	mov	r0, r4
  401b20:	bd38      	pop	{r3, r4, r5, pc}
  401b22:	bf00      	nop
  401b24:	00401785 	.word	0x00401785
  401b28:	004076fc 	.word	0x004076fc
  401b2c:	00406eec 	.word	0x00406eec
  401b30:	00403ed1 	.word	0x00403ed1
  401b34:	00407690 	.word	0x00407690
  401b38:	00406f18 	.word	0x00406f18
  401b3c:	00402b65 	.word	0x00402b65
  401b40:	004076b0 	.word	0x004076b0
  401b44:	00401859 	.word	0x00401859
  401b48:	004076d4 	.word	0x004076d4
  401b4c:	004020a9 	.word	0x004020a9

00401b50 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  401b50:	b500      	push	{lr}
  401b52:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  401b54:	2300      	movs	r3, #0
  401b56:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  401b58:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  401b5a:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  401b5e:	a901      	add	r1, sp, #4
  401b60:	2003      	movs	r0, #3
  401b62:	4b02      	ldr	r3, [pc, #8]	; (401b6c <nmi_spi_read+0x1c>)
  401b64:	4798      	blx	r3
}
  401b66:	b005      	add	sp, #20
  401b68:	f85d fb04 	ldr.w	pc, [sp], #4
  401b6c:	00400445 	.word	0x00400445

00401b70 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  401b70:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b72:	b083      	sub	sp, #12
  401b74:	4605      	mov	r5, r0

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
  401b76:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  401b7a:	b2db      	uxtb	r3, r3
  401b7c:	2b01      	cmp	r3, #1
  401b7e:	d901      	bls.n	401b84 <spi_cmd_rsp+0x14>
  401b80:	28cf      	cmp	r0, #207	; 0xcf
  401b82:	d106      	bne.n	401b92 <spi_cmd_rsp+0x22>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401b84:	2101      	movs	r1, #1
  401b86:	f10d 0007 	add.w	r0, sp, #7
  401b8a:	4b22      	ldr	r3, [pc, #136]	; (401c14 <spi_cmd_rsp+0xa4>)
  401b8c:	4798      	blx	r3
  401b8e:	2800      	cmp	r0, #0
  401b90:	d13a      	bne.n	401c08 <spi_cmd_rsp+0x98>

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  401b92:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401b94:	2701      	movs	r7, #1
  401b96:	4e1f      	ldr	r6, [pc, #124]	; (401c14 <spi_cmd_rsp+0xa4>)
  401b98:	4639      	mov	r1, r7
  401b9a:	f10d 0007 	add.w	r0, sp, #7
  401b9e:	47b0      	blx	r6
  401ba0:	b158      	cbz	r0, 401bba <spi_cmd_rsp+0x4a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  401ba2:	f240 1227 	movw	r2, #295	; 0x127
  401ba6:	491c      	ldr	r1, [pc, #112]	; (401c18 <spi_cmd_rsp+0xa8>)
  401ba8:	481c      	ldr	r0, [pc, #112]	; (401c1c <spi_cmd_rsp+0xac>)
  401baa:	4c1d      	ldr	r4, [pc, #116]	; (401c20 <spi_cmd_rsp+0xb0>)
  401bac:	47a0      	blx	r4
  401bae:	481d      	ldr	r0, [pc, #116]	; (401c24 <spi_cmd_rsp+0xb4>)
  401bb0:	47a0      	blx	r4
  401bb2:	481d      	ldr	r0, [pc, #116]	; (401c28 <spi_cmd_rsp+0xb8>)
  401bb4:	47a0      	blx	r4
			result = N_FAIL;
  401bb6:	2000      	movs	r0, #0
			goto _fail_;
  401bb8:	e029      	b.n	401c0e <spi_cmd_rsp+0x9e>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  401bba:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401bbe:	42ab      	cmp	r3, r5
  401bc0:	d005      	beq.n	401bce <spi_cmd_rsp+0x5e>
  401bc2:	1e63      	subs	r3, r4, #1
  401bc4:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401bc8:	d1e6      	bne.n	401b98 <spi_cmd_rsp+0x28>
  401bca:	240b      	movs	r4, #11
  401bcc:	e000      	b.n	401bd0 <spi_cmd_rsp+0x60>
  401bce:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401bd0:	2601      	movs	r6, #1
  401bd2:	4d10      	ldr	r5, [pc, #64]	; (401c14 <spi_cmd_rsp+0xa4>)
  401bd4:	4631      	mov	r1, r6
  401bd6:	f10d 0007 	add.w	r0, sp, #7
  401bda:	47a8      	blx	r5
  401bdc:	b158      	cbz	r0, 401bf6 <spi_cmd_rsp+0x86>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  401bde:	f240 1235 	movw	r2, #309	; 0x135
  401be2:	490d      	ldr	r1, [pc, #52]	; (401c18 <spi_cmd_rsp+0xa8>)
  401be4:	480d      	ldr	r0, [pc, #52]	; (401c1c <spi_cmd_rsp+0xac>)
  401be6:	4c0e      	ldr	r4, [pc, #56]	; (401c20 <spi_cmd_rsp+0xb0>)
  401be8:	47a0      	blx	r4
  401bea:	480e      	ldr	r0, [pc, #56]	; (401c24 <spi_cmd_rsp+0xb4>)
  401bec:	47a0      	blx	r4
  401bee:	480e      	ldr	r0, [pc, #56]	; (401c28 <spi_cmd_rsp+0xb8>)
  401bf0:	47a0      	blx	r4
			result = N_FAIL;
  401bf2:	2000      	movs	r0, #0
			goto _fail_;
  401bf4:	e00b      	b.n	401c0e <spi_cmd_rsp+0x9e>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  401bf6:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401bfa:	b13b      	cbz	r3, 401c0c <spi_cmd_rsp+0x9c>
  401bfc:	1e63      	subs	r3, r4, #1
  401bfe:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401c02:	d1e7      	bne.n	401bd4 <spi_cmd_rsp+0x64>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
  401c04:	2001      	movs	r0, #1
  401c06:	e002      	b.n	401c0e <spi_cmd_rsp+0x9e>
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
			result = N_FAIL;
  401c08:	2000      	movs	r0, #0
  401c0a:	e000      	b.n	401c0e <spi_cmd_rsp+0x9e>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
  401c0c:	2001      	movs	r0, #1
	} while((rsp != 0x00) && (s8RetryCnt-- >0));

_fail_:

	return result;
}
  401c0e:	b003      	add	sp, #12
  401c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401c12:	bf00      	nop
  401c14:	00401b51 	.word	0x00401b51
  401c18:	00407d20 	.word	0x00407d20
  401c1c:	00406eec 	.word	0x00406eec
  401c20:	00403ed1 	.word	0x00403ed1
  401c24:	00407844 	.word	0x00407844
  401c28:	00406f18 	.word	0x00406f18

00401c2c <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  401c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c30:	b083      	sub	sp, #12
  401c32:	4682      	mov	sl, r0
  401c34:	4689      	mov	r9, r1
  401c36:	4693      	mov	fp, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  401c38:	f04f 0800 	mov.w	r8, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401c3c:	4d35      	ldr	r5, [pc, #212]	; (401d14 <spi_data_read+0xe8>)
	/**
		Data
	**/
	ix = 0;
	do {
		if (sz <= DATA_PKT_SZ)
  401c3e:	f5b9 5f00 	cmp.w	r9, #8192	; 0x2000
			nbytes = sz;
  401c42:	bf94      	ite	ls
  401c44:	fa0f f789 	sxthls.w	r7, r9
		else
			nbytes = DATA_PKT_SZ;
  401c48:	f44f 5700 	movhi.w	r7, #8192	; 0x2000

		/**
			Data Respnose header
		**/
		retry = 10;
  401c4c:	240a      	movs	r4, #10
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  401c4e:	2601      	movs	r6, #1
  401c50:	4631      	mov	r1, r6
  401c52:	f10d 0003 	add.w	r0, sp, #3
  401c56:	47a8      	blx	r5
  401c58:	b158      	cbz	r0, 401c72 <spi_data_read+0x46>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  401c5a:	f240 1257 	movw	r2, #343	; 0x157
  401c5e:	492e      	ldr	r1, [pc, #184]	; (401d18 <spi_data_read+0xec>)
  401c60:	482e      	ldr	r0, [pc, #184]	; (401d1c <spi_data_read+0xf0>)
  401c62:	4c2f      	ldr	r4, [pc, #188]	; (401d20 <spi_data_read+0xf4>)
  401c64:	47a0      	blx	r4
  401c66:	482f      	ldr	r0, [pc, #188]	; (401d24 <spi_data_read+0xf8>)
  401c68:	47a0      	blx	r4
  401c6a:	482f      	ldr	r0, [pc, #188]	; (401d28 <spi_data_read+0xfc>)
  401c6c:	47a0      	blx	r4
  401c6e:	2000      	movs	r0, #0
  401c70:	e04d      	b.n	401d0e <spi_data_read+0xe2>
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
  401c72:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c76:	091b      	lsrs	r3, r3, #4
  401c78:	2b0f      	cmp	r3, #15
  401c7a:	d005      	beq.n	401c88 <spi_data_read+0x5c>
  401c7c:	3c01      	subs	r4, #1
  401c7e:	b224      	sxth	r4, r4
				break;
		} while (retry--);
  401c80:	f1b4 3fff 	cmp.w	r4, #4294967295
  401c84:	d1e4      	bne.n	401c50 <spi_data_read+0x24>
  401c86:	e001      	b.n	401c8c <spi_data_read+0x60>

		if (result == N_FAIL)
			break;

		if (retry <= 0) {
  401c88:	2c00      	cmp	r4, #0
  401c8a:	dc0d      	bgt.n	401ca8 <spi_data_read+0x7c>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  401c8c:	f240 1263 	movw	r2, #355	; 0x163
  401c90:	4921      	ldr	r1, [pc, #132]	; (401d18 <spi_data_read+0xec>)
  401c92:	4822      	ldr	r0, [pc, #136]	; (401d1c <spi_data_read+0xf0>)
  401c94:	4c22      	ldr	r4, [pc, #136]	; (401d20 <spi_data_read+0xf4>)
  401c96:	47a0      	blx	r4
  401c98:	f89d 1003 	ldrb.w	r1, [sp, #3]
  401c9c:	4823      	ldr	r0, [pc, #140]	; (401d2c <spi_data_read+0x100>)
  401c9e:	47a0      	blx	r4
  401ca0:	4821      	ldr	r0, [pc, #132]	; (401d28 <spi_data_read+0xfc>)
  401ca2:	47a0      	blx	r4
			result = N_FAIL;
  401ca4:	2000      	movs	r0, #0
			break;
  401ca6:	e032      	b.n	401d0e <spi_data_read+0xe2>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  401ca8:	b2bf      	uxth	r7, r7
  401caa:	4639      	mov	r1, r7
  401cac:	eb0a 0008 	add.w	r0, sl, r8
  401cb0:	47a8      	blx	r5
  401cb2:	b158      	cbz	r0, 401ccc <spi_data_read+0xa0>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  401cb4:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  401cb8:	4917      	ldr	r1, [pc, #92]	; (401d18 <spi_data_read+0xec>)
  401cba:	4818      	ldr	r0, [pc, #96]	; (401d1c <spi_data_read+0xf0>)
  401cbc:	4c18      	ldr	r4, [pc, #96]	; (401d20 <spi_data_read+0xf4>)
  401cbe:	47a0      	blx	r4
  401cc0:	481b      	ldr	r0, [pc, #108]	; (401d30 <spi_data_read+0x104>)
  401cc2:	47a0      	blx	r4
  401cc4:	4818      	ldr	r0, [pc, #96]	; (401d28 <spi_data_read+0xfc>)
  401cc6:	47a0      	blx	r4
			result = N_FAIL;
  401cc8:	2000      	movs	r0, #0
			break;
  401cca:	e020      	b.n	401d0e <spi_data_read+0xe2>
		}
		if(!clockless)
  401ccc:	f1bb 0f00 	cmp.w	fp, #0
  401cd0:	d112      	bne.n	401cf8 <spi_data_read+0xcc>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
  401cd2:	4b18      	ldr	r3, [pc, #96]	; (401d34 <spi_data_read+0x108>)
  401cd4:	781b      	ldrb	r3, [r3, #0]
  401cd6:	b97b      	cbnz	r3, 401cf8 <spi_data_read+0xcc>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  401cd8:	2102      	movs	r1, #2
  401cda:	a801      	add	r0, sp, #4
  401cdc:	47a8      	blx	r5
  401cde:	b158      	cbz	r0, 401cf8 <spi_data_read+0xcc>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  401ce0:	f240 1277 	movw	r2, #375	; 0x177
  401ce4:	490c      	ldr	r1, [pc, #48]	; (401d18 <spi_data_read+0xec>)
  401ce6:	480d      	ldr	r0, [pc, #52]	; (401d1c <spi_data_read+0xf0>)
  401ce8:	4c0d      	ldr	r4, [pc, #52]	; (401d20 <spi_data_read+0xf4>)
  401cea:	47a0      	blx	r4
  401cec:	4812      	ldr	r0, [pc, #72]	; (401d38 <spi_data_read+0x10c>)
  401cee:	47a0      	blx	r4
  401cf0:	480d      	ldr	r0, [pc, #52]	; (401d28 <spi_data_read+0xfc>)
  401cf2:	47a0      	blx	r4
					result = N_FAIL;
  401cf4:	2000      	movs	r0, #0
					break;
  401cf6:	e00a      	b.n	401d0e <spi_data_read+0xe2>
				}
			}
		}
		ix += nbytes;
  401cf8:	44b8      	add	r8, r7
  401cfa:	fa0f f888 	sxth.w	r8, r8
		sz -= nbytes;
  401cfe:	ebc7 0709 	rsb	r7, r7, r9
  401d02:	fa1f f987 	uxth.w	r9, r7

	} while (sz);
  401d06:	f1b9 0f00 	cmp.w	r9, #0
  401d0a:	d198      	bne.n	401c3e <spi_data_read+0x12>
  401d0c:	2001      	movs	r0, #1

	return result;
}
  401d0e:	b003      	add	sp, #12
  401d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d14:	00401b51 	.word	0x00401b51
  401d18:	0040770c 	.word	0x0040770c
  401d1c:	00406eec 	.word	0x00406eec
  401d20:	00403ed1 	.word	0x00403ed1
  401d24:	00407878 	.word	0x00407878
  401d28:	00406f18 	.word	0x00406f18
  401d2c:	004078ac 	.word	0x004078ac
  401d30:	004078dc 	.word	0x004078dc
  401d34:	204008d8 	.word	0x204008d8
  401d38:	00407910 	.word	0x00407910

00401d3c <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
  401d3c:	b500      	push	{lr}
  401d3e:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
  401d40:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  401d42:	2300      	movs	r3, #0
  401d44:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  401d46:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  401d4a:	a901      	add	r1, sp, #4
  401d4c:	2003      	movs	r0, #3
  401d4e:	4b02      	ldr	r3, [pc, #8]	; (401d58 <nmi_spi_write+0x1c>)
  401d50:	4798      	blx	r3
}
  401d52:	b005      	add	sp, #20
  401d54:	f85d fb04 	ldr.w	pc, [sp], #4
  401d58:	00400445 	.word	0x00400445

00401d5c <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
  401d5c:	b570      	push	{r4, r5, r6, lr}
  401d5e:	b084      	sub	sp, #16
  401d60:	f89d 4020 	ldrb.w	r4, [sp, #32]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
  401d64:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  401d68:	38c1      	subs	r0, #193	; 0xc1
  401d6a:	280e      	cmp	r0, #14
  401d6c:	f200 80ae 	bhi.w	401ecc <spi_cmd+0x170>
  401d70:	e8df f000 	tbb	[pc, r0]
  401d74:	125f3e3e 	.word	0x125f3e3e
  401d78:	4d4d2c23 	.word	0x4d4d2c23
  401d7c:	acac0878 	.word	0xacac0878
  401d80:	acac      	.short	0xacac
  401d82:	35          	.byte	0x35
  401d83:	00          	.byte	0x00
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
  401d84:	0c0b      	lsrs	r3, r1, #16
  401d86:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401d8a:	0a0b      	lsrs	r3, r1, #8
  401d8c:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  401d90:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  401d94:	2105      	movs	r1, #5
		break;
  401d96:	e0a4      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
  401d98:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  401d9c:	b914      	cbnz	r4, 401da4 <spi_cmd+0x48>
		bc[2] = (uint8)(adr >> 8);
		bc[3] = (uint8)adr;
		len = 5;
		break;
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
  401d9e:	f88d 3005 	strb.w	r3, [sp, #5]
  401da2:	e003      	b.n	401dac <spi_cmd+0x50>
		if(clockless)  bc[1] |= (1 << 7);
  401da4:	f063 037f 	orn	r3, r3, #127	; 0x7f
  401da8:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  401dac:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  401db0:	2300      	movs	r3, #0
  401db2:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401db6:	2105      	movs	r1, #5
		break;
  401db8:	e093      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
  401dba:	2300      	movs	r3, #0
  401dbc:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  401dc0:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  401dc4:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401dc8:	2105      	movs	r1, #5
		break;
  401dca:	e08a      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
  401dcc:	2300      	movs	r3, #0
  401dce:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  401dd2:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  401dd6:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401dda:	2105      	movs	r1, #5
		break;
  401ddc:	e081      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
  401dde:	23ff      	movs	r3, #255	; 0xff
  401de0:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  401de4:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  401de8:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  401dec:	2105      	movs	r1, #5
		break;
  401dee:	e078      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
  401df0:	0c0a      	lsrs	r2, r1, #16
  401df2:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401df6:	0a0a      	lsrs	r2, r1, #8
  401df8:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  401dfc:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  401e00:	0a1a      	lsrs	r2, r3, #8
  401e02:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  401e06:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  401e0a:	2107      	movs	r1, #7
		break;
  401e0c:	e069      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
  401e0e:	0c0a      	lsrs	r2, r1, #16
  401e10:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401e14:	0a0a      	lsrs	r2, r1, #8
  401e16:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  401e1a:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  401e1e:	0c1a      	lsrs	r2, r3, #16
  401e20:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  401e24:	0a1a      	lsrs	r2, r3, #8
  401e26:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  401e2a:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  401e2e:	2108      	movs	r1, #8
		break;
  401e30:	e057      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
  401e32:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  401e36:	b914      	cbnz	r4, 401e3e <spi_cmd+0xe2>
		bc[5] = (uint8)(sz >> 8);
		bc[6] = (uint8)(sz);
		len = 8;
		break;
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
  401e38:	f88d 3005 	strb.w	r3, [sp, #5]
  401e3c:	e003      	b.n	401e46 <spi_cmd+0xea>
		if(clockless)  bc[1] |= (1 << 7);
  401e3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  401e42:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  401e46:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  401e4a:	0e13      	lsrs	r3, r2, #24
  401e4c:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  401e50:	0c13      	lsrs	r3, r2, #16
  401e52:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  401e56:	0a13      	lsrs	r3, r2, #8
  401e58:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  401e5c:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  401e60:	2108      	movs	r1, #8
		break;
  401e62:	e03e      	b.n	401ee2 <spi_cmd+0x186>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
  401e64:	0c0b      	lsrs	r3, r1, #16
  401e66:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  401e6a:	0a0b      	lsrs	r3, r1, #8
  401e6c:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  401e70:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  401e74:	0e13      	lsrs	r3, r2, #24
  401e76:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  401e7a:	0c13      	lsrs	r3, r2, #16
  401e7c:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  401e80:	0a13      	lsrs	r3, r2, #8
  401e82:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  401e86:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  401e8a:	2109      	movs	r1, #9
		break;
  401e8c:	e029      	b.n	401ee2 <spi_cmd+0x186>
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
  401e8e:	f812 3b01 	ldrb.w	r3, [r2], #1
  401e92:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  401e96:	5ce0      	ldrb	r0, [r4, r3]
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
  401e98:	4295      	cmp	r5, r2
  401e9a:	d1f8      	bne.n	401e8e <spi_cmd+0x132>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  401e9c:	ab04      	add	r3, sp, #16
  401e9e:	441e      	add	r6, r3
  401ea0:	0043      	lsls	r3, r0, #1
  401ea2:	f806 3c0c 	strb.w	r3, [r6, #-12]
  401ea6:	e001      	b.n	401eac <spi_cmd+0x150>
		else
			len-=1;
  401ea8:	3901      	subs	r1, #1
  401eaa:	b2c9      	uxtb	r1, r1

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  401eac:	a801      	add	r0, sp, #4
  401eae:	4b10      	ldr	r3, [pc, #64]	; (401ef0 <spi_cmd+0x194>)
  401eb0:	4798      	blx	r3
  401eb2:	b168      	cbz	r0, 401ed0 <spi_cmd+0x174>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  401eb4:	f44f 7284 	mov.w	r2, #264	; 0x108
  401eb8:	490e      	ldr	r1, [pc, #56]	; (401ef4 <spi_cmd+0x198>)
  401eba:	480f      	ldr	r0, [pc, #60]	; (401ef8 <spi_cmd+0x19c>)
  401ebc:	4c0f      	ldr	r4, [pc, #60]	; (401efc <spi_cmd+0x1a0>)
  401ebe:	47a0      	blx	r4
  401ec0:	480f      	ldr	r0, [pc, #60]	; (401f00 <spi_cmd+0x1a4>)
  401ec2:	47a0      	blx	r4
  401ec4:	480f      	ldr	r0, [pc, #60]	; (401f04 <spi_cmd+0x1a8>)
  401ec6:	47a0      	blx	r4
			result = N_FAIL;
  401ec8:	2000      	movs	r0, #0
  401eca:	e00f      	b.n	401eec <spi_cmd+0x190>
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
	switch (cmd) {
  401ecc:	2000      	movs	r0, #0
  401ece:	e00d      	b.n	401eec <spi_cmd+0x190>
  401ed0:	2001      	movs	r0, #1
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
		}
	}

	return result;
  401ed2:	e00b      	b.n	401eec <spi_cmd+0x190>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  401ed4:	1e4e      	subs	r6, r1, #1
  401ed6:	ab01      	add	r3, sp, #4
  401ed8:	199d      	adds	r5, r3, r6
  401eda:	207f      	movs	r0, #127	; 0x7f
  401edc:	461a      	mov	r2, r3
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
  401ede:	4c0a      	ldr	r4, [pc, #40]	; (401f08 <spi_cmd+0x1ac>)
  401ee0:	e7d5      	b.n	401e8e <spi_cmd+0x132>
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
  401ee2:	4b0a      	ldr	r3, [pc, #40]	; (401f0c <spi_cmd+0x1b0>)
  401ee4:	781b      	ldrb	r3, [r3, #0]
  401ee6:	2b00      	cmp	r3, #0
  401ee8:	d1de      	bne.n	401ea8 <spi_cmd+0x14c>
  401eea:	e7f3      	b.n	401ed4 <spi_cmd+0x178>
			result = N_FAIL;
		}
	}

	return result;
}
  401eec:	b004      	add	sp, #16
  401eee:	bd70      	pop	{r4, r5, r6, pc}
  401ef0:	00401d3d 	.word	0x00401d3d
  401ef4:	00407d08 	.word	0x00407d08
  401ef8:	00406eec 	.word	0x00406eec
  401efc:	00403ed1 	.word	0x00403ed1
  401f00:	00407948 	.word	0x00407948
  401f04:	00406f18 	.word	0x00406f18
  401f08:	0040771c 	.word	0x0040771c
  401f0c:	204008d8 	.word	0x204008d8

00401f10 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  401f10:	b570      	push	{r4, r5, r6, lr}
  401f12:	b082      	sub	sp, #8
  401f14:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  401f16:	2831      	cmp	r0, #49	; 0x31
  401f18:	bf35      	itete	cc
  401f1a:	2301      	movcc	r3, #1
  401f1c:	2300      	movcs	r3, #0
  401f1e:	25c3      	movcc	r5, #195	; 0xc3
  401f20:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  401f22:	9300      	str	r3, [sp, #0]
  401f24:	2304      	movs	r3, #4
  401f26:	460a      	mov	r2, r1
  401f28:	4601      	mov	r1, r0
  401f2a:	4628      	mov	r0, r5
  401f2c:	4e16      	ldr	r6, [pc, #88]	; (401f88 <spi_write_reg+0x78>)
  401f2e:	47b0      	blx	r6
	if (result != N_OK) {
  401f30:	2801      	cmp	r0, #1
  401f32:	d00c      	beq.n	401f4e <spi_write_reg+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  401f34:	f240 12eb 	movw	r2, #491	; 0x1eb
  401f38:	4914      	ldr	r1, [pc, #80]	; (401f8c <spi_write_reg+0x7c>)
  401f3a:	4815      	ldr	r0, [pc, #84]	; (401f90 <spi_write_reg+0x80>)
  401f3c:	4d15      	ldr	r5, [pc, #84]	; (401f94 <spi_write_reg+0x84>)
  401f3e:	47a8      	blx	r5
  401f40:	4621      	mov	r1, r4
  401f42:	4815      	ldr	r0, [pc, #84]	; (401f98 <spi_write_reg+0x88>)
  401f44:	47a8      	blx	r5
  401f46:	4815      	ldr	r0, [pc, #84]	; (401f9c <spi_write_reg+0x8c>)
  401f48:	47a8      	blx	r5
		return N_FAIL;
  401f4a:	2000      	movs	r0, #0
  401f4c:	e01a      	b.n	401f84 <spi_write_reg+0x74>
	}

	result = spi_cmd_rsp(cmd);
  401f4e:	4628      	mov	r0, r5
  401f50:	4b13      	ldr	r3, [pc, #76]	; (401fa0 <spi_write_reg+0x90>)
  401f52:	4798      	blx	r3
	if (result != N_OK) {
  401f54:	2801      	cmp	r0, #1
  401f56:	d014      	beq.n	401f82 <spi_write_reg+0x72>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  401f58:	f240 12f1 	movw	r2, #497	; 0x1f1
  401f5c:	490b      	ldr	r1, [pc, #44]	; (401f8c <spi_write_reg+0x7c>)
  401f5e:	480c      	ldr	r0, [pc, #48]	; (401f90 <spi_write_reg+0x80>)
  401f60:	4d0c      	ldr	r5, [pc, #48]	; (401f94 <spi_write_reg+0x84>)
  401f62:	47a8      	blx	r5
  401f64:	4621      	mov	r1, r4
  401f66:	480f      	ldr	r0, [pc, #60]	; (401fa4 <spi_write_reg+0x94>)
  401f68:	47a8      	blx	r5
  401f6a:	480c      	ldr	r0, [pc, #48]	; (401f9c <spi_write_reg+0x8c>)
  401f6c:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  401f6e:	2400      	movs	r4, #0
  401f70:	9400      	str	r4, [sp, #0]
  401f72:	4623      	mov	r3, r4
  401f74:	4622      	mov	r2, r4
  401f76:	4621      	mov	r1, r4
  401f78:	20cf      	movs	r0, #207	; 0xcf
  401f7a:	4d03      	ldr	r5, [pc, #12]	; (401f88 <spi_write_reg+0x78>)
  401f7c:	47a8      	blx	r5
		return N_FAIL;
  401f7e:	4620      	mov	r0, r4
  401f80:	e000      	b.n	401f84 <spi_write_reg+0x74>
	}

	return N_OK;
  401f82:	2001      	movs	r0, #1
	}

	return result;

#endif
}
  401f84:	b002      	add	sp, #8
  401f86:	bd70      	pop	{r4, r5, r6, pc}
  401f88:	00401d5d 	.word	0x00401d5d
  401f8c:	00407cf8 	.word	0x00407cf8
  401f90:	00406eec 	.word	0x00406eec
  401f94:	00403ed1 	.word	0x00403ed1
  401f98:	00407974 	.word	0x00407974
  401f9c:	00406f18 	.word	0x00406f18
  401fa0:	00401b71 	.word	0x00401b71
  401fa4:	004079a0 	.word	0x004079a0

00401fa8 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  401fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fac:	b084      	sub	sp, #16
  401fae:	4604      	mov	r4, r0
  401fb0:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  401fb2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  401fb6:	bf35      	itete	cc
  401fb8:	2601      	movcc	r6, #1
  401fba:	2600      	movcs	r6, #0
  401fbc:	25c4      	movcc	r5, #196	; 0xc4
  401fbe:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  401fc0:	9600      	str	r6, [sp, #0]
  401fc2:	2304      	movs	r3, #4
  401fc4:	2200      	movs	r2, #0
  401fc6:	4601      	mov	r1, r0
  401fc8:	4628      	mov	r0, r5
  401fca:	4f2d      	ldr	r7, [pc, #180]	; (402080 <spi_read_reg+0xd8>)
  401fcc:	47b8      	blx	r7
	if (result != N_OK) {
  401fce:	2801      	cmp	r0, #1
  401fd0:	d00c      	beq.n	401fec <spi_read_reg+0x44>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  401fd2:	f240 2245 	movw	r2, #581	; 0x245
  401fd6:	492b      	ldr	r1, [pc, #172]	; (402084 <spi_read_reg+0xdc>)
  401fd8:	482b      	ldr	r0, [pc, #172]	; (402088 <spi_read_reg+0xe0>)
  401fda:	4d2c      	ldr	r5, [pc, #176]	; (40208c <spi_read_reg+0xe4>)
  401fdc:	47a8      	blx	r5
  401fde:	4621      	mov	r1, r4
  401fe0:	482b      	ldr	r0, [pc, #172]	; (402090 <spi_read_reg+0xe8>)
  401fe2:	47a8      	blx	r5
  401fe4:	482b      	ldr	r0, [pc, #172]	; (402094 <spi_read_reg+0xec>)
  401fe6:	47a8      	blx	r5
		return N_FAIL;
  401fe8:	2000      	movs	r0, #0
  401fea:	e045      	b.n	402078 <spi_read_reg+0xd0>
	}

	result = spi_cmd_rsp(cmd);
  401fec:	4628      	mov	r0, r5
  401fee:	4b2a      	ldr	r3, [pc, #168]	; (402098 <spi_read_reg+0xf0>)
  401ff0:	4798      	blx	r3
	if (result != N_OK) {
  401ff2:	2801      	cmp	r0, #1
  401ff4:	d014      	beq.n	402020 <spi_read_reg+0x78>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  401ff6:	f240 224b 	movw	r2, #587	; 0x24b
  401ffa:	4922      	ldr	r1, [pc, #136]	; (402084 <spi_read_reg+0xdc>)
  401ffc:	4822      	ldr	r0, [pc, #136]	; (402088 <spi_read_reg+0xe0>)
  401ffe:	4d23      	ldr	r5, [pc, #140]	; (40208c <spi_read_reg+0xe4>)
  402000:	47a8      	blx	r5
  402002:	4621      	mov	r1, r4
  402004:	4825      	ldr	r0, [pc, #148]	; (40209c <spi_read_reg+0xf4>)
  402006:	47a8      	blx	r5
  402008:	4822      	ldr	r0, [pc, #136]	; (402094 <spi_read_reg+0xec>)
  40200a:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40200c:	2400      	movs	r4, #0
  40200e:	9400      	str	r4, [sp, #0]
  402010:	4623      	mov	r3, r4
  402012:	4622      	mov	r2, r4
  402014:	4621      	mov	r1, r4
  402016:	20cf      	movs	r0, #207	; 0xcf
  402018:	4d19      	ldr	r5, [pc, #100]	; (402080 <spi_read_reg+0xd8>)
  40201a:	47a8      	blx	r5
		return N_FAIL;
  40201c:	4620      	mov	r0, r4
  40201e:	e02b      	b.n	402078 <spi_read_reg+0xd0>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
  402020:	4632      	mov	r2, r6
  402022:	2104      	movs	r1, #4
  402024:	a803      	add	r0, sp, #12
  402026:	4b1e      	ldr	r3, [pc, #120]	; (4020a0 <spi_read_reg+0xf8>)
  402028:	4798      	blx	r3
	if (result != N_OK) {
  40202a:	2801      	cmp	r0, #1
  40202c:	d013      	beq.n	402056 <spi_read_reg+0xae>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  40202e:	f240 2253 	movw	r2, #595	; 0x253
  402032:	4914      	ldr	r1, [pc, #80]	; (402084 <spi_read_reg+0xdc>)
  402034:	4814      	ldr	r0, [pc, #80]	; (402088 <spi_read_reg+0xe0>)
  402036:	4c15      	ldr	r4, [pc, #84]	; (40208c <spi_read_reg+0xe4>)
  402038:	47a0      	blx	r4
  40203a:	481a      	ldr	r0, [pc, #104]	; (4020a4 <spi_read_reg+0xfc>)
  40203c:	47a0      	blx	r4
  40203e:	4815      	ldr	r0, [pc, #84]	; (402094 <spi_read_reg+0xec>)
  402040:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  402042:	2400      	movs	r4, #0
  402044:	9400      	str	r4, [sp, #0]
  402046:	4623      	mov	r3, r4
  402048:	4622      	mov	r2, r4
  40204a:	4621      	mov	r1, r4
  40204c:	20cf      	movs	r0, #207	; 0xcf
  40204e:	4d0c      	ldr	r5, [pc, #48]	; (402080 <spi_read_reg+0xd8>)
  402050:	47a8      	blx	r5
		return N_FAIL;
  402052:	4620      	mov	r0, r4
  402054:	e010      	b.n	402078 <spi_read_reg+0xd0>
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
  402056:	f89d 100d 	ldrb.w	r1, [sp, #13]
  40205a:	f89d 200e 	ldrb.w	r2, [sp, #14]
  40205e:	0413      	lsls	r3, r2, #16
  402060:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
  402064:	f89d 300c 	ldrb.w	r3, [sp, #12]
  402068:	4313      	orrs	r3, r2
  40206a:	f89d 200f 	ldrb.w	r2, [sp, #15]
  40206e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  402072:	f8c8 3000 	str.w	r3, [r8]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
  402076:	2001      	movs	r0, #1
}
  402078:	b004      	add	sp, #16
  40207a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40207e:	bf00      	nop
  402080:	00401d5d 	.word	0x00401d5d
  402084:	00407d2c 	.word	0x00407d2c
  402088:	00406eec 	.word	0x00406eec
  40208c:	00403ed1 	.word	0x00403ed1
  402090:	004079d8 	.word	0x004079d8
  402094:	00406f18 	.word	0x00406f18
  402098:	00401b71 	.word	0x00401b71
  40209c:	00407a04 	.word	0x00407a04
  4020a0:	00401c2d 	.word	0x00401c2d
  4020a4:	00407a38 	.word	0x00407a38

004020a8 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  4020a8:	2000      	movs	r0, #0
  4020aa:	4b01      	ldr	r3, [pc, #4]	; (4020b0 <nm_spi_deinit+0x8>)
  4020ac:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  4020ae:	4770      	bx	lr
  4020b0:	204008d8 	.word	0x204008d8

004020b4 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  4020b4:	b500      	push	{lr}
  4020b6:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  4020b8:	a901      	add	r1, sp, #4
  4020ba:	4b03      	ldr	r3, [pc, #12]	; (4020c8 <nm_spi_read_reg+0x14>)
  4020bc:	4798      	blx	r3

	return u32Val;
}
  4020be:	9801      	ldr	r0, [sp, #4]
  4020c0:	b003      	add	sp, #12
  4020c2:	f85d fb04 	ldr.w	pc, [sp], #4
  4020c6:	bf00      	nop
  4020c8:	00401fa9 	.word	0x00401fa9

004020cc <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  4020cc:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  4020ce:	4b04      	ldr	r3, [pc, #16]	; (4020e0 <nm_spi_read_reg_with_ret+0x14>)
  4020d0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4020d2:	2801      	cmp	r0, #1

	return s8Ret;
}
  4020d4:	bf0c      	ite	eq
  4020d6:	2000      	moveq	r0, #0
  4020d8:	f06f 0005 	mvnne.w	r0, #5
  4020dc:	bd08      	pop	{r3, pc}
  4020de:	bf00      	nop
  4020e0:	00401fa9 	.word	0x00401fa9

004020e4 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  4020e4:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  4020e6:	4b04      	ldr	r3, [pc, #16]	; (4020f8 <nm_spi_write_reg+0x14>)
  4020e8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4020ea:	2801      	cmp	r0, #1

	return s8Ret;
}
  4020ec:	bf0c      	ite	eq
  4020ee:	2000      	moveq	r0, #0
  4020f0:	f06f 0005 	mvnne.w	r0, #5
  4020f4:	bd08      	pop	{r3, pc}
  4020f6:	bf00      	nop
  4020f8:	00401f11 	.word	0x00401f11

004020fc <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
  4020fc:	b530      	push	{r4, r5, lr}
  4020fe:	b083      	sub	sp, #12
	uint32 chipid;
	uint32 reg =0;
  402100:	2300      	movs	r3, #0
  402102:	a902      	add	r1, sp, #8
  402104:	f841 3d08 	str.w	r3, [r1, #-8]!

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
  402108:	4a32      	ldr	r2, [pc, #200]	; (4021d4 <nm_spi_init+0xd8>)
  40210a:	7013      	strb	r3, [r2, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  40210c:	f64e 0024 	movw	r0, #59428	; 0xe824
  402110:	4b31      	ldr	r3, [pc, #196]	; (4021d8 <nm_spi_init+0xdc>)
  402112:	4798      	blx	r3
  402114:	b9f0      	cbnz	r0, 402154 <nm_spi_init+0x58>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
  402116:	2201      	movs	r2, #1
  402118:	4b2e      	ldr	r3, [pc, #184]	; (4021d4 <nm_spi_init+0xd8>)
  40211a:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  40211c:	f240 22c5 	movw	r2, #709	; 0x2c5
  402120:	492e      	ldr	r1, [pc, #184]	; (4021dc <nm_spi_init+0xe0>)
  402122:	482f      	ldr	r0, [pc, #188]	; (4021e0 <nm_spi_init+0xe4>)
  402124:	4c2f      	ldr	r4, [pc, #188]	; (4021e4 <nm_spi_init+0xe8>)
  402126:	47a0      	blx	r4
  402128:	482f      	ldr	r0, [pc, #188]	; (4021e8 <nm_spi_init+0xec>)
  40212a:	47a0      	blx	r4
  40212c:	482f      	ldr	r0, [pc, #188]	; (4021ec <nm_spi_init+0xf0>)
  40212e:	47a0      	blx	r4
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  402130:	4669      	mov	r1, sp
  402132:	f64e 0024 	movw	r0, #59428	; 0xe824
  402136:	4b28      	ldr	r3, [pc, #160]	; (4021d8 <nm_spi_init+0xdc>)
  402138:	4798      	blx	r3
  40213a:	4604      	mov	r4, r0
  40213c:	b950      	cbnz	r0, 402154 <nm_spi_init+0x58>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  40213e:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  402142:	4926      	ldr	r1, [pc, #152]	; (4021dc <nm_spi_init+0xe0>)
  402144:	4826      	ldr	r0, [pc, #152]	; (4021e0 <nm_spi_init+0xe4>)
  402146:	4d27      	ldr	r5, [pc, #156]	; (4021e4 <nm_spi_init+0xe8>)
  402148:	47a8      	blx	r5
  40214a:	4829      	ldr	r0, [pc, #164]	; (4021f0 <nm_spi_init+0xf4>)
  40214c:	47a8      	blx	r5
  40214e:	4827      	ldr	r0, [pc, #156]	; (4021ec <nm_spi_init+0xf0>)
  402150:	47a8      	blx	r5
			return 0;
  402152:	e03c      	b.n	4021ce <nm_spi_init+0xd2>
		}
	}
	if(gu8Crc_off == 0)
  402154:	4b1f      	ldr	r3, [pc, #124]	; (4021d4 <nm_spi_init+0xd8>)
  402156:	781b      	ldrb	r3, [r3, #0]
  402158:	b9cb      	cbnz	r3, 40218e <nm_spi_init+0x92>
	{
		reg &= ~0xc;	/* disable crc checking */
		reg &= ~0x70;
		reg |= (0x5 << 4);
  40215a:	9900      	ldr	r1, [sp, #0]
  40215c:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
  402160:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  402164:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  402166:	f64e 0024 	movw	r0, #59428	; 0xe824
  40216a:	4b22      	ldr	r3, [pc, #136]	; (4021f4 <nm_spi_init+0xf8>)
  40216c:	4798      	blx	r3
  40216e:	4604      	mov	r4, r0
  402170:	b950      	cbnz	r0, 402188 <nm_spi_init+0x8c>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  402172:	f240 22d2 	movw	r2, #722	; 0x2d2
  402176:	4919      	ldr	r1, [pc, #100]	; (4021dc <nm_spi_init+0xe0>)
  402178:	4819      	ldr	r0, [pc, #100]	; (4021e0 <nm_spi_init+0xe4>)
  40217a:	4d1a      	ldr	r5, [pc, #104]	; (4021e4 <nm_spi_init+0xe8>)
  40217c:	47a8      	blx	r5
  40217e:	481e      	ldr	r0, [pc, #120]	; (4021f8 <nm_spi_init+0xfc>)
  402180:	47a8      	blx	r5
  402182:	481a      	ldr	r0, [pc, #104]	; (4021ec <nm_spi_init+0xf0>)
  402184:	47a8      	blx	r5
			return 0;
  402186:	e022      	b.n	4021ce <nm_spi_init+0xd2>
		}
		gu8Crc_off = 1;
  402188:	2201      	movs	r2, #1
  40218a:	4b12      	ldr	r3, [pc, #72]	; (4021d4 <nm_spi_init+0xd8>)
  40218c:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
  40218e:	a901      	add	r1, sp, #4
  402190:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  402194:	4b10      	ldr	r3, [pc, #64]	; (4021d8 <nm_spi_init+0xdc>)
  402196:	4798      	blx	r3
  402198:	b960      	cbnz	r0, 4021b4 <nm_spi_init+0xb8>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  40219a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  40219e:	490f      	ldr	r1, [pc, #60]	; (4021dc <nm_spi_init+0xe0>)
  4021a0:	480f      	ldr	r0, [pc, #60]	; (4021e0 <nm_spi_init+0xe4>)
  4021a2:	4c10      	ldr	r4, [pc, #64]	; (4021e4 <nm_spi_init+0xe8>)
  4021a4:	47a0      	blx	r4
  4021a6:	4815      	ldr	r0, [pc, #84]	; (4021fc <nm_spi_init+0x100>)
  4021a8:	47a0      	blx	r4
  4021aa:	4810      	ldr	r0, [pc, #64]	; (4021ec <nm_spi_init+0xf0>)
  4021ac:	47a0      	blx	r4
		return M2M_ERR_BUS_FAIL;
  4021ae:	f06f 0405 	mvn.w	r4, #5
  4021b2:	e00c      	b.n	4021ce <nm_spi_init+0xd2>
static void spi_init_pkt_sz(void)
{
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  4021b4:	f64e 0024 	movw	r0, #59428	; 0xe824
  4021b8:	4b11      	ldr	r3, [pc, #68]	; (402200 <nm_spi_init+0x104>)
  4021ba:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  4021bc:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  4021c0:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  4021c4:	f64e 0024 	movw	r0, #59428	; 0xe824
  4021c8:	4b0e      	ldr	r3, [pc, #56]	; (402204 <nm_spi_init+0x108>)
  4021ca:	4798      	blx	r3

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();


	return M2M_SUCCESS;
  4021cc:	2400      	movs	r4, #0
}
  4021ce:	4620      	mov	r0, r4
  4021d0:	b003      	add	sp, #12
  4021d2:	bd30      	pop	{r4, r5, pc}
  4021d4:	204008d8 	.word	0x204008d8
  4021d8:	00401fa9 	.word	0x00401fa9
  4021dc:	0040781c 	.word	0x0040781c
  4021e0:	00406eec 	.word	0x00406eec
  4021e4:	00403ed1 	.word	0x00403ed1
  4021e8:	00407a58 	.word	0x00407a58
  4021ec:	00406f18 	.word	0x00406f18
  4021f0:	00407aa8 	.word	0x00407aa8
  4021f4:	00401f11 	.word	0x00401f11
  4021f8:	00407ad8 	.word	0x00407ad8
  4021fc:	00407b0c 	.word	0x00407b0c
  402200:	004020b5 	.word	0x004020b5
  402204:	004020e5 	.word	0x004020e5

00402208 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  402208:	b5f0      	push	{r4, r5, r6, r7, lr}
  40220a:	b083      	sub	sp, #12
  40220c:	4604      	mov	r4, r0
  40220e:	460f      	mov	r7, r1
  402210:	4615      	mov	r5, r2

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
  402212:	2200      	movs	r2, #0
  402214:	9200      	str	r2, [sp, #0]
  402216:	462b      	mov	r3, r5
  402218:	4601      	mov	r1, r0
  40221a:	20c8      	movs	r0, #200	; 0xc8
  40221c:	4e23      	ldr	r6, [pc, #140]	; (4022ac <nm_spi_read_block+0xa4>)
  40221e:	47b0      	blx	r6
	if (result != N_OK) {
  402220:	2801      	cmp	r0, #1
  402222:	d00b      	beq.n	40223c <nm_spi_read_block+0x34>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  402224:	f44f 721d 	mov.w	r2, #628	; 0x274
  402228:	4921      	ldr	r1, [pc, #132]	; (4022b0 <nm_spi_read_block+0xa8>)
  40222a:	4822      	ldr	r0, [pc, #136]	; (4022b4 <nm_spi_read_block+0xac>)
  40222c:	4d22      	ldr	r5, [pc, #136]	; (4022b8 <nm_spi_read_block+0xb0>)
  40222e:	47a8      	blx	r5
  402230:	4621      	mov	r1, r4
  402232:	4822      	ldr	r0, [pc, #136]	; (4022bc <nm_spi_read_block+0xb4>)
  402234:	47a8      	blx	r5
  402236:	4822      	ldr	r0, [pc, #136]	; (4022c0 <nm_spi_read_block+0xb8>)
  402238:	47a8      	blx	r5
  40223a:	e032      	b.n	4022a2 <nm_spi_read_block+0x9a>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
  40223c:	20c8      	movs	r0, #200	; 0xc8
  40223e:	4b21      	ldr	r3, [pc, #132]	; (4022c4 <nm_spi_read_block+0xbc>)
  402240:	4798      	blx	r3
	if (result != N_OK) {
  402242:	2801      	cmp	r0, #1
  402244:	d012      	beq.n	40226c <nm_spi_read_block+0x64>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  402246:	f240 227a 	movw	r2, #634	; 0x27a
  40224a:	4919      	ldr	r1, [pc, #100]	; (4022b0 <nm_spi_read_block+0xa8>)
  40224c:	4819      	ldr	r0, [pc, #100]	; (4022b4 <nm_spi_read_block+0xac>)
  40224e:	4d1a      	ldr	r5, [pc, #104]	; (4022b8 <nm_spi_read_block+0xb0>)
  402250:	47a8      	blx	r5
  402252:	4621      	mov	r1, r4
  402254:	481c      	ldr	r0, [pc, #112]	; (4022c8 <nm_spi_read_block+0xc0>)
  402256:	47a8      	blx	r5
  402258:	4819      	ldr	r0, [pc, #100]	; (4022c0 <nm_spi_read_block+0xb8>)
  40225a:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40225c:	2100      	movs	r1, #0
  40225e:	9100      	str	r1, [sp, #0]
  402260:	460b      	mov	r3, r1
  402262:	460a      	mov	r2, r1
  402264:	20cf      	movs	r0, #207	; 0xcf
  402266:	4c11      	ldr	r4, [pc, #68]	; (4022ac <nm_spi_read_block+0xa4>)
  402268:	47a0      	blx	r4
  40226a:	e01a      	b.n	4022a2 <nm_spi_read_block+0x9a>
	}

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
  40226c:	2200      	movs	r2, #0
  40226e:	4629      	mov	r1, r5
  402270:	4638      	mov	r0, r7
  402272:	4b16      	ldr	r3, [pc, #88]	; (4022cc <nm_spi_read_block+0xc4>)
  402274:	4798      	blx	r3
	if (result != N_OK) {
  402276:	2801      	cmp	r0, #1
  402278:	d011      	beq.n	40229e <nm_spi_read_block+0x96>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  40227a:	f44f 7221 	mov.w	r2, #644	; 0x284
  40227e:	490c      	ldr	r1, [pc, #48]	; (4022b0 <nm_spi_read_block+0xa8>)
  402280:	480c      	ldr	r0, [pc, #48]	; (4022b4 <nm_spi_read_block+0xac>)
  402282:	4c0d      	ldr	r4, [pc, #52]	; (4022b8 <nm_spi_read_block+0xb0>)
  402284:	47a0      	blx	r4
  402286:	4812      	ldr	r0, [pc, #72]	; (4022d0 <nm_spi_read_block+0xc8>)
  402288:	47a0      	blx	r4
  40228a:	480d      	ldr	r0, [pc, #52]	; (4022c0 <nm_spi_read_block+0xb8>)
  40228c:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40228e:	2100      	movs	r1, #0
  402290:	9100      	str	r1, [sp, #0]
  402292:	460b      	mov	r3, r1
  402294:	460a      	mov	r2, r1
  402296:	20cf      	movs	r0, #207	; 0xcf
  402298:	4c04      	ldr	r4, [pc, #16]	; (4022ac <nm_spi_read_block+0xa4>)
  40229a:	47a0      	blx	r4
  40229c:	e001      	b.n	4022a2 <nm_spi_read_block+0x9a>
{
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  40229e:	2000      	movs	r0, #0
  4022a0:	e001      	b.n	4022a6 <nm_spi_read_block+0x9e>
	else s8Ret = M2M_ERR_BUS_FAIL;
  4022a2:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  4022a6:	b003      	add	sp, #12
  4022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4022aa:	bf00      	nop
  4022ac:	00401d5d 	.word	0x00401d5d
  4022b0:	00407838 	.word	0x00407838
  4022b4:	00406eec 	.word	0x00406eec
  4022b8:	00403ed1 	.word	0x00403ed1
  4022bc:	00407b34 	.word	0x00407b34
  4022c0:	00406f18 	.word	0x00406f18
  4022c4:	00401b71 	.word	0x00401b71
  4022c8:	00407b64 	.word	0x00407b64
  4022cc:	00401c2d 	.word	0x00401c2d
  4022d0:	00407b9c 	.word	0x00407b9c

004022d4 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  4022d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4022d8:	b085      	sub	sp, #20
  4022da:	4604      	mov	r4, r0
  4022dc:	4688      	mov	r8, r1
  4022de:	4615      	mov	r5, r2

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
  4022e0:	2200      	movs	r2, #0
  4022e2:	9200      	str	r2, [sp, #0]
  4022e4:	462b      	mov	r3, r5
  4022e6:	4601      	mov	r1, r0
  4022e8:	20c7      	movs	r0, #199	; 0xc7
  4022ea:	4e4c      	ldr	r6, [pc, #304]	; (40241c <nm_spi_write_block+0x148>)
  4022ec:	47b0      	blx	r6
	if (result != N_OK) {
  4022ee:	2801      	cmp	r0, #1
  4022f0:	d00b      	beq.n	40230a <nm_spi_write_block+0x36>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  4022f2:	f240 220f 	movw	r2, #527	; 0x20f
  4022f6:	494a      	ldr	r1, [pc, #296]	; (402420 <nm_spi_write_block+0x14c>)
  4022f8:	484a      	ldr	r0, [pc, #296]	; (402424 <nm_spi_write_block+0x150>)
  4022fa:	4d4b      	ldr	r5, [pc, #300]	; (402428 <nm_spi_write_block+0x154>)
  4022fc:	47a8      	blx	r5
  4022fe:	4621      	mov	r1, r4
  402300:	484a      	ldr	r0, [pc, #296]	; (40242c <nm_spi_write_block+0x158>)
  402302:	47a8      	blx	r5
  402304:	484a      	ldr	r0, [pc, #296]	; (402430 <nm_spi_write_block+0x15c>)
  402306:	47a8      	blx	r5
  402308:	e082      	b.n	402410 <nm_spi_write_block+0x13c>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
  40230a:	20c7      	movs	r0, #199	; 0xc7
  40230c:	4b49      	ldr	r3, [pc, #292]	; (402434 <nm_spi_write_block+0x160>)
  40230e:	4798      	blx	r3
	if (result != N_OK) {
  402310:	2801      	cmp	r0, #1
  402312:	d012      	beq.n	40233a <nm_spi_write_block+0x66>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  402314:	f240 2215 	movw	r2, #533	; 0x215
  402318:	4941      	ldr	r1, [pc, #260]	; (402420 <nm_spi_write_block+0x14c>)
  40231a:	4842      	ldr	r0, [pc, #264]	; (402424 <nm_spi_write_block+0x150>)
  40231c:	4d42      	ldr	r5, [pc, #264]	; (402428 <nm_spi_write_block+0x154>)
  40231e:	47a8      	blx	r5
  402320:	4621      	mov	r1, r4
  402322:	4845      	ldr	r0, [pc, #276]	; (402438 <nm_spi_write_block+0x164>)
  402324:	47a8      	blx	r5
  402326:	4842      	ldr	r0, [pc, #264]	; (402430 <nm_spi_write_block+0x15c>)
  402328:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40232a:	2100      	movs	r1, #0
  40232c:	9100      	str	r1, [sp, #0]
  40232e:	460b      	mov	r3, r1
  402330:	460a      	mov	r2, r1
  402332:	20cf      	movs	r0, #207	; 0xcf
  402334:	4c39      	ldr	r4, [pc, #228]	; (40241c <nm_spi_write_block+0x148>)
  402336:	47a0      	blx	r4
  402338:	e06a      	b.n	402410 <nm_spi_write_block+0x13c>
static sint8 spi_data_write(uint8 *b, uint16 sz)
{
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
	uint8 cmd, order, crc[2] = {0};
  40233a:	2400      	movs	r4, #0
  40233c:	f8ad 400c 	strh.w	r4, [sp, #12]
				order = 0x3;
			else
				order = 0x2;
		}
		cmd |= order;
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  402340:	4f3e      	ldr	r7, [pc, #248]	; (40243c <nm_spi_write_block+0x168>)
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
  402342:	f8df 9110 	ldr.w	r9, [pc, #272]	; 402454 <nm_spi_write_block+0x180>
  402346:	462e      	mov	r6, r5
  402348:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  40234c:	bf28      	it	cs
  40234e:	f44f 5600 	movcs.w	r6, #8192	; 0x2000

		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
  402352:	b92c      	cbnz	r4, 402360 <nm_spi_write_block+0x8c>
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x1;
  402354:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  402358:	bf94      	ite	ls
  40235a:	2303      	movls	r3, #3
  40235c:	2301      	movhi	r3, #1
  40235e:	e004      	b.n	40236a <nm_spi_write_block+0x96>
		} else {
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x2;
  402360:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  402364:	bf94      	ite	ls
  402366:	2303      	movls	r3, #3
  402368:	2302      	movhi	r3, #2
		}
		cmd |= order;
  40236a:	f063 030f 	orn	r3, r3, #15
  40236e:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  402372:	2101      	movs	r1, #1
  402374:	f10d 000b 	add.w	r0, sp, #11
  402378:	47b8      	blx	r7
  40237a:	b150      	cbz	r0, 402392 <nm_spi_write_block+0xbe>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  40237c:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402380:	492f      	ldr	r1, [pc, #188]	; (402440 <nm_spi_write_block+0x16c>)
  402382:	4828      	ldr	r0, [pc, #160]	; (402424 <nm_spi_write_block+0x150>)
  402384:	4c28      	ldr	r4, [pc, #160]	; (402428 <nm_spi_write_block+0x154>)
  402386:	47a0      	blx	r4
  402388:	482e      	ldr	r0, [pc, #184]	; (402444 <nm_spi_write_block+0x170>)
  40238a:	47a0      	blx	r4
  40238c:	4828      	ldr	r0, [pc, #160]	; (402430 <nm_spi_write_block+0x15c>)
  40238e:	47a0      	blx	r4
  402390:	e028      	b.n	4023e4 <nm_spi_write_block+0x110>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  402392:	4631      	mov	r1, r6
  402394:	eb08 0004 	add.w	r0, r8, r4
  402398:	47b8      	blx	r7
  40239a:	b150      	cbz	r0, 4023b2 <nm_spi_write_block+0xde>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  40239c:	f240 12b1 	movw	r2, #433	; 0x1b1
  4023a0:	4927      	ldr	r1, [pc, #156]	; (402440 <nm_spi_write_block+0x16c>)
  4023a2:	4820      	ldr	r0, [pc, #128]	; (402424 <nm_spi_write_block+0x150>)
  4023a4:	4c20      	ldr	r4, [pc, #128]	; (402428 <nm_spi_write_block+0x154>)
  4023a6:	47a0      	blx	r4
  4023a8:	4827      	ldr	r0, [pc, #156]	; (402448 <nm_spi_write_block+0x174>)
  4023aa:	47a0      	blx	r4
  4023ac:	4820      	ldr	r0, [pc, #128]	; (402430 <nm_spi_write_block+0x15c>)
  4023ae:	47a0      	blx	r4
  4023b0:	e018      	b.n	4023e4 <nm_spi_write_block+0x110>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
  4023b2:	f899 3000 	ldrb.w	r3, [r9]
  4023b6:	b973      	cbnz	r3, 4023d6 <nm_spi_write_block+0x102>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  4023b8:	2102      	movs	r1, #2
  4023ba:	a803      	add	r0, sp, #12
  4023bc:	47b8      	blx	r7
  4023be:	b150      	cbz	r0, 4023d6 <nm_spi_write_block+0x102>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  4023c0:	f240 12bb 	movw	r2, #443	; 0x1bb
  4023c4:	491e      	ldr	r1, [pc, #120]	; (402440 <nm_spi_write_block+0x16c>)
  4023c6:	4817      	ldr	r0, [pc, #92]	; (402424 <nm_spi_write_block+0x150>)
  4023c8:	4c17      	ldr	r4, [pc, #92]	; (402428 <nm_spi_write_block+0x154>)
  4023ca:	47a0      	blx	r4
  4023cc:	481f      	ldr	r0, [pc, #124]	; (40244c <nm_spi_write_block+0x178>)
  4023ce:	47a0      	blx	r4
  4023d0:	4817      	ldr	r0, [pc, #92]	; (402430 <nm_spi_write_block+0x15c>)
  4023d2:	47a0      	blx	r4
  4023d4:	e006      	b.n	4023e4 <nm_spi_write_block+0x110>
				result = N_FAIL;
				break;
			}
		}

		ix += nbytes;
  4023d6:	4434      	add	r4, r6
  4023d8:	b224      	sxth	r4, r4
		sz -= nbytes;
  4023da:	1bad      	subs	r5, r5, r6
  4023dc:	b2ad      	uxth	r5, r5
	} while (sz);
  4023de:	2d00      	cmp	r5, #0
  4023e0:	d1b1      	bne.n	402346 <nm_spi_write_block+0x72>
  4023e2:	e013      	b.n	40240c <nm_spi_write_block+0x138>
	/**
		Data
	**/
	result = spi_data_write(buf, size);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  4023e4:	f240 2226 	movw	r2, #550	; 0x226
  4023e8:	490d      	ldr	r1, [pc, #52]	; (402420 <nm_spi_write_block+0x14c>)
  4023ea:	480e      	ldr	r0, [pc, #56]	; (402424 <nm_spi_write_block+0x150>)
  4023ec:	4c0e      	ldr	r4, [pc, #56]	; (402428 <nm_spi_write_block+0x154>)
  4023ee:	47a0      	blx	r4
  4023f0:	4817      	ldr	r0, [pc, #92]	; (402450 <nm_spi_write_block+0x17c>)
  4023f2:	47a0      	blx	r4
  4023f4:	480e      	ldr	r0, [pc, #56]	; (402430 <nm_spi_write_block+0x15c>)
  4023f6:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4023f8:	2400      	movs	r4, #0
  4023fa:	9400      	str	r4, [sp, #0]
  4023fc:	4623      	mov	r3, r4
  4023fe:	4622      	mov	r2, r4
  402400:	4621      	mov	r1, r4
  402402:	20cf      	movs	r0, #207	; 0xcf
  402404:	4d05      	ldr	r5, [pc, #20]	; (40241c <nm_spi_write_block+0x148>)
  402406:	47a8      	blx	r5
{
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  402408:	4620      	mov	r0, r4
  40240a:	e003      	b.n	402414 <nm_spi_write_block+0x140>
  40240c:	2000      	movs	r0, #0
  40240e:	e001      	b.n	402414 <nm_spi_write_block+0x140>
	else s8Ret = M2M_ERR_BUS_FAIL;
  402410:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  402414:	b005      	add	sp, #20
  402416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40241a:	bf00      	nop
  40241c:	00401d5d 	.word	0x00401d5d
  402420:	00407d10 	.word	0x00407d10
  402424:	00406eec 	.word	0x00406eec
  402428:	00403ed1 	.word	0x00403ed1
  40242c:	00407bc4 	.word	0x00407bc4
  402430:	00406f18 	.word	0x00406f18
  402434:	00401b71 	.word	0x00401b71
  402438:	00407bf4 	.word	0x00407bf4
  40243c:	00401d3d 	.word	0x00401d3d
  402440:	00407828 	.word	0x00407828
  402444:	00407c2c 	.word	0x00407c2c
  402448:	00407c64 	.word	0x00407c64
  40244c:	00407c98 	.word	0x00407c98
  402450:	00407cd0 	.word	0x00407cd0
  402454:	204008d8 	.word	0x204008d8

00402458 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  402458:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40245c:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  402460:	2c00      	cmp	r4, #0
  402462:	d047      	beq.n	4024f4 <Socket_ReadSocketData+0x9c>
  402464:	4681      	mov	r9, r0
  402466:	460e      	mov	r6, r1
  402468:	4692      	mov	sl, r2
  40246a:	4698      	mov	r8, r3
  40246c:	0103      	lsls	r3, r0, #4
  40246e:	4922      	ldr	r1, [pc, #136]	; (4024f8 <Socket_ReadSocketData+0xa0>)
  402470:	58cb      	ldr	r3, [r1, r3]
  402472:	2b00      	cmp	r3, #0
  402474:	d03e      	beq.n	4024f4 <Socket_ReadSocketData+0x9c>
  402476:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  40247a:	889b      	ldrh	r3, [r3, #4]
  40247c:	b29b      	uxth	r3, r3
  40247e:	2b00      	cmp	r3, #0
  402480:	d038      	beq.n	4024f4 <Socket_ReadSocketData+0x9c>
  402482:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  402486:	7a9b      	ldrb	r3, [r3, #10]
  402488:	b2db      	uxtb	r3, r3
  40248a:	2b01      	cmp	r3, #1
  40248c:	d132      	bne.n	4024f4 <Socket_ReadSocketData+0x9c>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  40248e:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  402490:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  402494:	f8df b078 	ldr.w	fp, [pc, #120]	; 402510 <Socket_ReadSocketData+0xb8>
		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  402498:	88bb      	ldrh	r3, [r7, #4]
			if(s16Diff > 0)
  40249a:	1ae3      	subs	r3, r4, r3
  40249c:	b21b      	sxth	r3, r3
  40249e:	2b00      	cmp	r3, #0
  4024a0:	dd03      	ble.n	4024aa <Socket_ReadSocketData+0x52>
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  4024a2:	88bd      	ldrh	r5, [r7, #4]
  4024a4:	b2ad      	uxth	r5, r5
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
  4024a6:	2300      	movs	r3, #0
  4024a8:	e001      	b.n	4024ae <Socket_ReadSocketData+0x56>
  4024aa:	4625      	mov	r5, r4
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
  4024ac:	2301      	movs	r3, #1
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  4024ae:	6839      	ldr	r1, [r7, #0]
  4024b0:	462a      	mov	r2, r5
  4024b2:	4640      	mov	r0, r8
  4024b4:	47d8      	blx	fp
  4024b6:	b9a8      	cbnz	r0, 4024e4 <Socket_ReadSocketData+0x8c>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  4024b8:	683b      	ldr	r3, [r7, #0]
  4024ba:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  4024bc:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  4024be:	88f3      	ldrh	r3, [r6, #6]
  4024c0:	1b5b      	subs	r3, r3, r5
  4024c2:	80f3      	strh	r3, [r6, #6]

				if (gpfAppSocketCb)
  4024c4:	4b0d      	ldr	r3, [pc, #52]	; (4024fc <Socket_ReadSocketData+0xa4>)
  4024c6:	681b      	ldr	r3, [r3, #0]
  4024c8:	b12b      	cbz	r3, 4024d6 <Socket_ReadSocketData+0x7e>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  4024ca:	4b0c      	ldr	r3, [pc, #48]	; (4024fc <Socket_ReadSocketData+0xa4>)
  4024cc:	681b      	ldr	r3, [r3, #0]
  4024ce:	4632      	mov	r2, r6
  4024d0:	4651      	mov	r1, sl
  4024d2:	4648      	mov	r0, r9
  4024d4:	4798      	blx	r3

				u16ReadCount -= u16Read;
  4024d6:	1b64      	subs	r4, r4, r5
  4024d8:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  4024da:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  4024dc:	2c00      	cmp	r4, #0
  4024de:	d1db      	bne.n	402498 <Socket_ReadSocketData+0x40>
  4024e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				u16ReadCount -= u16Read;
				u32Address += u16Read;
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  4024e4:	4806      	ldr	r0, [pc, #24]	; (402500 <Socket_ReadSocketData+0xa8>)
  4024e6:	4d07      	ldr	r5, [pc, #28]	; (402504 <Socket_ReadSocketData+0xac>)
  4024e8:	47a8      	blx	r5
  4024ea:	4621      	mov	r1, r4
  4024ec:	4806      	ldr	r0, [pc, #24]	; (402508 <Socket_ReadSocketData+0xb0>)
  4024ee:	47a8      	blx	r5
  4024f0:	4806      	ldr	r0, [pc, #24]	; (40250c <Socket_ReadSocketData+0xb4>)
  4024f2:	47a8      	blx	r5
  4024f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024f8:	20400f48 	.word	0x20400f48
  4024fc:	20400ff8 	.word	0x20400ff8
  402500:	004071c0 	.word	0x004071c0
  402504:	00403ed1 	.word	0x00403ed1
  402508:	00407d3c 	.word	0x00407d3c
  40250c:	00406f18 	.word	0x00406f18
  402510:	00400bc5 	.word	0x00400bc5

00402514 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  402514:	b5f0      	push	{r4, r5, r6, r7, lr}
  402516:	b099      	sub	sp, #100	; 0x64
  402518:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  40251a:	2841      	cmp	r0, #65	; 0x41
  40251c:	d119      	bne.n	402552 <m2m_ip_cb+0x3e>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  40251e:	2300      	movs	r3, #0
  402520:	2204      	movs	r2, #4
  402522:	a907      	add	r1, sp, #28
  402524:	4620      	mov	r0, r4
  402526:	4ca4      	ldr	r4, [pc, #656]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402528:	47a0      	blx	r4
  40252a:	2800      	cmp	r0, #0
  40252c:	f040 8141 	bne.w	4027b2 <m2m_ip_cb+0x29e>
		{
			strBind.status = strBindReply.s8Status;
  402530:	f89d 301d 	ldrb.w	r3, [sp, #29]
  402534:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  402538:	4ba0      	ldr	r3, [pc, #640]	; (4027bc <m2m_ip_cb+0x2a8>)
  40253a:	681b      	ldr	r3, [r3, #0]
  40253c:	2b00      	cmp	r3, #0
  40253e:	f000 8138 	beq.w	4027b2 <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  402542:	4b9e      	ldr	r3, [pc, #632]	; (4027bc <m2m_ip_cb+0x2a8>)
  402544:	681b      	ldr	r3, [r3, #0]
  402546:	aa03      	add	r2, sp, #12
  402548:	2101      	movs	r1, #1
  40254a:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  40254e:	4798      	blx	r3
  402550:	e12f      	b.n	4027b2 <m2m_ip_cb+0x29e>
  402552:	460d      	mov	r5, r1
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  402554:	2842      	cmp	r0, #66	; 0x42
  402556:	d119      	bne.n	40258c <m2m_ip_cb+0x78>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  402558:	2300      	movs	r3, #0
  40255a:	2204      	movs	r2, #4
  40255c:	a907      	add	r1, sp, #28
  40255e:	4620      	mov	r0, r4
  402560:	4c95      	ldr	r4, [pc, #596]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402562:	47a0      	blx	r4
  402564:	2800      	cmp	r0, #0
  402566:	f040 8124 	bne.w	4027b2 <m2m_ip_cb+0x29e>
		{
			strListen.status = strListenReply.s8Status;
  40256a:	f89d 301d 	ldrb.w	r3, [sp, #29]
  40256e:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  402572:	4b92      	ldr	r3, [pc, #584]	; (4027bc <m2m_ip_cb+0x2a8>)
  402574:	681b      	ldr	r3, [r3, #0]
  402576:	2b00      	cmp	r3, #0
  402578:	f000 811b 	beq.w	4027b2 <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  40257c:	4b8f      	ldr	r3, [pc, #572]	; (4027bc <m2m_ip_cb+0x2a8>)
  40257e:	681b      	ldr	r3, [r3, #0]
  402580:	aa03      	add	r2, sp, #12
  402582:	2102      	movs	r1, #2
  402584:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  402588:	4798      	blx	r3
  40258a:	e112      	b.n	4027b2 <m2m_ip_cb+0x29e>
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  40258c:	2843      	cmp	r0, #67	; 0x43
  40258e:	d13f      	bne.n	402610 <m2m_ip_cb+0xfc>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  402590:	2300      	movs	r3, #0
  402592:	220c      	movs	r2, #12
  402594:	eb0d 0102 	add.w	r1, sp, r2
  402598:	4620      	mov	r0, r4
  40259a:	4c87      	ldr	r4, [pc, #540]	; (4027b8 <m2m_ip_cb+0x2a4>)
  40259c:	47a0      	blx	r4
  40259e:	2800      	cmp	r0, #0
  4025a0:	f040 8107 	bne.w	4027b2 <m2m_ip_cb+0x29e>
		{
			if(strAcceptReply.sConnectedSock >= 0)
  4025a4:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  4025a8:	2b00      	cmp	r3, #0
  4025aa:	db19      	blt.n	4025e0 <m2m_ip_cb+0xcc>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  4025ac:	4a84      	ldr	r2, [pc, #528]	; (4027c0 <m2m_ip_cb+0x2ac>)
  4025ae:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4025b2:	2100      	movs	r1, #0
  4025b4:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  4025b6:	2101      	movs	r1, #1
  4025b8:	7291      	strb	r1, [r2, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  4025ba:	4982      	ldr	r1, [pc, #520]	; (4027c4 <m2m_ip_cb+0x2b0>)
  4025bc:	880a      	ldrh	r2, [r1, #0]
  4025be:	3201      	adds	r2, #1
  4025c0:	b292      	uxth	r2, r2
  4025c2:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  4025c4:	880a      	ldrh	r2, [r1, #0]
  4025c6:	b292      	uxth	r2, r2
  4025c8:	b91a      	cbnz	r2, 4025d2 <m2m_ip_cb+0xbe>
					++gu16SessionID;
  4025ca:	880a      	ldrh	r2, [r1, #0]
  4025cc:	3201      	adds	r2, #1
  4025ce:	b292      	uxth	r2, r2
  4025d0:	800a      	strh	r2, [r1, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  4025d2:	4a7c      	ldr	r2, [pc, #496]	; (4027c4 <m2m_ip_cb+0x2b0>)
  4025d4:	8811      	ldrh	r1, [r2, #0]
  4025d6:	b289      	uxth	r1, r1
  4025d8:	4a79      	ldr	r2, [pc, #484]	; (4027c0 <m2m_ip_cb+0x2ac>)
  4025da:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4025de:	80d1      	strh	r1, [r2, #6]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
  4025e0:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  4025e4:	2302      	movs	r3, #2
  4025e6:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  4025ea:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  4025ee:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  4025f2:	9b04      	ldr	r3, [sp, #16]
  4025f4:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  4025f6:	4b71      	ldr	r3, [pc, #452]	; (4027bc <m2m_ip_cb+0x2a8>)
  4025f8:	681b      	ldr	r3, [r3, #0]
  4025fa:	2b00      	cmp	r3, #0
  4025fc:	f000 80d9 	beq.w	4027b2 <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  402600:	4b6e      	ldr	r3, [pc, #440]	; (4027bc <m2m_ip_cb+0x2a8>)
  402602:	681b      	ldr	r3, [r3, #0]
  402604:	aa07      	add	r2, sp, #28
  402606:	2104      	movs	r1, #4
  402608:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  40260c:	4798      	blx	r3
  40260e:	e0d0      	b.n	4027b2 <m2m_ip_cb+0x29e>
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  402610:	2844      	cmp	r0, #68	; 0x44
  402612:	d001      	beq.n	402618 <m2m_ip_cb+0x104>
  402614:	284b      	cmp	r0, #75	; 0x4b
  402616:	d124      	bne.n	402662 <m2m_ip_cb+0x14e>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  402618:	2300      	movs	r3, #0
  40261a:	2204      	movs	r2, #4
  40261c:	a907      	add	r1, sp, #28
  40261e:	4620      	mov	r0, r4
  402620:	4c65      	ldr	r4, [pc, #404]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402622:	47a0      	blx	r4
  402624:	2800      	cmp	r0, #0
  402626:	f040 80c4 	bne.w	4027b2 <m2m_ip_cb+0x29e>
		{
			strConnMsg.sock		= strConnectReply.sock;
  40262a:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  40262e:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  402632:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  402636:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  40263a:	b93b      	cbnz	r3, 40264c <m2m_ip_cb+0x138>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  40263c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  402640:	3b08      	subs	r3, #8
  402642:	b29b      	uxth	r3, r3
  402644:	4a5e      	ldr	r2, [pc, #376]	; (4027c0 <m2m_ip_cb+0x2ac>)
  402646:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  40264a:	8113      	strh	r3, [r2, #8]
			}
			if(gpfAppSocketCb)
  40264c:	4b5b      	ldr	r3, [pc, #364]	; (4027bc <m2m_ip_cb+0x2a8>)
  40264e:	681b      	ldr	r3, [r3, #0]
  402650:	2b00      	cmp	r3, #0
  402652:	f000 80ae 	beq.w	4027b2 <m2m_ip_cb+0x29e>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  402656:	4b59      	ldr	r3, [pc, #356]	; (4027bc <m2m_ip_cb+0x2a8>)
  402658:	681b      	ldr	r3, [r3, #0]
  40265a:	aa03      	add	r2, sp, #12
  40265c:	2105      	movs	r1, #5
  40265e:	4798      	blx	r3
  402660:	e0a7      	b.n	4027b2 <m2m_ip_cb+0x29e>
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  402662:	284a      	cmp	r0, #74	; 0x4a
  402664:	d113      	bne.n	40268e <m2m_ip_cb+0x17a>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  402666:	2300      	movs	r3, #0
  402668:	2244      	movs	r2, #68	; 0x44
  40266a:	a907      	add	r1, sp, #28
  40266c:	4620      	mov	r0, r4
  40266e:	4c52      	ldr	r4, [pc, #328]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402670:	47a0      	blx	r4
  402672:	2800      	cmp	r0, #0
  402674:	f040 809d 	bne.w	4027b2 <m2m_ip_cb+0x29e>
		{
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
  402678:	4b53      	ldr	r3, [pc, #332]	; (4027c8 <m2m_ip_cb+0x2b4>)
  40267a:	681b      	ldr	r3, [r3, #0]
  40267c:	2b00      	cmp	r3, #0
  40267e:	f000 8098 	beq.w	4027b2 <m2m_ip_cb+0x29e>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  402682:	4b51      	ldr	r3, [pc, #324]	; (4027c8 <m2m_ip_cb+0x2b4>)
  402684:	681b      	ldr	r3, [r3, #0]
  402686:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402688:	a807      	add	r0, sp, #28
  40268a:	4798      	blx	r3
  40268c:	e091      	b.n	4027b2 <m2m_ip_cb+0x29e>
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  40268e:	f1a0 0346 	sub.w	r3, r0, #70	; 0x46
  402692:	b2db      	uxtb	r3, r3
  402694:	2b07      	cmp	r3, #7
  402696:	d84d      	bhi.n	402734 <m2m_ip_cb+0x220>
  402698:	2285      	movs	r2, #133	; 0x85
  40269a:	fa22 f303 	lsr.w	r3, r2, r3
  40269e:	f013 0f01 	tst.w	r3, #1
  4026a2:	d047      	beq.n	402734 <m2m_ip_cb+0x220>
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  4026a4:	2848      	cmp	r0, #72	; 0x48
  4026a6:	bf14      	ite	ne
  4026a8:	2706      	movne	r7, #6
  4026aa:	2709      	moveq	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  4026ac:	2300      	movs	r3, #0
  4026ae:	2210      	movs	r2, #16
  4026b0:	a903      	add	r1, sp, #12
  4026b2:	4620      	mov	r0, r4
  4026b4:	4e40      	ldr	r6, [pc, #256]	; (4027b8 <m2m_ip_cb+0x2a4>)
  4026b6:	47b0      	blx	r6
  4026b8:	2800      	cmp	r0, #0
  4026ba:	d17a      	bne.n	4027b2 <m2m_ip_cb+0x29e>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  4026bc:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  4026c0:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  4026c4:	4a3e      	ldr	r2, [pc, #248]	; (4027c0 <m2m_ip_cb+0x2ac>)
  4026c6:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  4026ca:	2300      	movs	r3, #0
  4026cc:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  4026ce:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  4026d2:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  4026d6:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  4026da:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  4026de:	9e04      	ldr	r6, [sp, #16]
  4026e0:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  4026e2:	88d2      	ldrh	r2, [r2, #6]
  4026e4:	b292      	uxth	r2, r2
  4026e6:	4291      	cmp	r1, r2
  4026e8:	d11b      	bne.n	402722 <m2m_ip_cb+0x20e>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  4026ea:	f1be 0f00 	cmp.w	lr, #0
  4026ee:	dd0a      	ble.n	402706 <m2m_ip_cb+0x1f2>
  4026f0:	45ae      	cmp	lr, r5
  4026f2:	da08      	bge.n	402706 <m2m_ip_cb+0x1f2>
					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  4026f4:	fa1f f28e 	uxth.w	r2, lr
  4026f8:	9200      	str	r2, [sp, #0]
  4026fa:	4423      	add	r3, r4
  4026fc:	463a      	mov	r2, r7
  4026fe:	a907      	add	r1, sp, #28
  402700:	4c32      	ldr	r4, [pc, #200]	; (4027cc <m2m_ip_cb+0x2b8>)
  402702:	47a0      	blx	r4
  402704:	e055      	b.n	4027b2 <m2m_ip_cb+0x29e>
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  402706:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  40270a:	2300      	movs	r3, #0
  40270c:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  40270e:	4b2b      	ldr	r3, [pc, #172]	; (4027bc <m2m_ip_cb+0x2a8>)
  402710:	681b      	ldr	r3, [r3, #0]
  402712:	2b00      	cmp	r3, #0
  402714:	d04d      	beq.n	4027b2 <m2m_ip_cb+0x29e>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  402716:	4b29      	ldr	r3, [pc, #164]	; (4027bc <m2m_ip_cb+0x2a8>)
  402718:	681b      	ldr	r3, [r3, #0]
  40271a:	aa07      	add	r2, sp, #28
  40271c:	4639      	mov	r1, r7
  40271e:	4798      	blx	r3
  402720:	e047      	b.n	4027b2 <m2m_ip_cb+0x29e>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  402722:	2d10      	cmp	r5, #16
  402724:	d945      	bls.n	4027b2 <m2m_ip_cb+0x29e>
					hif_receive(0, NULL, 0, 1);
  402726:	2301      	movs	r3, #1
  402728:	2200      	movs	r2, #0
  40272a:	4611      	mov	r1, r2
  40272c:	4610      	mov	r0, r2
  40272e:	4c22      	ldr	r4, [pc, #136]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402730:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
  402732:	e03e      	b.n	4027b2 <m2m_ip_cb+0x29e>
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  402734:	f000 03fd 	and.w	r3, r0, #253	; 0xfd
  402738:	2b45      	cmp	r3, #69	; 0x45
  40273a:	d001      	beq.n	402740 <m2m_ip_cb+0x22c>
  40273c:	284c      	cmp	r0, #76	; 0x4c
  40273e:	d123      	bne.n	402788 <m2m_ip_cb+0x274>
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;

		if(u8OpCode == SOCKET_CMD_SENDTO)
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  402740:	2847      	cmp	r0, #71	; 0x47
  402742:	bf14      	ite	ne
  402744:	2507      	movne	r5, #7
  402746:	2508      	moveq	r5, #8

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  402748:	2300      	movs	r3, #0
  40274a:	2208      	movs	r2, #8
  40274c:	a907      	add	r1, sp, #28
  40274e:	4620      	mov	r0, r4
  402750:	4c19      	ldr	r4, [pc, #100]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402752:	47a0      	blx	r4
  402754:	2800      	cmp	r0, #0
  402756:	d12c      	bne.n	4027b2 <m2m_ip_cb+0x29e>
		{
			uint16 u16SessionID = 0;
			
			sock = strReply.sock;
  402758:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  40275c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  402760:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  402764:	f8ad 300c 	strh.w	r3, [sp, #12]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  402768:	4b15      	ldr	r3, [pc, #84]	; (4027c0 <m2m_ip_cb+0x2ac>)
  40276a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40276e:	88db      	ldrh	r3, [r3, #6]
  402770:	b29b      	uxth	r3, r3
  402772:	429a      	cmp	r2, r3
  402774:	d11d      	bne.n	4027b2 <m2m_ip_cb+0x29e>
			{
				if(gpfAppSocketCb)
  402776:	4b11      	ldr	r3, [pc, #68]	; (4027bc <m2m_ip_cb+0x2a8>)
  402778:	681b      	ldr	r3, [r3, #0]
  40277a:	b1d3      	cbz	r3, 4027b2 <m2m_ip_cb+0x29e>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  40277c:	4b0f      	ldr	r3, [pc, #60]	; (4027bc <m2m_ip_cb+0x2a8>)
  40277e:	681b      	ldr	r3, [r3, #0]
  402780:	aa03      	add	r2, sp, #12
  402782:	4629      	mov	r1, r5
  402784:	4798      	blx	r3
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
  402786:	e014      	b.n	4027b2 <m2m_ip_cb+0x29e>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
  402788:	2852      	cmp	r0, #82	; 0x52
  40278a:	d112      	bne.n	4027b2 <m2m_ip_cb+0x29e>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  40278c:	2301      	movs	r3, #1
  40278e:	2214      	movs	r2, #20
  402790:	a907      	add	r1, sp, #28
  402792:	4620      	mov	r0, r4
  402794:	4c08      	ldr	r4, [pc, #32]	; (4027b8 <m2m_ip_cb+0x2a4>)
  402796:	47a0      	blx	r4
  402798:	b958      	cbnz	r0, 4027b2 <m2m_ip_cb+0x29e>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  40279a:	4b0d      	ldr	r3, [pc, #52]	; (4027d0 <m2m_ip_cb+0x2bc>)
  40279c:	9a08      	ldr	r2, [sp, #32]
  40279e:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  4027a0:	681b      	ldr	r3, [r3, #0]
  4027a2:	b133      	cbz	r3, 4027b2 <m2m_ip_cb+0x29e>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  4027a4:	4b0a      	ldr	r3, [pc, #40]	; (4027d0 <m2m_ip_cb+0x2bc>)
  4027a6:	681b      	ldr	r3, [r3, #0]
  4027a8:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  4027ac:	9909      	ldr	r1, [sp, #36]	; 0x24
  4027ae:	9807      	ldr	r0, [sp, #28]
  4027b0:	4798      	blx	r3
			}
		}
	}
}
  4027b2:	b019      	add	sp, #100	; 0x64
  4027b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4027b6:	bf00      	nop
  4027b8:	00400bc5 	.word	0x00400bc5
  4027bc:	20400ff8 	.word	0x20400ff8
  4027c0:	20400f48 	.word	0x20400f48
  4027c4:	204008da 	.word	0x204008da
  4027c8:	20401000 	.word	0x20401000
  4027cc:	00402459 	.word	0x00402459
  4027d0:	20400ffc 	.word	0x20400ffc

004027d4 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  4027d4:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  4027d6:	4b0a      	ldr	r3, [pc, #40]	; (402800 <socketInit+0x2c>)
  4027d8:	781b      	ldrb	r3, [r3, #0]
  4027da:	f013 0fff 	tst.w	r3, #255	; 0xff
  4027de:	d10e      	bne.n	4027fe <socketInit+0x2a>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  4027e0:	22b0      	movs	r2, #176	; 0xb0
  4027e2:	2100      	movs	r1, #0
  4027e4:	4807      	ldr	r0, [pc, #28]	; (402804 <socketInit+0x30>)
  4027e6:	4b08      	ldr	r3, [pc, #32]	; (402808 <socketInit+0x34>)
  4027e8:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  4027ea:	4908      	ldr	r1, [pc, #32]	; (40280c <socketInit+0x38>)
  4027ec:	2002      	movs	r0, #2
  4027ee:	4b08      	ldr	r3, [pc, #32]	; (402810 <socketInit+0x3c>)
  4027f0:	4798      	blx	r3
		gbSocketInit=1;
  4027f2:	2201      	movs	r2, #1
  4027f4:	4b02      	ldr	r3, [pc, #8]	; (402800 <socketInit+0x2c>)
  4027f6:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  4027f8:	2200      	movs	r2, #0
  4027fa:	4b06      	ldr	r3, [pc, #24]	; (402814 <socketInit+0x40>)
  4027fc:	801a      	strh	r2, [r3, #0]
  4027fe:	bd08      	pop	{r3, pc}
  402800:	204008d9 	.word	0x204008d9
  402804:	20400f48 	.word	0x20400f48
  402808:	00400569 	.word	0x00400569
  40280c:	00402515 	.word	0x00402515
  402810:	00400cd5 	.word	0x00400cd5
  402814:	204008da 	.word	0x204008da

00402818 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  402818:	4b02      	ldr	r3, [pc, #8]	; (402824 <registerSocketCallback+0xc>)
  40281a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  40281c:	4b02      	ldr	r3, [pc, #8]	; (402828 <registerSocketCallback+0x10>)
  40281e:	6019      	str	r1, [r3, #0]
  402820:	4770      	bx	lr
  402822:	bf00      	nop
  402824:	20400ff8 	.word	0x20400ff8
  402828:	20401000 	.word	0x20401000

0040282c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  40282c:	b570      	push	{r4, r5, r6, lr}
  40282e:	b086      	sub	sp, #24
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  402830:	2802      	cmp	r0, #2
  402832:	d14b      	bne.n	4028cc <socket+0xa0>
	{
		if(u8Type == SOCK_STREAM)
  402834:	2901      	cmp	r1, #1
  402836:	d04c      	beq.n	4028d2 <socket+0xa6>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  402838:	2902      	cmp	r1, #2
  40283a:	d04d      	beq.n	4028d8 <socket+0xac>
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;
  40283c:	f04f 34ff 	mov.w	r4, #4294967295
  402840:	e058      	b.n	4028f4 <socket+0xc8>

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402842:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  402844:	eb00 1304 	add.w	r3, r0, r4, lsl #4
  402848:	7a9b      	ldrb	r3, [r3, #10]
  40284a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40284e:	d136      	bne.n	4028be <socket+0x92>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  402850:	482a      	ldr	r0, [pc, #168]	; (4028fc <socket+0xd0>)
  402852:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402856:	4616      	mov	r6, r2
			if(pstrSock->bIsUsed == 0)
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  402858:	2210      	movs	r2, #16
  40285a:	2100      	movs	r1, #0
  40285c:	4b28      	ldr	r3, [pc, #160]	; (402900 <socket+0xd4>)
  40285e:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  402860:	4b26      	ldr	r3, [pc, #152]	; (4028fc <socket+0xd0>)
  402862:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  402866:	2201      	movs	r2, #1
  402868:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  40286a:	4a26      	ldr	r2, [pc, #152]	; (402904 <socket+0xd8>)
  40286c:	8813      	ldrh	r3, [r2, #0]
  40286e:	3301      	adds	r3, #1
  402870:	b29b      	uxth	r3, r3
  402872:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  402874:	8813      	ldrh	r3, [r2, #0]
  402876:	b29b      	uxth	r3, r3
  402878:	b91b      	cbnz	r3, 402882 <socket+0x56>
					++gu16SessionID;
  40287a:	8813      	ldrh	r3, [r2, #0]
  40287c:	3301      	adds	r3, #1
  40287e:	b29b      	uxth	r3, r3
  402880:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  402882:	4b20      	ldr	r3, [pc, #128]	; (402904 <socket+0xd8>)
  402884:	881a      	ldrh	r2, [r3, #0]
  402886:	b292      	uxth	r2, r2
  402888:	4b1c      	ldr	r3, [pc, #112]	; (4028fc <socket+0xd0>)
  40288a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  40288e:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  402890:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  402892:	f016 0f01 	tst.w	r6, #1
  402896:	d02d      	beq.n	4028f4 <socket+0xc8>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  402898:	aa06      	add	r2, sp, #24
  40289a:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  40289e:	4b17      	ldr	r3, [pc, #92]	; (4028fc <socket+0xd0>)
  4028a0:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  4028a4:	2321      	movs	r3, #33	; 0x21
  4028a6:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  4028a8:	2300      	movs	r3, #0
  4028aa:	9302      	str	r3, [sp, #8]
  4028ac:	9301      	str	r3, [sp, #4]
  4028ae:	9300      	str	r3, [sp, #0]
  4028b0:	2304      	movs	r3, #4
  4028b2:	2150      	movs	r1, #80	; 0x50
  4028b4:	2002      	movs	r0, #2
  4028b6:	4d14      	ldr	r5, [pc, #80]	; (402908 <socket+0xdc>)
  4028b8:	47a8      	blx	r5
  4028ba:	e01b      	b.n	4028f4 <socket+0xc8>
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
			if(pstrSock->bIsUsed == 0)
  4028bc:	480f      	ldr	r0, [pc, #60]	; (4028fc <socket+0xd0>)
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
  4028be:	3401      	adds	r4, #1
  4028c0:	b2e4      	uxtb	r4, r4
  4028c2:	428c      	cmp	r4, r1
  4028c4:	d3bd      	bcc.n	402842 <socket+0x16>
Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
	SOCKET		sock = -1;
  4028c6:	f04f 34ff 	mov.w	r4, #4294967295
  4028ca:	e013      	b.n	4028f4 <socket+0xc8>
  4028cc:	f04f 34ff 	mov.w	r4, #4294967295
  4028d0:	e010      	b.n	4028f4 <socket+0xc8>
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
	{
		if(u8Type == SOCK_STREAM)
		{
			u8SocketCount = TCP_SOCK_MAX;
  4028d2:	2107      	movs	r1, #7
			u8Count = 0;
  4028d4:	2400      	movs	r4, #0
  4028d6:	e001      	b.n	4028dc <socket+0xb0>
		}
		else if(u8Type == SOCK_DGRAM)
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  4028d8:	210b      	movs	r1, #11
			u8Count = TCP_SOCK_MAX;
  4028da:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  4028dc:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  4028de:	4b07      	ldr	r3, [pc, #28]	; (4028fc <socket+0xd0>)
  4028e0:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4028e4:	7a9b      	ldrb	r3, [r3, #10]
  4028e6:	f013 0fff 	tst.w	r3, #255	; 0xff
  4028ea:	d1e7      	bne.n	4028bc <socket+0x90>
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  4028ec:	4803      	ldr	r0, [pc, #12]	; (4028fc <socket+0xd0>)
  4028ee:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4028f2:	e7b0      	b.n	402856 <socket+0x2a>
				break;
			}
		}
	}
	return sock;
}
  4028f4:	4620      	mov	r0, r4
  4028f6:	b006      	add	sp, #24
  4028f8:	bd70      	pop	{r4, r5, r6, pc}
  4028fa:	bf00      	nop
  4028fc:	20400f48 	.word	0x20400f48
  402900:	00400569 	.word	0x00400569
  402904:	204008da 	.word	0x204008da
  402908:	004006cd 	.word	0x004006cd

0040290c <connect>:
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  40290c:	2800      	cmp	r0, #0
  40290e:	db38      	blt.n	402982 <connect+0x76>
  402910:	2900      	cmp	r1, #0
  402912:	d036      	beq.n	402982 <connect+0x76>
  402914:	4b1f      	ldr	r3, [pc, #124]	; (402994 <connect+0x88>)
  402916:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40291a:	7a9b      	ldrb	r3, [r3, #10]
  40291c:	b2db      	uxtb	r3, r3
  40291e:	2a00      	cmp	r2, #0
  402920:	d032      	beq.n	402988 <connect+0x7c>
  402922:	2b01      	cmp	r3, #1
  402924:	d130      	bne.n	402988 <connect+0x7c>

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  402926:	b530      	push	{r4, r5, lr}
  402928:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  40292a:	4b1a      	ldr	r3, [pc, #104]	; (402994 <connect+0x88>)
  40292c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402930:	7adb      	ldrb	r3, [r3, #11]
  402932:	f013 0f01 	tst.w	r3, #1
  402936:	d007      	beq.n	402948 <connect+0x3c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  402938:	4b16      	ldr	r3, [pc, #88]	; (402994 <connect+0x88>)
  40293a:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40293e:	7adb      	ldrb	r3, [r3, #11]
  402940:	f88d 301d 	strb.w	r3, [sp, #29]
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  402944:	254b      	movs	r5, #75	; 0x4b
  402946:	e000      	b.n	40294a <connect+0x3e>
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  402948:	2544      	movs	r5, #68	; 0x44
  40294a:	4604      	mov	r4, r0
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
		}
		strConnect.sock = sock;
  40294c:	f88d 001c 	strb.w	r0, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  402950:	2208      	movs	r2, #8
  402952:	a805      	add	r0, sp, #20
  402954:	4b10      	ldr	r3, [pc, #64]	; (402998 <connect+0x8c>)
  402956:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  402958:	480e      	ldr	r0, [pc, #56]	; (402994 <connect+0x88>)
  40295a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  40295e:	88c3      	ldrh	r3, [r0, #6]
  402960:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  402964:	2300      	movs	r3, #0
  402966:	9302      	str	r3, [sp, #8]
  402968:	9301      	str	r3, [sp, #4]
  40296a:	9300      	str	r3, [sp, #0]
  40296c:	230c      	movs	r3, #12
  40296e:	aa05      	add	r2, sp, #20
  402970:	4629      	mov	r1, r5
  402972:	2002      	movs	r0, #2
  402974:	4c09      	ldr	r4, [pc, #36]	; (40299c <connect+0x90>)
  402976:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  402978:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  40297a:	bf18      	it	ne
  40297c:	f06f 0008 	mvnne.w	r0, #8
  402980:	e005      	b.n	40298e <connect+0x82>
Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  402982:	f06f 0005 	mvn.w	r0, #5
  402986:	4770      	bx	lr
  402988:	f06f 0005 	mvn.w	r0, #5
  40298c:	4770      	bx	lr
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
  40298e:	b009      	add	sp, #36	; 0x24
  402990:	bd30      	pop	{r4, r5, pc}
  402992:	bf00      	nop
  402994:	20400f48 	.word	0x20400f48
  402998:	00400555 	.word	0x00400555
  40299c:	004006cd 	.word	0x004006cd

004029a0 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  4029a0:	b530      	push	{r4, r5, lr}
  4029a2:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  4029a4:	460c      	mov	r4, r1
  4029a6:	3100      	adds	r1, #0
  4029a8:	bf18      	it	ne
  4029aa:	2101      	movne	r1, #1
  4029ac:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  4029b0:	bf88      	it	hi
  4029b2:	2100      	movhi	r1, #0
  4029b4:	2900      	cmp	r1, #0
  4029b6:	d036      	beq.n	402a26 <send+0x86>
  4029b8:	2800      	cmp	r0, #0
  4029ba:	db34      	blt.n	402a26 <send+0x86>
  4029bc:	4b1d      	ldr	r3, [pc, #116]	; (402a34 <send+0x94>)
  4029be:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4029c2:	7a9b      	ldrb	r3, [r3, #10]
  4029c4:	b2db      	uxtb	r3, r3
  4029c6:	2b01      	cmp	r3, #1
  4029c8:	d130      	bne.n	402a2c <send+0x8c>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  4029ca:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  4029ce:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  4029d2:	4b18      	ldr	r3, [pc, #96]	; (402a34 <send+0x94>)
  4029d4:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4029d8:	88db      	ldrh	r3, [r3, #6]
  4029da:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  4029de:	2807      	cmp	r0, #7
  4029e0:	bfb4      	ite	lt
  4029e2:	2550      	movlt	r5, #80	; 0x50
  4029e4:	2544      	movge	r5, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  4029e6:	4b13      	ldr	r3, [pc, #76]	; (402a34 <send+0x94>)
  4029e8:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  4029ec:	7adb      	ldrb	r3, [r3, #11]
  4029ee:	f013 0f01 	tst.w	r3, #1
  4029f2:	d006      	beq.n	402a02 <send+0x62>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  4029f4:	4b0f      	ldr	r3, [pc, #60]	; (402a34 <send+0x94>)
  4029f6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  4029fa:	8905      	ldrh	r5, [r0, #8]
  4029fc:	b2ad      	uxth	r5, r5
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  4029fe:	214c      	movs	r1, #76	; 0x4c
  402a00:	e000      	b.n	402a04 <send+0x64>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
  402a02:	2145      	movs	r1, #69	; 0x45
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  402a04:	9502      	str	r5, [sp, #8]
  402a06:	9201      	str	r2, [sp, #4]
  402a08:	9400      	str	r4, [sp, #0]
  402a0a:	2310      	movs	r3, #16
  402a0c:	eb0d 0203 	add.w	r2, sp, r3
  402a10:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  402a14:	2002      	movs	r0, #2
  402a16:	4c08      	ldr	r4, [pc, #32]	; (402a38 <send+0x98>)
  402a18:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  402a1a:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  402a1c:	bf0c      	ite	eq
  402a1e:	2000      	moveq	r0, #0
  402a20:	f06f 000d 	mvnne.w	r0, #13
  402a24:	e004      	b.n	402a30 <send+0x90>
Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402a26:	f06f 0005 	mvn.w	r0, #5
  402a2a:	e001      	b.n	402a30 <send+0x90>
  402a2c:	f06f 0005 	mvn.w	r0, #5
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
		}
	}
	return s16Ret;
}
  402a30:	b009      	add	sp, #36	; 0x24
  402a32:	bd30      	pop	{r4, r5, pc}
  402a34:	20400f48 	.word	0x20400f48
  402a38:	004006cd 	.word	0x004006cd

00402a3c <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  402a3c:	2900      	cmp	r1, #0
  402a3e:	bf18      	it	ne
  402a40:	2a00      	cmpne	r2, #0
  402a42:	d045      	beq.n	402ad0 <recv+0x94>

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
  402a44:	b570      	push	{r4, r5, r6, lr}
  402a46:	b086      	sub	sp, #24
  402a48:	460e      	mov	r6, r1
  402a4a:	4615      	mov	r5, r2
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  402a4c:	2800      	cmp	r0, #0
  402a4e:	db36      	blt.n	402abe <recv+0x82>
  402a50:	4a21      	ldr	r2, [pc, #132]	; (402ad8 <recv+0x9c>)
  402a52:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  402a56:	7a92      	ldrb	r2, [r2, #10]
  402a58:	b2d2      	uxtb	r2, r2
  402a5a:	2a01      	cmp	r2, #1
  402a5c:	d132      	bne.n	402ac4 <recv+0x88>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  402a5e:	4c1e      	ldr	r4, [pc, #120]	; (402ad8 <recv+0x9c>)
  402a60:	0101      	lsls	r1, r0, #4
  402a62:	1862      	adds	r2, r4, r1
  402a64:	5066      	str	r6, [r4, r1]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  402a66:	8095      	strh	r5, [r2, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  402a68:	7b12      	ldrb	r2, [r2, #12]
  402a6a:	f012 0fff 	tst.w	r2, #255	; 0xff
  402a6e:	d12c      	bne.n	402aca <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  402a70:	eb04 1200 	add.w	r2, r4, r0, lsl #4
  402a74:	2101      	movs	r1, #1
  402a76:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402a78:	7ad2      	ldrb	r2, [r2, #11]
  402a7a:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  402a7c:	2a00      	cmp	r2, #0
  402a7e:	bf0c      	ite	eq
  402a80:	2146      	moveq	r1, #70	; 0x46
  402a82:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  402a84:	b91b      	cbnz	r3, 402a8e <recv+0x52>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  402a86:	f04f 33ff 	mov.w	r3, #4294967295
  402a8a:	9304      	str	r3, [sp, #16]
  402a8c:	e000      	b.n	402a90 <recv+0x54>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  402a8e:	9304      	str	r3, [sp, #16]
			strRecv.sock = sock;
  402a90:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  402a94:	4b10      	ldr	r3, [pc, #64]	; (402ad8 <recv+0x9c>)
  402a96:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  402a9a:	88c3      	ldrh	r3, [r0, #6]
  402a9c:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  402aa0:	2300      	movs	r3, #0
  402aa2:	9302      	str	r3, [sp, #8]
  402aa4:	9301      	str	r3, [sp, #4]
  402aa6:	9300      	str	r3, [sp, #0]
  402aa8:	2308      	movs	r3, #8
  402aaa:	aa04      	add	r2, sp, #16
  402aac:	2002      	movs	r0, #2
  402aae:	4c0b      	ldr	r4, [pc, #44]	; (402adc <recv+0xa0>)
  402ab0:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  402ab2:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  402ab4:	bf0c      	ite	eq
  402ab6:	2000      	moveq	r0, #0
  402ab8:	f06f 000d 	mvnne.w	r0, #13
  402abc:	e006      	b.n	402acc <recv+0x90>
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402abe:	f06f 0005 	mvn.w	r0, #5
  402ac2:	e003      	b.n	402acc <recv+0x90>
  402ac4:	f06f 0005 	mvn.w	r0, #5
  402ac8:	e000      	b.n	402acc <recv+0x90>
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
	{
		s16Ret = SOCK_ERR_NO_ERROR;
  402aca:	2000      	movs	r0, #0
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  402acc:	b006      	add	sp, #24
  402ace:	bd70      	pop	{r4, r5, r6, pc}
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  402ad0:	f06f 0005 	mvn.w	r0, #5
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
  402ad4:	4770      	bx	lr
  402ad6:	bf00      	nop
  402ad8:	20400f48 	.word	0x20400f48
  402adc:	004006cd 	.word	0x004006cd

00402ae0 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  402ae0:	b530      	push	{r4, r5, lr}
  402ae2:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  402ae4:	2800      	cmp	r0, #0
  402ae6:	db2e      	blt.n	402b46 <close+0x66>
  402ae8:	4b1b      	ldr	r3, [pc, #108]	; (402b58 <close+0x78>)
  402aea:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402aee:	7a9b      	ldrb	r3, [r3, #10]
  402af0:	b2db      	uxtb	r3, r3
  402af2:	2b01      	cmp	r3, #1
  402af4:	d12a      	bne.n	402b4c <close+0x6c>
  402af6:	4604      	mov	r4, r0
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  402af8:	f88d 0014 	strb.w	r0, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  402afc:	4b16      	ldr	r3, [pc, #88]	; (402b58 <close+0x78>)
  402afe:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  402b02:	88da      	ldrh	r2, [r3, #6]
  402b04:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  402b08:	2200      	movs	r2, #0
  402b0a:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  402b0c:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  402b0e:	7adb      	ldrb	r3, [r3, #11]
  402b10:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  402b14:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  402b16:	9202      	str	r2, [sp, #8]
  402b18:	9201      	str	r2, [sp, #4]
  402b1a:	9200      	str	r2, [sp, #0]
  402b1c:	f04f 0304 	mov.w	r3, #4
  402b20:	aa05      	add	r2, sp, #20
  402b22:	bf0c      	ite	eq
  402b24:	2149      	moveq	r1, #73	; 0x49
  402b26:	214e      	movne	r1, #78	; 0x4e
  402b28:	2002      	movs	r0, #2
  402b2a:	4d0c      	ldr	r5, [pc, #48]	; (402b5c <close+0x7c>)
  402b2c:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  402b2e:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  402b30:	bf18      	it	ne
  402b32:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  402b36:	2210      	movs	r2, #16
  402b38:	2100      	movs	r1, #0
  402b3a:	4807      	ldr	r0, [pc, #28]	; (402b58 <close+0x78>)
  402b3c:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  402b40:	4b07      	ldr	r3, [pc, #28]	; (402b60 <close+0x80>)
  402b42:	4798      	blx	r3
  402b44:	e004      	b.n	402b50 <close+0x70>
Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  402b46:	f06f 0505 	mvn.w	r5, #5
  402b4a:	e001      	b.n	402b50 <close+0x70>
  402b4c:	f06f 0505 	mvn.w	r5, #5
			s8Ret = SOCK_ERR_INVALID;
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
	}
	return s8Ret;
}
  402b50:	4628      	mov	r0, r5
  402b52:	b007      	add	sp, #28
  402b54:	bd30      	pop	{r4, r5, pc}
  402b56:	bf00      	nop
  402b58:	20400f48 	.word	0x20400f48
  402b5c:	004006cd 	.word	0x004006cd
  402b60:	00400569 	.word	0x00400569

00402b64 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  402b64:	b570      	push	{r4, r5, r6, lr}
  402b66:	b082      	sub	sp, #8
  402b68:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  402b6a:	4b2b      	ldr	r3, [pc, #172]	; (402c18 <spi_flash_enable+0xb4>)
  402b6c:	4798      	blx	r3
  402b6e:	f3c0 000b 	ubfx	r0, r0, #0, #12
  402b72:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  402b76:	d34a      	bcc.n	402c0e <spi_flash_enable+0xaa>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  402b78:	a901      	add	r1, sp, #4
  402b7a:	f241 4010 	movw	r0, #5136	; 0x1410
  402b7e:	4b27      	ldr	r3, [pc, #156]	; (402c1c <spi_flash_enable+0xb8>)
  402b80:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  402b82:	4604      	mov	r4, r0
  402b84:	2800      	cmp	r0, #0
  402b86:	d143      	bne.n	402c10 <spi_flash_enable+0xac>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x1111ul) << 12);
  402b88:	4b25      	ldr	r3, [pc, #148]	; (402c20 <spi_flash_enable+0xbc>)
  402b8a:	9a01      	ldr	r2, [sp, #4]
  402b8c:	4013      	ands	r3, r2
  402b8e:	4925      	ldr	r1, [pc, #148]	; (402c24 <spi_flash_enable+0xc0>)
  402b90:	4319      	orrs	r1, r3
  402b92:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  402b94:	f241 4010 	movw	r0, #5136	; 0x1410
  402b98:	4b23      	ldr	r3, [pc, #140]	; (402c28 <spi_flash_enable+0xc4>)
  402b9a:	4798      	blx	r3
		if(enable) {
  402b9c:	b1b5      	cbz	r5, 402bcc <spi_flash_enable+0x68>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xab;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  402b9e:	2100      	movs	r1, #0
  402ba0:	4822      	ldr	r0, [pc, #136]	; (402c2c <spi_flash_enable+0xc8>)
  402ba2:	4d21      	ldr	r5, [pc, #132]	; (402c28 <spi_flash_enable+0xc4>)
  402ba4:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  402ba6:	21ab      	movs	r1, #171	; 0xab
  402ba8:	4821      	ldr	r0, [pc, #132]	; (402c30 <spi_flash_enable+0xcc>)
  402baa:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  402bac:	2101      	movs	r1, #1
  402bae:	4821      	ldr	r0, [pc, #132]	; (402c34 <spi_flash_enable+0xd0>)
  402bb0:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  402bb2:	2100      	movs	r1, #0
  402bb4:	4820      	ldr	r0, [pc, #128]	; (402c38 <spi_flash_enable+0xd4>)
  402bb6:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  402bb8:	2181      	movs	r1, #129	; 0x81
  402bba:	4820      	ldr	r0, [pc, #128]	; (402c3c <spi_flash_enable+0xd8>)
  402bbc:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  402bbe:	4e20      	ldr	r6, [pc, #128]	; (402c40 <spi_flash_enable+0xdc>)
  402bc0:	4d20      	ldr	r5, [pc, #128]	; (402c44 <spi_flash_enable+0xe0>)
  402bc2:	4630      	mov	r0, r6
  402bc4:	47a8      	blx	r5
  402bc6:	2801      	cmp	r0, #1
  402bc8:	d1fb      	bne.n	402bc2 <spi_flash_enable+0x5e>
  402bca:	e015      	b.n	402bf8 <spi_flash_enable+0x94>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xb9;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  402bcc:	2100      	movs	r1, #0
  402bce:	4817      	ldr	r0, [pc, #92]	; (402c2c <spi_flash_enable+0xc8>)
  402bd0:	4d15      	ldr	r5, [pc, #84]	; (402c28 <spi_flash_enable+0xc4>)
  402bd2:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  402bd4:	21b9      	movs	r1, #185	; 0xb9
  402bd6:	4816      	ldr	r0, [pc, #88]	; (402c30 <spi_flash_enable+0xcc>)
  402bd8:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  402bda:	2101      	movs	r1, #1
  402bdc:	4815      	ldr	r0, [pc, #84]	; (402c34 <spi_flash_enable+0xd0>)
  402bde:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  402be0:	2100      	movs	r1, #0
  402be2:	4815      	ldr	r0, [pc, #84]	; (402c38 <spi_flash_enable+0xd4>)
  402be4:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  402be6:	2181      	movs	r1, #129	; 0x81
  402be8:	4814      	ldr	r0, [pc, #80]	; (402c3c <spi_flash_enable+0xd8>)
  402bea:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  402bec:	4e14      	ldr	r6, [pc, #80]	; (402c40 <spi_flash_enable+0xdc>)
  402bee:	4d15      	ldr	r5, [pc, #84]	; (402c44 <spi_flash_enable+0xe0>)
  402bf0:	4630      	mov	r0, r6
  402bf2:	47a8      	blx	r5
  402bf4:	2801      	cmp	r0, #1
  402bf6:	d1fb      	bne.n	402bf0 <spi_flash_enable+0x8c>
		} else {
			spi_flash_enter_low_power_mode();
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
  402bf8:	4909      	ldr	r1, [pc, #36]	; (402c20 <spi_flash_enable+0xbc>)
  402bfa:	9b01      	ldr	r3, [sp, #4]
  402bfc:	4019      	ands	r1, r3
  402bfe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  402c02:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  402c04:	f241 4010 	movw	r0, #5136	; 0x1410
  402c08:	4b07      	ldr	r3, [pc, #28]	; (402c28 <spi_flash_enable+0xc4>)
  402c0a:	4798      	blx	r3
  402c0c:	e000      	b.n	402c10 <spi_flash_enable+0xac>
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
	sint8 s8Ret = M2M_SUCCESS;
  402c0e:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  402c10:	4620      	mov	r0, r4
  402c12:	b002      	add	sp, #8
  402c14:	bd70      	pop	{r4, r5, r6, pc}
  402c16:	bf00      	nop
  402c18:	00401579 	.word	0x00401579
  402c1c:	00401871 	.word	0x00401871
  402c20:	f8888fff 	.word	0xf8888fff
  402c24:	01111000 	.word	0x01111000
  402c28:	0040187d 	.word	0x0040187d
  402c2c:	00010208 	.word	0x00010208
  402c30:	0001020c 	.word	0x0001020c
  402c34:	00010214 	.word	0x00010214
  402c38:	0001021c 	.word	0x0001021c
  402c3c:	00010204 	.word	0x00010204
  402c40:	00010218 	.word	0x00010218
  402c44:	00401865 	.word	0x00401865

00402c48 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402c48:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  402c4a:	4810      	ldr	r0, [pc, #64]	; (402c8c <sysclk_init+0x44>)
  402c4c:	4b10      	ldr	r3, [pc, #64]	; (402c90 <sysclk_init+0x48>)
  402c4e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  402c50:	213e      	movs	r1, #62	; 0x3e
  402c52:	2000      	movs	r0, #0
  402c54:	4b0f      	ldr	r3, [pc, #60]	; (402c94 <sysclk_init+0x4c>)
  402c56:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  402c58:	4c0f      	ldr	r4, [pc, #60]	; (402c98 <sysclk_init+0x50>)
  402c5a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  402c5c:	2800      	cmp	r0, #0
  402c5e:	d0fc      	beq.n	402c5a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  402c60:	4b0e      	ldr	r3, [pc, #56]	; (402c9c <sysclk_init+0x54>)
  402c62:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  402c64:	4a0e      	ldr	r2, [pc, #56]	; (402ca0 <sysclk_init+0x58>)
  402c66:	4b0f      	ldr	r3, [pc, #60]	; (402ca4 <sysclk_init+0x5c>)
  402c68:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  402c6a:	4c0f      	ldr	r4, [pc, #60]	; (402ca8 <sysclk_init+0x60>)
  402c6c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  402c6e:	2800      	cmp	r0, #0
  402c70:	d0fc      	beq.n	402c6c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  402c72:	2002      	movs	r0, #2
  402c74:	4b0d      	ldr	r3, [pc, #52]	; (402cac <sysclk_init+0x64>)
  402c76:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  402c78:	2000      	movs	r0, #0
  402c7a:	4b0d      	ldr	r3, [pc, #52]	; (402cb0 <sysclk_init+0x68>)
  402c7c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  402c7e:	4b0d      	ldr	r3, [pc, #52]	; (402cb4 <sysclk_init+0x6c>)
  402c80:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  402c82:	4802      	ldr	r0, [pc, #8]	; (402c8c <sysclk_init+0x44>)
  402c84:	4b02      	ldr	r3, [pc, #8]	; (402c90 <sysclk_init+0x48>)
  402c86:	4798      	blx	r3
  402c88:	bd10      	pop	{r4, pc}
  402c8a:	bf00      	nop
  402c8c:	11e1a300 	.word	0x11e1a300
  402c90:	004038fd 	.word	0x004038fd
  402c94:	00403389 	.word	0x00403389
  402c98:	004033dd 	.word	0x004033dd
  402c9c:	004033ed 	.word	0x004033ed
  402ca0:	20183f01 	.word	0x20183f01
  402ca4:	400e0600 	.word	0x400e0600
  402ca8:	004033fd 	.word	0x004033fd
  402cac:	004032e5 	.word	0x004032e5
  402cb0:	00403321 	.word	0x00403321
  402cb4:	004037ed 	.word	0x004037ed

00402cb8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  402cb8:	b990      	cbnz	r0, 402ce0 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402cba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402cbe:	460c      	mov	r4, r1
  402cc0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402cc2:	2a00      	cmp	r2, #0
  402cc4:	dd0f      	ble.n	402ce6 <_read+0x2e>
  402cc6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  402cc8:	4e08      	ldr	r6, [pc, #32]	; (402cec <_read+0x34>)
  402cca:	4d09      	ldr	r5, [pc, #36]	; (402cf0 <_read+0x38>)
  402ccc:	6830      	ldr	r0, [r6, #0]
  402cce:	4621      	mov	r1, r4
  402cd0:	682b      	ldr	r3, [r5, #0]
  402cd2:	4798      	blx	r3
		ptr++;
  402cd4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402cd6:	42a7      	cmp	r7, r4
  402cd8:	d1f8      	bne.n	402ccc <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  402cda:	4640      	mov	r0, r8
  402cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  402ce0:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  402ce4:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402ce6:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  402ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402cec:	2040100c 	.word	0x2040100c
  402cf0:	20401004 	.word	0x20401004

00402cf4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  402cf4:	3801      	subs	r0, #1
  402cf6:	2802      	cmp	r0, #2
  402cf8:	d815      	bhi.n	402d26 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  402cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402cfe:	460e      	mov	r6, r1
  402d00:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  402d02:	b19a      	cbz	r2, 402d2c <_write+0x38>
  402d04:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  402d06:	f8df 8038 	ldr.w	r8, [pc, #56]	; 402d40 <_write+0x4c>
  402d0a:	4f0c      	ldr	r7, [pc, #48]	; (402d3c <_write+0x48>)
  402d0c:	f8d8 0000 	ldr.w	r0, [r8]
  402d10:	f815 1b01 	ldrb.w	r1, [r5], #1
  402d14:	683b      	ldr	r3, [r7, #0]
  402d16:	4798      	blx	r3
  402d18:	2800      	cmp	r0, #0
  402d1a:	db0a      	blt.n	402d32 <_write+0x3e>
  402d1c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  402d1e:	3c01      	subs	r4, #1
  402d20:	d1f4      	bne.n	402d0c <_write+0x18>
  402d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  402d26:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  402d2a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  402d2c:	2000      	movs	r0, #0
  402d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  402d32:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  402d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402d3a:	bf00      	nop
  402d3c:	20401008 	.word	0x20401008
  402d40:	2040100c 	.word	0x2040100c

00402d44 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  402d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402d46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402d4a:	4b57      	ldr	r3, [pc, #348]	; (402ea8 <board_init+0x164>)
  402d4c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  402d4e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  402d52:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  402d56:	4b55      	ldr	r3, [pc, #340]	; (402eac <board_init+0x168>)
  402d58:	2200      	movs	r2, #0
  402d5a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  402d5e:	695a      	ldr	r2, [r3, #20]
  402d60:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  402d64:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  402d66:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  402d6a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  402d6e:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  402d72:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  402d76:	f006 0707 	and.w	r7, r6, #7
  402d7a:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  402d7c:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  402d80:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  402d84:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  402d88:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  402d8c:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  402d8e:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  402d90:	fa05 f107 	lsl.w	r1, r5, r7
  402d94:	fa03 f200 	lsl.w	r2, r3, r0
  402d98:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  402d9a:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  402d9e:	3b01      	subs	r3, #1
  402da0:	f1b3 3fff 	cmp.w	r3, #4294967295
  402da4:	d1f6      	bne.n	402d94 <board_init+0x50>
        } while(sets--);
  402da6:	3d01      	subs	r5, #1
  402da8:	f1b5 3fff 	cmp.w	r5, #4294967295
  402dac:	d1ef      	bne.n	402d8e <board_init+0x4a>
  402dae:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  402db2:	4b3e      	ldr	r3, [pc, #248]	; (402eac <board_init+0x168>)
  402db4:	695a      	ldr	r2, [r3, #20]
  402db6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  402dba:	615a      	str	r2, [r3, #20]
  402dbc:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  402dc0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402dc4:	4a3a      	ldr	r2, [pc, #232]	; (402eb0 <board_init+0x16c>)
  402dc6:	493b      	ldr	r1, [pc, #236]	; (402eb4 <board_init+0x170>)
  402dc8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402dca:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  402dce:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  402dd0:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  402dd4:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  402dd8:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  402ddc:	f022 0201 	bic.w	r2, r2, #1
  402de0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  402de4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  402de8:	f022 0201 	bic.w	r2, r2, #1
  402dec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  402df0:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  402df4:	f3bf 8f6f 	isb	sy
  402df8:	200a      	movs	r0, #10
  402dfa:	4c2f      	ldr	r4, [pc, #188]	; (402eb8 <board_init+0x174>)
  402dfc:	47a0      	blx	r4
  402dfe:	200b      	movs	r0, #11
  402e00:	47a0      	blx	r4
  402e02:	200c      	movs	r0, #12
  402e04:	47a0      	blx	r4
  402e06:	2010      	movs	r0, #16
  402e08:	47a0      	blx	r4
  402e0a:	2011      	movs	r0, #17
  402e0c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402e0e:	4b2b      	ldr	r3, [pc, #172]	; (402ebc <board_init+0x178>)
  402e10:	f44f 7280 	mov.w	r2, #256	; 0x100
  402e14:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402e16:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402e1a:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402e1c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  402e20:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402e24:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402e26:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  402e2a:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  402e2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  402e30:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  402e32:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  402e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402e38:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402e3a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  402e3e:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402e40:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402e42:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  402e46:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  402e48:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  402e4c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  402e50:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  402e54:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402e58:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  402e5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  402e5e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  402e60:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402e62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402e66:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402e68:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  402e6c:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402e6e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402e70:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  402e74:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402e76:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402e78:	4a11      	ldr	r2, [pc, #68]	; (402ec0 <board_init+0x17c>)
  402e7a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  402e7e:	f043 0310 	orr.w	r3, r3, #16
  402e82:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  402e86:	4b0f      	ldr	r3, [pc, #60]	; (402ec4 <board_init+0x180>)
  402e88:	2210      	movs	r2, #16
  402e8a:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  402e8c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  402e90:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  402e92:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402e94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  402e98:	6f19      	ldr	r1, [r3, #112]	; 0x70
  402e9a:	4311      	orrs	r1, r2
  402e9c:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  402e9e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  402ea0:	4311      	orrs	r1, r2
  402ea2:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  402ea4:	605a      	str	r2, [r3, #4]
  402ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ea8:	400e1850 	.word	0x400e1850
  402eac:	e000ed00 	.word	0xe000ed00
  402eb0:	400e0c00 	.word	0x400e0c00
  402eb4:	5a00080c 	.word	0x5a00080c
  402eb8:	0040340d 	.word	0x0040340d
  402ebc:	400e1200 	.word	0x400e1200
  402ec0:	40088000 	.word	0x40088000
  402ec4:	400e1000 	.word	0x400e1000

00402ec8 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402ec8:	b10a      	cbz	r2, 402ece <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
  402eca:	6641      	str	r1, [r0, #100]	; 0x64
  402ecc:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402ece:	6601      	str	r1, [r0, #96]	; 0x60
  402ed0:	4770      	bx	lr
  402ed2:	bf00      	nop

00402ed4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402ed4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402ed6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  402eda:	d02f      	beq.n	402f3c <pio_set_peripheral+0x68>
  402edc:	d807      	bhi.n	402eee <pio_set_peripheral+0x1a>
  402ede:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  402ee2:	d014      	beq.n	402f0e <pio_set_peripheral+0x3a>
  402ee4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  402ee8:	d01e      	beq.n	402f28 <pio_set_peripheral+0x54>
  402eea:	b939      	cbnz	r1, 402efc <pio_set_peripheral+0x28>
  402eec:	4770      	bx	lr
  402eee:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  402ef2:	d037      	beq.n	402f64 <pio_set_peripheral+0x90>
  402ef4:	d804      	bhi.n	402f00 <pio_set_peripheral+0x2c>
  402ef6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  402efa:	d029      	beq.n	402f50 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402efc:	6042      	str	r2, [r0, #4]
  402efe:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402f00:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  402f04:	d02e      	beq.n	402f64 <pio_set_peripheral+0x90>
  402f06:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402f0a:	d02b      	beq.n	402f64 <pio_set_peripheral+0x90>
  402f0c:	e7f6      	b.n	402efc <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402f0e:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f10:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402f12:	6f01      	ldr	r1, [r0, #112]	; 0x70
  402f14:	43d3      	mvns	r3, r2
  402f16:	4021      	ands	r1, r4
  402f18:	4019      	ands	r1, r3
  402f1a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402f1c:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402f1e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  402f20:	4021      	ands	r1, r4
  402f22:	400b      	ands	r3, r1
  402f24:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402f26:	e01a      	b.n	402f5e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402f2a:	4313      	orrs	r3, r2
  402f2c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402f2e:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402f30:	6f43      	ldr	r3, [r0, #116]	; 0x74
  402f32:	400b      	ands	r3, r1
  402f34:	ea23 0302 	bic.w	r3, r3, r2
  402f38:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402f3a:	e7df      	b.n	402efc <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f3c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402f3e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  402f40:	400b      	ands	r3, r1
  402f42:	ea23 0302 	bic.w	r3, r3, r2
  402f46:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402f48:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402f4a:	4313      	orrs	r3, r2
  402f4c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402f4e:	e7d5      	b.n	402efc <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402f50:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402f52:	4313      	orrs	r3, r2
  402f54:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402f56:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402f58:	4313      	orrs	r3, r2
  402f5a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  402f5c:	e7ce      	b.n	402efc <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402f5e:	6042      	str	r2, [r0, #4]
}
  402f60:	f85d 4b04 	ldr.w	r4, [sp], #4
  402f64:	4770      	bx	lr
  402f66:	bf00      	nop

00402f68 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402f68:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402f6a:	f012 0f01 	tst.w	r2, #1
  402f6e:	d001      	beq.n	402f74 <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  402f70:	6641      	str	r1, [r0, #100]	; 0x64
  402f72:	e000      	b.n	402f76 <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402f74:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402f76:	f012 0f0a 	tst.w	r2, #10
  402f7a:	d001      	beq.n	402f80 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  402f7c:	6201      	str	r1, [r0, #32]
  402f7e:	e000      	b.n	402f82 <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402f80:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402f82:	f012 0f02 	tst.w	r2, #2
  402f86:	d002      	beq.n	402f8e <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  402f88:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  402f8c:	e004      	b.n	402f98 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  402f8e:	f012 0f08 	tst.w	r2, #8
  402f92:	d001      	beq.n	402f98 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  402f94:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  402f98:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  402f9a:	6001      	str	r1, [r0, #0]
  402f9c:	4770      	bx	lr
  402f9e:	bf00      	nop

00402fa0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402fa0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  402fa2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402fa4:	9c01      	ldr	r4, [sp, #4]
  402fa6:	b10c      	cbz	r4, 402fac <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  402fa8:	6641      	str	r1, [r0, #100]	; 0x64
  402faa:	e000      	b.n	402fae <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402fac:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402fae:	b10b      	cbz	r3, 402fb4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  402fb0:	6501      	str	r1, [r0, #80]	; 0x50
  402fb2:	e000      	b.n	402fb6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  402fb4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402fb6:	b10a      	cbz	r2, 402fbc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  402fb8:	6301      	str	r1, [r0, #48]	; 0x30
  402fba:	e000      	b.n	402fbe <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402fbc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402fbe:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  402fc0:	6001      	str	r1, [r0, #0]
}
  402fc2:	f85d 4b04 	ldr.w	r4, [sp], #4
  402fc6:	4770      	bx	lr

00402fc8 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402fc8:	f012 0f10 	tst.w	r2, #16
  402fcc:	d012      	beq.n	402ff4 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402fce:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  402fd2:	f012 0f20 	tst.w	r2, #32
  402fd6:	d002      	beq.n	402fde <pio_configure_interrupt+0x16>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402fd8:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  402fdc:	e001      	b.n	402fe2 <pio_configure_interrupt+0x1a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  402fde:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402fe2:	f012 0f40 	tst.w	r2, #64	; 0x40
  402fe6:	d002      	beq.n	402fee <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402fe8:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  402fec:	4770      	bx	lr
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  402fee:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  402ff2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  402ff4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  402ff8:	4770      	bx	lr
  402ffa:	bf00      	nop

00402ffc <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  402ffc:	6401      	str	r1, [r0, #64]	; 0x40
  402ffe:	4770      	bx	lr

00403000 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403000:	6441      	str	r1, [r0, #68]	; 0x44
  403002:	4770      	bx	lr

00403004 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  403004:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  403006:	4770      	bx	lr

00403008 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  403008:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40300a:	4770      	bx	lr

0040300c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40300c:	b570      	push	{r4, r5, r6, lr}
  40300e:	b082      	sub	sp, #8
  403010:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403012:	4c47      	ldr	r4, [pc, #284]	; (403130 <pio_configure_pin+0x124>)
  403014:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  403018:	0264      	lsls	r4, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40301a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40301e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403022:	d04d      	beq.n	4030c0 <pio_configure_pin+0xb4>
  403024:	d809      	bhi.n	40303a <pio_configure_pin+0x2e>
  403026:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40302a:	d023      	beq.n	403074 <pio_configure_pin+0x68>
  40302c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403030:	d033      	beq.n	40309a <pio_configure_pin+0x8e>
  403032:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403036:	d177      	bne.n	403128 <pio_configure_pin+0x11c>
  403038:	e009      	b.n	40304e <pio_configure_pin+0x42>
  40303a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40303e:	d05d      	beq.n	4030fc <pio_configure_pin+0xf0>
  403040:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403044:	d05a      	beq.n	4030fc <pio_configure_pin+0xf0>
  403046:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40304a:	d04c      	beq.n	4030e6 <pio_configure_pin+0xda>
  40304c:	e06c      	b.n	403128 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40304e:	f000 001f 	and.w	r0, r0, #31
  403052:	2601      	movs	r6, #1
  403054:	4086      	lsls	r6, r0
  403056:	4632      	mov	r2, r6
  403058:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40305c:	4620      	mov	r0, r4
  40305e:	4b35      	ldr	r3, [pc, #212]	; (403134 <pio_configure_pin+0x128>)
  403060:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403062:	f015 0f01 	tst.w	r5, #1
  403066:	d002      	beq.n	40306e <pio_configure_pin+0x62>
		p_pio->PIO_PUER = ul_mask;
  403068:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  40306a:	2001      	movs	r0, #1
  40306c:	e05d      	b.n	40312a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40306e:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403070:	2001      	movs	r0, #1
  403072:	e05a      	b.n	40312a <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  403074:	f000 001f 	and.w	r0, r0, #31
  403078:	2601      	movs	r6, #1
  40307a:	4086      	lsls	r6, r0
  40307c:	4632      	mov	r2, r6
  40307e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403082:	4620      	mov	r0, r4
  403084:	4b2b      	ldr	r3, [pc, #172]	; (403134 <pio_configure_pin+0x128>)
  403086:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403088:	f015 0f01 	tst.w	r5, #1
  40308c:	d002      	beq.n	403094 <pio_configure_pin+0x88>
		p_pio->PIO_PUER = ul_mask;
  40308e:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  403090:	2001      	movs	r0, #1
  403092:	e04a      	b.n	40312a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403094:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  403096:	2001      	movs	r0, #1
  403098:	e047      	b.n	40312a <pio_configure_pin+0x11e>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40309a:	f000 001f 	and.w	r0, r0, #31
  40309e:	2601      	movs	r6, #1
  4030a0:	4086      	lsls	r6, r0
  4030a2:	4632      	mov	r2, r6
  4030a4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4030a8:	4620      	mov	r0, r4
  4030aa:	4b22      	ldr	r3, [pc, #136]	; (403134 <pio_configure_pin+0x128>)
  4030ac:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4030ae:	f015 0f01 	tst.w	r5, #1
  4030b2:	d002      	beq.n	4030ba <pio_configure_pin+0xae>
		p_pio->PIO_PUER = ul_mask;
  4030b4:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4030b6:	2001      	movs	r0, #1
  4030b8:	e037      	b.n	40312a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4030ba:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4030bc:	2001      	movs	r0, #1
  4030be:	e034      	b.n	40312a <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4030c0:	f000 001f 	and.w	r0, r0, #31
  4030c4:	2601      	movs	r6, #1
  4030c6:	4086      	lsls	r6, r0
  4030c8:	4632      	mov	r2, r6
  4030ca:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4030ce:	4620      	mov	r0, r4
  4030d0:	4b18      	ldr	r3, [pc, #96]	; (403134 <pio_configure_pin+0x128>)
  4030d2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4030d4:	f015 0f01 	tst.w	r5, #1
  4030d8:	d002      	beq.n	4030e0 <pio_configure_pin+0xd4>
		p_pio->PIO_PUER = ul_mask;
  4030da:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4030dc:	2001      	movs	r0, #1
  4030de:	e024      	b.n	40312a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4030e0:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4030e2:	2001      	movs	r0, #1
  4030e4:	e021      	b.n	40312a <pio_configure_pin+0x11e>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4030e6:	f000 011f 	and.w	r1, r0, #31
  4030ea:	2601      	movs	r6, #1
  4030ec:	462a      	mov	r2, r5
  4030ee:	fa06 f101 	lsl.w	r1, r6, r1
  4030f2:	4620      	mov	r0, r4
  4030f4:	4b10      	ldr	r3, [pc, #64]	; (403138 <pio_configure_pin+0x12c>)
  4030f6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4030f8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4030fa:	e016      	b.n	40312a <pio_configure_pin+0x11e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4030fc:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  403100:	f000 011f 	and.w	r1, r0, #31
  403104:	2601      	movs	r6, #1
  403106:	ea05 0306 	and.w	r3, r5, r6
  40310a:	9300      	str	r3, [sp, #0]
  40310c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  403110:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  403114:	bf14      	ite	ne
  403116:	2200      	movne	r2, #0
  403118:	2201      	moveq	r2, #1
  40311a:	fa06 f101 	lsl.w	r1, r6, r1
  40311e:	4620      	mov	r0, r4
  403120:	4c06      	ldr	r4, [pc, #24]	; (40313c <pio_configure_pin+0x130>)
  403122:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  403124:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403126:	e000      	b.n	40312a <pio_configure_pin+0x11e>

	default:
		return 0;
  403128:	2000      	movs	r0, #0
	}

	return 1;
}
  40312a:	b002      	add	sp, #8
  40312c:	bd70      	pop	{r4, r5, r6, pc}
  40312e:	bf00      	nop
  403130:	00200707 	.word	0x00200707
  403134:	00402ed5 	.word	0x00402ed5
  403138:	00402f69 	.word	0x00402f69
  40313c:	00402fa1 	.word	0x00402fa1

00403140 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403144:	4604      	mov	r4, r0
  403146:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403148:	4b0e      	ldr	r3, [pc, #56]	; (403184 <pio_handler_process+0x44>)
  40314a:	4798      	blx	r3
  40314c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40314e:	4620      	mov	r0, r4
  403150:	4b0d      	ldr	r3, [pc, #52]	; (403188 <pio_handler_process+0x48>)
  403152:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  403154:	4005      	ands	r5, r0
  403156:	d013      	beq.n	403180 <pio_handler_process+0x40>
  403158:	4c0c      	ldr	r4, [pc, #48]	; (40318c <pio_handler_process+0x4c>)
  40315a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40315e:	6823      	ldr	r3, [r4, #0]
  403160:	4543      	cmp	r3, r8
  403162:	d108      	bne.n	403176 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403164:	6861      	ldr	r1, [r4, #4]
  403166:	4229      	tst	r1, r5
  403168:	d005      	beq.n	403176 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40316a:	68e3      	ldr	r3, [r4, #12]
  40316c:	4640      	mov	r0, r8
  40316e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403170:	6863      	ldr	r3, [r4, #4]
  403172:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  403176:	42b4      	cmp	r4, r6
  403178:	d002      	beq.n	403180 <pio_handler_process+0x40>
  40317a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  40317c:	2d00      	cmp	r5, #0
  40317e:	d1ee      	bne.n	40315e <pio_handler_process+0x1e>
  403180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403184:	00403005 	.word	0x00403005
  403188:	00403009 	.word	0x00403009
  40318c:	204008e0 	.word	0x204008e0

00403190 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  403190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  403192:	4c17      	ldr	r4, [pc, #92]	; (4031f0 <pio_handler_set+0x60>)
  403194:	6826      	ldr	r6, [r4, #0]
  403196:	2e06      	cmp	r6, #6
  403198:	d828      	bhi.n	4031ec <pio_handler_set+0x5c>
  40319a:	f04f 0c00 	mov.w	ip, #0
  40319e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4031a0:	4f14      	ldr	r7, [pc, #80]	; (4031f4 <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  4031a2:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4031a4:	0125      	lsls	r5, r4, #4
  4031a6:	597d      	ldr	r5, [r7, r5]
  4031a8:	428d      	cmp	r5, r1
  4031aa:	d104      	bne.n	4031b6 <pio_handler_set+0x26>
  4031ac:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4031b0:	686d      	ldr	r5, [r5, #4]
  4031b2:	4295      	cmp	r5, r2
  4031b4:	d004      	beq.n	4031c0 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4031b6:	3401      	adds	r4, #1
  4031b8:	b2e4      	uxtb	r4, r4
  4031ba:	46a4      	mov	ip, r4
  4031bc:	42a6      	cmp	r6, r4
  4031be:	d2f0      	bcs.n	4031a2 <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4031c0:	4d0c      	ldr	r5, [pc, #48]	; (4031f4 <pio_handler_set+0x64>)
  4031c2:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4031c6:	eb05 040e 	add.w	r4, r5, lr
  4031ca:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4031ce:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4031d0:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4031d2:	9906      	ldr	r1, [sp, #24]
  4031d4:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4031d6:	3601      	adds	r6, #1
  4031d8:	4566      	cmp	r6, ip
  4031da:	d101      	bne.n	4031e0 <pio_handler_set+0x50>
		gs_ul_nb_sources++;
  4031dc:	4904      	ldr	r1, [pc, #16]	; (4031f0 <pio_handler_set+0x60>)
  4031de:	600e      	str	r6, [r1, #0]
  4031e0:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4031e2:	461a      	mov	r2, r3
  4031e4:	4b04      	ldr	r3, [pc, #16]	; (4031f8 <pio_handler_set+0x68>)
  4031e6:	4798      	blx	r3

	return 0;
  4031e8:	2000      	movs	r0, #0
  4031ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4031ec:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4031ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4031f0:	204008dc 	.word	0x204008dc
  4031f4:	204008e0 	.word	0x204008e0
  4031f8:	00402fc9 	.word	0x00402fc9

004031fc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4031fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4031fe:	210a      	movs	r1, #10
  403200:	4801      	ldr	r0, [pc, #4]	; (403208 <PIOA_Handler+0xc>)
  403202:	4b02      	ldr	r3, [pc, #8]	; (40320c <PIOA_Handler+0x10>)
  403204:	4798      	blx	r3
  403206:	bd08      	pop	{r3, pc}
  403208:	400e0e00 	.word	0x400e0e00
  40320c:	00403141 	.word	0x00403141

00403210 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403210:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  403212:	210b      	movs	r1, #11
  403214:	4801      	ldr	r0, [pc, #4]	; (40321c <PIOB_Handler+0xc>)
  403216:	4b02      	ldr	r3, [pc, #8]	; (403220 <PIOB_Handler+0x10>)
  403218:	4798      	blx	r3
  40321a:	bd08      	pop	{r3, pc}
  40321c:	400e1000 	.word	0x400e1000
  403220:	00403141 	.word	0x00403141

00403224 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403224:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  403226:	210c      	movs	r1, #12
  403228:	4801      	ldr	r0, [pc, #4]	; (403230 <PIOC_Handler+0xc>)
  40322a:	4b02      	ldr	r3, [pc, #8]	; (403234 <PIOC_Handler+0x10>)
  40322c:	4798      	blx	r3
  40322e:	bd08      	pop	{r3, pc}
  403230:	400e1200 	.word	0x400e1200
  403234:	00403141 	.word	0x00403141

00403238 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  403238:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40323a:	2110      	movs	r1, #16
  40323c:	4801      	ldr	r0, [pc, #4]	; (403244 <PIOD_Handler+0xc>)
  40323e:	4b02      	ldr	r3, [pc, #8]	; (403248 <PIOD_Handler+0x10>)
  403240:	4798      	blx	r3
  403242:	bd08      	pop	{r3, pc}
  403244:	400e1400 	.word	0x400e1400
  403248:	00403141 	.word	0x00403141

0040324c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40324c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40324e:	2111      	movs	r1, #17
  403250:	4801      	ldr	r0, [pc, #4]	; (403258 <PIOE_Handler+0xc>)
  403252:	4b02      	ldr	r3, [pc, #8]	; (40325c <PIOE_Handler+0x10>)
  403254:	4798      	blx	r3
  403256:	bd08      	pop	{r3, pc}
  403258:	400e1600 	.word	0x400e1600
  40325c:	00403141 	.word	0x00403141

00403260 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  403260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403262:	4606      	mov	r6, r0
  403264:	460d      	mov	r5, r1
  403266:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  403268:	4b17      	ldr	r3, [pc, #92]	; (4032c8 <pio_handler_set_priority+0x68>)
  40326a:	4798      	blx	r3
  40326c:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40326e:	f04f 31ff 	mov.w	r1, #4294967295
  403272:	4630      	mov	r0, r6
  403274:	4b15      	ldr	r3, [pc, #84]	; (4032cc <pio_handler_set_priority+0x6c>)
  403276:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  403278:	4630      	mov	r0, r6
  40327a:	4b15      	ldr	r3, [pc, #84]	; (4032d0 <pio_handler_set_priority+0x70>)
  40327c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40327e:	fa5f fe85 	uxtb.w	lr, r5
  403282:	f00e 031f 	and.w	r3, lr, #31
  403286:	2201      	movs	r2, #1
  403288:	fa02 f303 	lsl.w	r3, r2, r3
  40328c:	0968      	lsrs	r0, r5, #5
  40328e:	4911      	ldr	r1, [pc, #68]	; (4032d4 <pio_handler_set_priority+0x74>)
  403290:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  403294:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403298:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  40329c:	2d00      	cmp	r5, #0
  40329e:	da07      	bge.n	4032b0 <pio_handler_set_priority+0x50>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4032a0:	f00e 0e0f 	and.w	lr, lr, #15
  4032a4:	0164      	lsls	r4, r4, #5
  4032a6:	b2e4      	uxtb	r4, r4
  4032a8:	4a0b      	ldr	r2, [pc, #44]	; (4032d8 <pio_handler_set_priority+0x78>)
  4032aa:	f802 400e 	strb.w	r4, [r2, lr]
  4032ae:	e003      	b.n	4032b8 <pio_handler_set_priority+0x58>
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4032b0:	0164      	lsls	r4, r4, #5
  4032b2:	b2e4      	uxtb	r4, r4
  4032b4:	4a09      	ldr	r2, [pc, #36]	; (4032dc <pio_handler_set_priority+0x7c>)
  4032b6:	5554      	strb	r4, [r2, r5]
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4032b8:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  4032bc:	4639      	mov	r1, r7
  4032be:	4630      	mov	r0, r6
  4032c0:	4b07      	ldr	r3, [pc, #28]	; (4032e0 <pio_handler_set_priority+0x80>)
  4032c2:	4798      	blx	r3
  4032c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4032c6:	bf00      	nop
  4032c8:	00403009 	.word	0x00403009
  4032cc:	00403001 	.word	0x00403001
  4032d0:	00403005 	.word	0x00403005
  4032d4:	e000e100 	.word	0xe000e100
  4032d8:	e000ed14 	.word	0xe000ed14
  4032dc:	e000e400 	.word	0xe000e400
  4032e0:	00402ffd 	.word	0x00402ffd

004032e4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4032e4:	2803      	cmp	r0, #3
  4032e6:	d007      	beq.n	4032f8 <pmc_mck_set_division+0x14>
  4032e8:	2804      	cmp	r0, #4
  4032ea:	d008      	beq.n	4032fe <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4032ec:	2802      	cmp	r0, #2
  4032ee:	bf0c      	ite	eq
  4032f0:	f44f 7280 	moveq.w	r2, #256	; 0x100
  4032f4:	2200      	movne	r2, #0
  4032f6:	e004      	b.n	403302 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4032f8:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  4032fc:	e001      	b.n	403302 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4032fe:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  403302:	4906      	ldr	r1, [pc, #24]	; (40331c <pmc_mck_set_division+0x38>)
  403304:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40330a:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40330c:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40330e:	460a      	mov	r2, r1
  403310:	6e93      	ldr	r3, [r2, #104]	; 0x68
  403312:	f013 0f08 	tst.w	r3, #8
  403316:	d0fb      	beq.n	403310 <pmc_mck_set_division+0x2c>
}
  403318:	4770      	bx	lr
  40331a:	bf00      	nop
  40331c:	400e0600 	.word	0x400e0600

00403320 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403320:	4a18      	ldr	r2, [pc, #96]	; (403384 <pmc_switch_mck_to_pllack+0x64>)
  403322:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403328:	4318      	orrs	r0, r3
  40332a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40332c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40332e:	f013 0f08 	tst.w	r3, #8
  403332:	d003      	beq.n	40333c <pmc_switch_mck_to_pllack+0x1c>
  403334:	e009      	b.n	40334a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403336:	3b01      	subs	r3, #1
  403338:	d103      	bne.n	403342 <pmc_switch_mck_to_pllack+0x22>
  40333a:	e01e      	b.n	40337a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40333c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403340:	4910      	ldr	r1, [pc, #64]	; (403384 <pmc_switch_mck_to_pllack+0x64>)
  403342:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403344:	f012 0f08 	tst.w	r2, #8
  403348:	d0f5      	beq.n	403336 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40334a:	4a0e      	ldr	r2, [pc, #56]	; (403384 <pmc_switch_mck_to_pllack+0x64>)
  40334c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40334e:	f023 0303 	bic.w	r3, r3, #3
  403352:	f043 0302 	orr.w	r3, r3, #2
  403356:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403358:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40335a:	f010 0008 	ands.w	r0, r0, #8
  40335e:	d004      	beq.n	40336a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403360:	2000      	movs	r0, #0
  403362:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  403364:	3b01      	subs	r3, #1
  403366:	d103      	bne.n	403370 <pmc_switch_mck_to_pllack+0x50>
  403368:	e009      	b.n	40337e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40336a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40336e:	4905      	ldr	r1, [pc, #20]	; (403384 <pmc_switch_mck_to_pllack+0x64>)
  403370:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403372:	f012 0f08 	tst.w	r2, #8
  403376:	d0f5      	beq.n	403364 <pmc_switch_mck_to_pllack+0x44>
  403378:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40337a:	2001      	movs	r0, #1
  40337c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40337e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  403380:	4770      	bx	lr
  403382:	bf00      	nop
  403384:	400e0600 	.word	0x400e0600

00403388 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403388:	b138      	cbz	r0, 40339a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40338a:	490e      	ldr	r1, [pc, #56]	; (4033c4 <pmc_switch_mainck_to_xtal+0x3c>)
  40338c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40338e:	4a0e      	ldr	r2, [pc, #56]	; (4033c8 <pmc_switch_mainck_to_xtal+0x40>)
  403390:	401a      	ands	r2, r3
  403392:	4b0e      	ldr	r3, [pc, #56]	; (4033cc <pmc_switch_mainck_to_xtal+0x44>)
  403394:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403396:	620b      	str	r3, [r1, #32]
  403398:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40339a:	480a      	ldr	r0, [pc, #40]	; (4033c4 <pmc_switch_mainck_to_xtal+0x3c>)
  40339c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40339e:	0209      	lsls	r1, r1, #8
  4033a0:	b289      	uxth	r1, r1
  4033a2:	4a0b      	ldr	r2, [pc, #44]	; (4033d0 <pmc_switch_mainck_to_xtal+0x48>)
  4033a4:	401a      	ands	r2, r3
  4033a6:	4b0b      	ldr	r3, [pc, #44]	; (4033d4 <pmc_switch_mainck_to_xtal+0x4c>)
  4033a8:	4313      	orrs	r3, r2
  4033aa:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4033ac:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4033ae:	4602      	mov	r2, r0
  4033b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4033b2:	f013 0f01 	tst.w	r3, #1
  4033b6:	d0fb      	beq.n	4033b0 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4033b8:	4a02      	ldr	r2, [pc, #8]	; (4033c4 <pmc_switch_mainck_to_xtal+0x3c>)
  4033ba:	6a11      	ldr	r1, [r2, #32]
  4033bc:	4b06      	ldr	r3, [pc, #24]	; (4033d8 <pmc_switch_mainck_to_xtal+0x50>)
  4033be:	430b      	orrs	r3, r1
  4033c0:	6213      	str	r3, [r2, #32]
  4033c2:	4770      	bx	lr
  4033c4:	400e0600 	.word	0x400e0600
  4033c8:	fec8fffc 	.word	0xfec8fffc
  4033cc:	01370002 	.word	0x01370002
  4033d0:	ffc8fffc 	.word	0xffc8fffc
  4033d4:	00370001 	.word	0x00370001
  4033d8:	01370000 	.word	0x01370000

004033dc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4033dc:	4b02      	ldr	r3, [pc, #8]	; (4033e8 <pmc_osc_is_ready_mainck+0xc>)
  4033de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4033e0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4033e4:	4770      	bx	lr
  4033e6:	bf00      	nop
  4033e8:	400e0600 	.word	0x400e0600

004033ec <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4033ec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4033f0:	4b01      	ldr	r3, [pc, #4]	; (4033f8 <pmc_disable_pllack+0xc>)
  4033f2:	629a      	str	r2, [r3, #40]	; 0x28
  4033f4:	4770      	bx	lr
  4033f6:	bf00      	nop
  4033f8:	400e0600 	.word	0x400e0600

004033fc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4033fc:	4b02      	ldr	r3, [pc, #8]	; (403408 <pmc_is_locked_pllack+0xc>)
  4033fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  403400:	f000 0002 	and.w	r0, r0, #2
  403404:	4770      	bx	lr
  403406:	bf00      	nop
  403408:	400e0600 	.word	0x400e0600

0040340c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40340c:	283f      	cmp	r0, #63	; 0x3f
  40340e:	d81e      	bhi.n	40344e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403410:	281f      	cmp	r0, #31
  403412:	d80c      	bhi.n	40342e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403414:	4b11      	ldr	r3, [pc, #68]	; (40345c <pmc_enable_periph_clk+0x50>)
  403416:	699a      	ldr	r2, [r3, #24]
  403418:	2301      	movs	r3, #1
  40341a:	4083      	lsls	r3, r0
  40341c:	4393      	bics	r3, r2
  40341e:	d018      	beq.n	403452 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403420:	2301      	movs	r3, #1
  403422:	fa03 f000 	lsl.w	r0, r3, r0
  403426:	4b0d      	ldr	r3, [pc, #52]	; (40345c <pmc_enable_periph_clk+0x50>)
  403428:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40342a:	2000      	movs	r0, #0
  40342c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  40342e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403430:	4b0a      	ldr	r3, [pc, #40]	; (40345c <pmc_enable_periph_clk+0x50>)
  403432:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  403436:	2301      	movs	r3, #1
  403438:	4083      	lsls	r3, r0
  40343a:	4393      	bics	r3, r2
  40343c:	d00b      	beq.n	403456 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40343e:	2301      	movs	r3, #1
  403440:	fa03 f000 	lsl.w	r0, r3, r0
  403444:	4b05      	ldr	r3, [pc, #20]	; (40345c <pmc_enable_periph_clk+0x50>)
  403446:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  40344a:	2000      	movs	r0, #0
  40344c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40344e:	2001      	movs	r0, #1
  403450:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403452:	2000      	movs	r0, #0
  403454:	4770      	bx	lr
  403456:	2000      	movs	r0, #0
}
  403458:	4770      	bx	lr
  40345a:	bf00      	nop
  40345c:	400e0600 	.word	0x400e0600

00403460 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  403460:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  403462:	4b07      	ldr	r3, [pc, #28]	; (403480 <spi_enable_clock+0x20>)
  403464:	4298      	cmp	r0, r3
  403466:	d103      	bne.n	403470 <spi_enable_clock+0x10>
  403468:	2015      	movs	r0, #21
  40346a:	4b06      	ldr	r3, [pc, #24]	; (403484 <spi_enable_clock+0x24>)
  40346c:	4798      	blx	r3
  40346e:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  403470:	4b05      	ldr	r3, [pc, #20]	; (403488 <spi_enable_clock+0x28>)
  403472:	4298      	cmp	r0, r3
  403474:	d102      	bne.n	40347c <spi_enable_clock+0x1c>
  403476:	202a      	movs	r0, #42	; 0x2a
  403478:	4b02      	ldr	r3, [pc, #8]	; (403484 <spi_enable_clock+0x24>)
  40347a:	4798      	blx	r3
  40347c:	bd08      	pop	{r3, pc}
  40347e:	bf00      	nop
  403480:	40008000 	.word	0x40008000
  403484:	0040340d 	.word	0x0040340d
  403488:	40058000 	.word	0x40058000

0040348c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40348c:	6843      	ldr	r3, [r0, #4]
  40348e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  403492:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  403494:	6843      	ldr	r3, [r0, #4]
  403496:	0409      	lsls	r1, r1, #16
  403498:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40349c:	430b      	orrs	r3, r1
  40349e:	6043      	str	r3, [r0, #4]
  4034a0:	4770      	bx	lr
  4034a2:	bf00      	nop

004034a4 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  4034a4:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4034a6:	f643 2399 	movw	r3, #15001	; 0x3a99
  4034aa:	e001      	b.n	4034b0 <spi_read+0xc>
		if (!timeout--) {
  4034ac:	3b01      	subs	r3, #1
  4034ae:	d00e      	beq.n	4034ce <spi_read+0x2a>
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4034b0:	6904      	ldr	r4, [r0, #16]
  4034b2:	f014 0f01 	tst.w	r4, #1
  4034b6:	d0f9      	beq.n	4034ac <spi_read+0x8>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	reg_value = p_spi->SPI_RDR;
  4034b8:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4034ba:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4034bc:	f010 0f02 	tst.w	r0, #2
  4034c0:	d002      	beq.n	4034c8 <spi_read+0x24>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  4034c2:	f3c3 4003 	ubfx	r0, r3, #16, #4
  4034c6:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  4034c8:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  4034ca:	2000      	movs	r0, #0
  4034cc:	e000      	b.n	4034d0 <spi_read+0x2c>
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  4034ce:	2001      	movs	r0, #1
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);

	return SPI_OK;
}
  4034d0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4034d4:	4770      	bx	lr
  4034d6:	bf00      	nop

004034d8 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4034d8:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4034da:	f643 2499 	movw	r4, #15001	; 0x3a99
  4034de:	e001      	b.n	4034e4 <spi_write+0xc>
		if (!timeout--) {
  4034e0:	3c01      	subs	r4, #1
  4034e2:	d011      	beq.n	403508 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4034e4:	6905      	ldr	r5, [r0, #16]
  4034e6:	f015 0f02 	tst.w	r5, #2
  4034ea:	d0f9      	beq.n	4034e0 <spi_write+0x8>
  4034ec:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4034ee:	f014 0f02 	tst.w	r4, #2
  4034f2:	d006      	beq.n	403502 <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4034f4:	0412      	lsls	r2, r2, #16
  4034f6:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4034fa:	4311      	orrs	r1, r2
		if (uc_last) {
  4034fc:	b10b      	cbz	r3, 403502 <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  4034fe:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  403502:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  403504:	2000      	movs	r0, #0
  403506:	e000      	b.n	40350a <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  403508:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  40350a:	bc30      	pop	{r4, r5}
  40350c:	4770      	bx	lr
  40350e:	bf00      	nop

00403510 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  403510:	b132      	cbz	r2, 403520 <spi_set_clock_polarity+0x10>
  403512:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  403516:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403518:	f043 0301 	orr.w	r3, r3, #1
  40351c:	6303      	str	r3, [r0, #48]	; 0x30
  40351e:	4770      	bx	lr
  403520:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  403524:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403526:	f023 0301 	bic.w	r3, r3, #1
  40352a:	6303      	str	r3, [r0, #48]	; 0x30
  40352c:	4770      	bx	lr
  40352e:	bf00      	nop

00403530 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  403530:	b132      	cbz	r2, 403540 <spi_set_clock_phase+0x10>
  403532:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  403536:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403538:	f043 0302 	orr.w	r3, r3, #2
  40353c:	6303      	str	r3, [r0, #48]	; 0x30
  40353e:	4770      	bx	lr
  403540:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  403544:	6b03      	ldr	r3, [r0, #48]	; 0x30
  403546:	f023 0302 	bic.w	r3, r3, #2
  40354a:	6303      	str	r3, [r0, #48]	; 0x30
  40354c:	4770      	bx	lr
  40354e:	bf00      	nop

00403550 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  403550:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  403554:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403556:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40355a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40355c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40355e:	431a      	orrs	r2, r3
  403560:	630a      	str	r2, [r1, #48]	; 0x30
  403562:	4770      	bx	lr

00403564 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  403564:	1e43      	subs	r3, r0, #1
  403566:	4419      	add	r1, r3
  403568:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40356c:	1e43      	subs	r3, r0, #1
  40356e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  403570:	bf94      	ite	ls
  403572:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  403574:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  403578:	4770      	bx	lr
  40357a:	bf00      	nop

0040357c <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40357c:	b16a      	cbz	r2, 40359a <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40357e:	b410      	push	{r4}
  403580:	4614      	mov	r4, r2
  403582:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  403586:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403588:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40358c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40358e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  403590:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  403594:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  403596:	2000      	movs	r0, #0
  403598:	e002      	b.n	4035a0 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  40359a:	f04f 30ff 	mov.w	r0, #4294967295
  40359e:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  4035a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4035a4:	4770      	bx	lr
  4035a6:	bf00      	nop

004035a8 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4035a8:	b410      	push	{r4}
  4035aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4035ae:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4035b0:	b280      	uxth	r0, r0
  4035b2:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4035b4:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4035b6:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4035ba:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4035be:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4035c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4035c4:	4770      	bx	lr
  4035c6:	bf00      	nop

004035c8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4035c8:	6943      	ldr	r3, [r0, #20]
  4035ca:	f013 0f02 	tst.w	r3, #2
  4035ce:	d002      	beq.n	4035d6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4035d0:	61c1      	str	r1, [r0, #28]
	return 0;
  4035d2:	2000      	movs	r0, #0
  4035d4:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4035d6:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4035d8:	4770      	bx	lr
  4035da:	bf00      	nop

004035dc <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4035dc:	6943      	ldr	r3, [r0, #20]
  4035de:	f013 0f01 	tst.w	r3, #1
  4035e2:	d003      	beq.n	4035ec <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4035e4:	6983      	ldr	r3, [r0, #24]
  4035e6:	700b      	strb	r3, [r1, #0]
	return 0;
  4035e8:	2000      	movs	r0, #0
  4035ea:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4035ec:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4035ee:	4770      	bx	lr

004035f0 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4035f0:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4035f2:	010c      	lsls	r4, r1, #4
  4035f4:	4294      	cmp	r4, r2
  4035f6:	d90f      	bls.n	403618 <usart_set_async_baudrate+0x28>
  4035f8:	e01a      	b.n	403630 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4035fa:	6841      	ldr	r1, [r0, #4]
  4035fc:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  403600:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  403602:	0412      	lsls	r2, r2, #16
  403604:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  403608:	431a      	orrs	r2, r3
  40360a:	6202      	str	r2, [r0, #32]

	return 0;
  40360c:	2000      	movs	r0, #0
  40360e:	e01c      	b.n	40364a <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  403610:	2001      	movs	r0, #1
  403612:	e01a      	b.n	40364a <usart_set_async_baudrate+0x5a>
  403614:	2001      	movs	r0, #1
  403616:	e018      	b.n	40364a <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403618:	0863      	lsrs	r3, r4, #1
  40361a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40361e:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  403622:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403624:	1e5c      	subs	r4, r3, #1
  403626:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40362a:	428c      	cmp	r4, r1
  40362c:	d9e9      	bls.n	403602 <usart_set_async_baudrate+0x12>
  40362e:	e7ef      	b.n	403610 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403630:	00c9      	lsls	r1, r1, #3
  403632:	084b      	lsrs	r3, r1, #1
  403634:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  403638:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40363c:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40363e:	1e5c      	subs	r4, r3, #1
  403640:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  403644:	428c      	cmp	r4, r1
  403646:	d8e5      	bhi.n	403614 <usart_set_async_baudrate+0x24>
  403648:	e7d7      	b.n	4035fa <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  40364a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40364e:	4770      	bx	lr

00403650 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  403650:	4b08      	ldr	r3, [pc, #32]	; (403674 <usart_reset+0x24>)
  403652:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  403656:	2300      	movs	r3, #0
  403658:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40365a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40365c:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40365e:	2388      	movs	r3, #136	; 0x88
  403660:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  403662:	2324      	movs	r3, #36	; 0x24
  403664:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  403666:	f44f 7380 	mov.w	r3, #256	; 0x100
  40366a:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  40366c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  403670:	6003      	str	r3, [r0, #0]
  403672:	4770      	bx	lr
  403674:	55534100 	.word	0x55534100

00403678 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  403678:	b570      	push	{r4, r5, r6, lr}
  40367a:	4605      	mov	r5, r0
  40367c:	460c      	mov	r4, r1
  40367e:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  403680:	4b0f      	ldr	r3, [pc, #60]	; (4036c0 <usart_init_rs232+0x48>)
  403682:	4798      	blx	r3

	ul_reg_val = 0;
  403684:	2200      	movs	r2, #0
  403686:	4b0f      	ldr	r3, [pc, #60]	; (4036c4 <usart_init_rs232+0x4c>)
  403688:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40368a:	b19c      	cbz	r4, 4036b4 <usart_init_rs232+0x3c>
  40368c:	4632      	mov	r2, r6
  40368e:	6821      	ldr	r1, [r4, #0]
  403690:	4628      	mov	r0, r5
  403692:	4b0d      	ldr	r3, [pc, #52]	; (4036c8 <usart_init_rs232+0x50>)
  403694:	4798      	blx	r3
  403696:	4602      	mov	r2, r0
  403698:	b970      	cbnz	r0, 4036b8 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40369a:	6861      	ldr	r1, [r4, #4]
  40369c:	68a3      	ldr	r3, [r4, #8]
  40369e:	4319      	orrs	r1, r3
  4036a0:	6923      	ldr	r3, [r4, #16]
  4036a2:	4319      	orrs	r1, r3
  4036a4:	68e3      	ldr	r3, [r4, #12]
  4036a6:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4036a8:	4906      	ldr	r1, [pc, #24]	; (4036c4 <usart_init_rs232+0x4c>)
  4036aa:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  4036ac:	6869      	ldr	r1, [r5, #4]
  4036ae:	430b      	orrs	r3, r1
  4036b0:	606b      	str	r3, [r5, #4]

	return 0;
  4036b2:	e002      	b.n	4036ba <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4036b4:	2201      	movs	r2, #1
  4036b6:	e000      	b.n	4036ba <usart_init_rs232+0x42>
  4036b8:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  4036ba:	4610      	mov	r0, r2
  4036bc:	bd70      	pop	{r4, r5, r6, pc}
  4036be:	bf00      	nop
  4036c0:	00403651 	.word	0x00403651
  4036c4:	20400950 	.word	0x20400950
  4036c8:	004035f1 	.word	0x004035f1

004036cc <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  4036cc:	2340      	movs	r3, #64	; 0x40
  4036ce:	6003      	str	r3, [r0, #0]
  4036d0:	4770      	bx	lr
  4036d2:	bf00      	nop

004036d4 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  4036d4:	2310      	movs	r3, #16
  4036d6:	6003      	str	r3, [r0, #0]
  4036d8:	4770      	bx	lr
  4036da:	bf00      	nop

004036dc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4036dc:	6943      	ldr	r3, [r0, #20]
  4036de:	f013 0f02 	tst.w	r3, #2
  4036e2:	d004      	beq.n	4036ee <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4036e4:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4036e8:	61c1      	str	r1, [r0, #28]
	return 0;
  4036ea:	2000      	movs	r0, #0
  4036ec:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4036ee:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4036f0:	4770      	bx	lr
  4036f2:	bf00      	nop

004036f4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4036f4:	6943      	ldr	r3, [r0, #20]
  4036f6:	f013 0f01 	tst.w	r3, #1
  4036fa:	d005      	beq.n	403708 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4036fc:	6983      	ldr	r3, [r0, #24]
  4036fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403702:	600b      	str	r3, [r1, #0]

	return 0;
  403704:	2000      	movs	r0, #0
  403706:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  403708:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40370a:	4770      	bx	lr

0040370c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40370c:	e7fe      	b.n	40370c <Dummy_Handler>
  40370e:	bf00      	nop

00403710 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403710:	b500      	push	{lr}
  403712:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  403714:	4b27      	ldr	r3, [pc, #156]	; (4037b4 <Reset_Handler+0xa4>)
  403716:	4a28      	ldr	r2, [pc, #160]	; (4037b8 <Reset_Handler+0xa8>)
  403718:	429a      	cmp	r2, r3
  40371a:	d003      	beq.n	403724 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  40371c:	4b27      	ldr	r3, [pc, #156]	; (4037bc <Reset_Handler+0xac>)
  40371e:	4a25      	ldr	r2, [pc, #148]	; (4037b4 <Reset_Handler+0xa4>)
  403720:	429a      	cmp	r2, r3
  403722:	d304      	bcc.n	40372e <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403724:	4b26      	ldr	r3, [pc, #152]	; (4037c0 <Reset_Handler+0xb0>)
  403726:	4a27      	ldr	r2, [pc, #156]	; (4037c4 <Reset_Handler+0xb4>)
  403728:	429a      	cmp	r2, r3
  40372a:	d30f      	bcc.n	40374c <Reset_Handler+0x3c>
  40372c:	e01a      	b.n	403764 <Reset_Handler+0x54>
  40372e:	4921      	ldr	r1, [pc, #132]	; (4037b4 <Reset_Handler+0xa4>)
  403730:	4b25      	ldr	r3, [pc, #148]	; (4037c8 <Reset_Handler+0xb8>)
  403732:	1a5b      	subs	r3, r3, r1
  403734:	f023 0303 	bic.w	r3, r3, #3
  403738:	3304      	adds	r3, #4
  40373a:	4a1f      	ldr	r2, [pc, #124]	; (4037b8 <Reset_Handler+0xa8>)
  40373c:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  40373e:	f852 0b04 	ldr.w	r0, [r2], #4
  403742:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  403746:	429a      	cmp	r2, r3
  403748:	d1f9      	bne.n	40373e <Reset_Handler+0x2e>
  40374a:	e7eb      	b.n	403724 <Reset_Handler+0x14>
  40374c:	4b1f      	ldr	r3, [pc, #124]	; (4037cc <Reset_Handler+0xbc>)
  40374e:	4a20      	ldr	r2, [pc, #128]	; (4037d0 <Reset_Handler+0xc0>)
  403750:	1ad2      	subs	r2, r2, r3
  403752:	f022 0203 	bic.w	r2, r2, #3
  403756:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403758:	3b04      	subs	r3, #4
                *pDest++ = 0;
  40375a:	2100      	movs	r1, #0
  40375c:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403760:	4293      	cmp	r3, r2
  403762:	d1fb      	bne.n	40375c <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403764:	4a1b      	ldr	r2, [pc, #108]	; (4037d4 <Reset_Handler+0xc4>)
  403766:	4b1c      	ldr	r3, [pc, #112]	; (4037d8 <Reset_Handler+0xc8>)
  403768:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40376c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40376e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  403772:	fab3 f383 	clz	r3, r3
  403776:	095b      	lsrs	r3, r3, #5
  403778:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40377a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40377c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  403780:	2200      	movs	r2, #0
  403782:	4b16      	ldr	r3, [pc, #88]	; (4037dc <Reset_Handler+0xcc>)
  403784:	701a      	strb	r2, [r3, #0]
	return flags;
  403786:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  403788:	4a15      	ldr	r2, [pc, #84]	; (4037e0 <Reset_Handler+0xd0>)
  40378a:	6813      	ldr	r3, [r2, #0]
  40378c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  403790:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  403792:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  403796:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40379a:	b129      	cbz	r1, 4037a8 <Reset_Handler+0x98>
		cpu_irq_enable();
  40379c:	2201      	movs	r2, #1
  40379e:	4b0f      	ldr	r3, [pc, #60]	; (4037dc <Reset_Handler+0xcc>)
  4037a0:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4037a2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4037a6:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4037a8:	4b0e      	ldr	r3, [pc, #56]	; (4037e4 <Reset_Handler+0xd4>)
  4037aa:	4798      	blx	r3

        /* Branch to main function */
        main();
  4037ac:	4b0e      	ldr	r3, [pc, #56]	; (4037e8 <Reset_Handler+0xd8>)
  4037ae:	4798      	blx	r3
  4037b0:	e7fe      	b.n	4037b0 <Reset_Handler+0xa0>
  4037b2:	bf00      	nop
  4037b4:	20400000 	.word	0x20400000
  4037b8:	00408068 	.word	0x00408068
  4037bc:	20400884 	.word	0x20400884
  4037c0:	20401014 	.word	0x20401014
  4037c4:	20400884 	.word	0x20400884
  4037c8:	20400883 	.word	0x20400883
  4037cc:	20400888 	.word	0x20400888
  4037d0:	20401017 	.word	0x20401017
  4037d4:	e000ed00 	.word	0xe000ed00
  4037d8:	00400000 	.word	0x00400000
  4037dc:	20400014 	.word	0x20400014
  4037e0:	e000ed88 	.word	0xe000ed88
  4037e4:	00403e81 	.word	0x00403e81
  4037e8:	00403cd9 	.word	0x00403cd9

004037ec <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4037ec:	4b3c      	ldr	r3, [pc, #240]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4037f0:	f003 0303 	and.w	r3, r3, #3
  4037f4:	2b01      	cmp	r3, #1
  4037f6:	d00f      	beq.n	403818 <SystemCoreClockUpdate+0x2c>
  4037f8:	b113      	cbz	r3, 403800 <SystemCoreClockUpdate+0x14>
  4037fa:	2b02      	cmp	r3, #2
  4037fc:	d029      	beq.n	403852 <SystemCoreClockUpdate+0x66>
  4037fe:	e057      	b.n	4038b0 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  403800:	4b38      	ldr	r3, [pc, #224]	; (4038e4 <SystemCoreClockUpdate+0xf8>)
  403802:	695b      	ldr	r3, [r3, #20]
  403804:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403808:	bf14      	ite	ne
  40380a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40380e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  403812:	4b35      	ldr	r3, [pc, #212]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403814:	601a      	str	r2, [r3, #0]
  403816:	e04b      	b.n	4038b0 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403818:	4b31      	ldr	r3, [pc, #196]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  40381a:	6a1b      	ldr	r3, [r3, #32]
  40381c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403820:	d003      	beq.n	40382a <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403822:	4a32      	ldr	r2, [pc, #200]	; (4038ec <SystemCoreClockUpdate+0x100>)
  403824:	4b30      	ldr	r3, [pc, #192]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403826:	601a      	str	r2, [r3, #0]
  403828:	e042      	b.n	4038b0 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40382a:	4a31      	ldr	r2, [pc, #196]	; (4038f0 <SystemCoreClockUpdate+0x104>)
  40382c:	4b2e      	ldr	r3, [pc, #184]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  40382e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403830:	4b2b      	ldr	r3, [pc, #172]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403832:	6a1b      	ldr	r3, [r3, #32]
  403834:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403838:	2b10      	cmp	r3, #16
  40383a:	d002      	beq.n	403842 <SystemCoreClockUpdate+0x56>
  40383c:	2b20      	cmp	r3, #32
  40383e:	d004      	beq.n	40384a <SystemCoreClockUpdate+0x5e>
  403840:	e036      	b.n	4038b0 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  403842:	4a2c      	ldr	r2, [pc, #176]	; (4038f4 <SystemCoreClockUpdate+0x108>)
  403844:	4b28      	ldr	r3, [pc, #160]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403846:	601a      	str	r2, [r3, #0]
          break;
  403848:	e032      	b.n	4038b0 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40384a:	4a28      	ldr	r2, [pc, #160]	; (4038ec <SystemCoreClockUpdate+0x100>)
  40384c:	4b26      	ldr	r3, [pc, #152]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  40384e:	601a      	str	r2, [r3, #0]
          break;
  403850:	e02e      	b.n	4038b0 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403852:	4b23      	ldr	r3, [pc, #140]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403854:	6a1b      	ldr	r3, [r3, #32]
  403856:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40385a:	d003      	beq.n	403864 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40385c:	4a23      	ldr	r2, [pc, #140]	; (4038ec <SystemCoreClockUpdate+0x100>)
  40385e:	4b22      	ldr	r3, [pc, #136]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403860:	601a      	str	r2, [r3, #0]
  403862:	e012      	b.n	40388a <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403864:	4a22      	ldr	r2, [pc, #136]	; (4038f0 <SystemCoreClockUpdate+0x104>)
  403866:	4b20      	ldr	r3, [pc, #128]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403868:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40386a:	4b1d      	ldr	r3, [pc, #116]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  40386c:	6a1b      	ldr	r3, [r3, #32]
  40386e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403872:	2b10      	cmp	r3, #16
  403874:	d002      	beq.n	40387c <SystemCoreClockUpdate+0x90>
  403876:	2b20      	cmp	r3, #32
  403878:	d004      	beq.n	403884 <SystemCoreClockUpdate+0x98>
  40387a:	e006      	b.n	40388a <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  40387c:	4a1d      	ldr	r2, [pc, #116]	; (4038f4 <SystemCoreClockUpdate+0x108>)
  40387e:	4b1a      	ldr	r3, [pc, #104]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403880:	601a      	str	r2, [r3, #0]
          break;
  403882:	e002      	b.n	40388a <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  403884:	4a19      	ldr	r2, [pc, #100]	; (4038ec <SystemCoreClockUpdate+0x100>)
  403886:	4b18      	ldr	r3, [pc, #96]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  403888:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40388a:	4b15      	ldr	r3, [pc, #84]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  40388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40388e:	f003 0303 	and.w	r3, r3, #3
  403892:	2b02      	cmp	r3, #2
  403894:	d10c      	bne.n	4038b0 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403896:	4a12      	ldr	r2, [pc, #72]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  403898:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40389a:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40389c:	4812      	ldr	r0, [pc, #72]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  40389e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  4038a2:	6803      	ldr	r3, [r0, #0]
  4038a4:	fb01 3303 	mla	r3, r1, r3, r3
  4038a8:	b2d2      	uxtb	r2, r2
  4038aa:	fbb3 f3f2 	udiv	r3, r3, r2
  4038ae:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4038b0:	4b0b      	ldr	r3, [pc, #44]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4038b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4038b8:	2b70      	cmp	r3, #112	; 0x70
  4038ba:	d107      	bne.n	4038cc <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  4038bc:	4a0a      	ldr	r2, [pc, #40]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  4038be:	6813      	ldr	r3, [r2, #0]
  4038c0:	490d      	ldr	r1, [pc, #52]	; (4038f8 <SystemCoreClockUpdate+0x10c>)
  4038c2:	fba1 1303 	umull	r1, r3, r1, r3
  4038c6:	085b      	lsrs	r3, r3, #1
  4038c8:	6013      	str	r3, [r2, #0]
  4038ca:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4038cc:	4b04      	ldr	r3, [pc, #16]	; (4038e0 <SystemCoreClockUpdate+0xf4>)
  4038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038d0:	4905      	ldr	r1, [pc, #20]	; (4038e8 <SystemCoreClockUpdate+0xfc>)
  4038d2:	f3c3 1202 	ubfx	r2, r3, #4, #3
  4038d6:	680b      	ldr	r3, [r1, #0]
  4038d8:	40d3      	lsrs	r3, r2
  4038da:	600b      	str	r3, [r1, #0]
  4038dc:	4770      	bx	lr
  4038de:	bf00      	nop
  4038e0:	400e0600 	.word	0x400e0600
  4038e4:	400e1810 	.word	0x400e1810
  4038e8:	20400018 	.word	0x20400018
  4038ec:	00b71b00 	.word	0x00b71b00
  4038f0:	003d0900 	.word	0x003d0900
  4038f4:	007a1200 	.word	0x007a1200
  4038f8:	aaaaaaab 	.word	0xaaaaaaab

004038fc <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4038fc:	4b12      	ldr	r3, [pc, #72]	; (403948 <system_init_flash+0x4c>)
  4038fe:	4298      	cmp	r0, r3
  403900:	d804      	bhi.n	40390c <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403902:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403906:	4b11      	ldr	r3, [pc, #68]	; (40394c <system_init_flash+0x50>)
  403908:	601a      	str	r2, [r3, #0]
  40390a:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40390c:	4b10      	ldr	r3, [pc, #64]	; (403950 <system_init_flash+0x54>)
  40390e:	4298      	cmp	r0, r3
  403910:	d803      	bhi.n	40391a <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403912:	4a10      	ldr	r2, [pc, #64]	; (403954 <system_init_flash+0x58>)
  403914:	4b0d      	ldr	r3, [pc, #52]	; (40394c <system_init_flash+0x50>)
  403916:	601a      	str	r2, [r3, #0]
  403918:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40391a:	4b0f      	ldr	r3, [pc, #60]	; (403958 <system_init_flash+0x5c>)
  40391c:	4298      	cmp	r0, r3
  40391e:	d803      	bhi.n	403928 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403920:	4a0e      	ldr	r2, [pc, #56]	; (40395c <system_init_flash+0x60>)
  403922:	4b0a      	ldr	r3, [pc, #40]	; (40394c <system_init_flash+0x50>)
  403924:	601a      	str	r2, [r3, #0]
  403926:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  403928:	4b0d      	ldr	r3, [pc, #52]	; (403960 <system_init_flash+0x64>)
  40392a:	4298      	cmp	r0, r3
  40392c:	d803      	bhi.n	403936 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40392e:	4a0d      	ldr	r2, [pc, #52]	; (403964 <system_init_flash+0x68>)
  403930:	4b06      	ldr	r3, [pc, #24]	; (40394c <system_init_flash+0x50>)
  403932:	601a      	str	r2, [r3, #0]
  403934:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  403936:	4b0c      	ldr	r3, [pc, #48]	; (403968 <system_init_flash+0x6c>)
  403938:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40393a:	bf94      	ite	ls
  40393c:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403940:	4a0a      	ldrhi	r2, [pc, #40]	; (40396c <system_init_flash+0x70>)
  403942:	4b02      	ldr	r3, [pc, #8]	; (40394c <system_init_flash+0x50>)
  403944:	601a      	str	r2, [r3, #0]
  403946:	4770      	bx	lr
  403948:	01312cff 	.word	0x01312cff
  40394c:	400e0c00 	.word	0x400e0c00
  403950:	026259ff 	.word	0x026259ff
  403954:	04000100 	.word	0x04000100
  403958:	039386ff 	.word	0x039386ff
  40395c:	04000200 	.word	0x04000200
  403960:	04c4b3ff 	.word	0x04c4b3ff
  403964:	04000300 	.word	0x04000300
  403968:	05f5e0ff 	.word	0x05f5e0ff
  40396c:	04000500 	.word	0x04000500

00403970 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  403970:	4b09      	ldr	r3, [pc, #36]	; (403998 <_sbrk+0x28>)
  403972:	681b      	ldr	r3, [r3, #0]
  403974:	b913      	cbnz	r3, 40397c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  403976:	4a09      	ldr	r2, [pc, #36]	; (40399c <_sbrk+0x2c>)
  403978:	4b07      	ldr	r3, [pc, #28]	; (403998 <_sbrk+0x28>)
  40397a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40397c:	4b06      	ldr	r3, [pc, #24]	; (403998 <_sbrk+0x28>)
  40397e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  403980:	181a      	adds	r2, r3, r0
  403982:	4907      	ldr	r1, [pc, #28]	; (4039a0 <_sbrk+0x30>)
  403984:	4291      	cmp	r1, r2
  403986:	db04      	blt.n	403992 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  403988:	4610      	mov	r0, r2
  40398a:	4a03      	ldr	r2, [pc, #12]	; (403998 <_sbrk+0x28>)
  40398c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40398e:	4618      	mov	r0, r3
  403990:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  403992:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  403996:	4770      	bx	lr
  403998:	20400954 	.word	0x20400954
  40399c:	20403218 	.word	0x20403218
  4039a0:	2045fffc 	.word	0x2045fffc

004039a4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4039a4:	f04f 30ff 	mov.w	r0, #4294967295
  4039a8:	4770      	bx	lr
  4039aa:	bf00      	nop

004039ac <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4039ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4039b0:	604b      	str	r3, [r1, #4]

	return 0;
}
  4039b2:	2000      	movs	r0, #0
  4039b4:	4770      	bx	lr
  4039b6:	bf00      	nop

004039b8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4039b8:	2001      	movs	r0, #1
  4039ba:	4770      	bx	lr

004039bc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4039bc:	2000      	movs	r0, #0
  4039be:	4770      	bx	lr

004039c0 <socket_cb>:
 *  - tstrSocketAcceptMsg
 *  - tstrSocketConnectMsg
 *  - tstrSocketRecvMsg
 */
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
  4039c0:	b538      	push	{r3, r4, r5, lr}
  4039c2:	4614      	mov	r4, r2
	switch (u8Msg) {
  4039c4:	2906      	cmp	r1, #6
  4039c6:	d02b      	beq.n	403a20 <socket_cb+0x60>
  4039c8:	2907      	cmp	r1, #7
  4039ca:	d025      	beq.n	403a18 <socket_cb+0x58>
  4039cc:	2905      	cmp	r1, #5
  4039ce:	d151      	bne.n	403a74 <socket_cb+0xb4>
   
  /* Socket connected */
  case SOCKET_MSG_CONNECT:
  {
    tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
    if (pstrConnect && pstrConnect->s8Error >= 0) {
  4039d0:	b1ba      	cbz	r2, 403a02 <socket_cb+0x42>
  4039d2:	f992 3001 	ldrsb.w	r3, [r2, #1]
  4039d6:	2b00      	cmp	r3, #0
  4039d8:	db13      	blt.n	403a02 <socket_cb+0x42>
      printf("socket_cb: connect success!\r\n");
  4039da:	4827      	ldr	r0, [pc, #156]	; (403a78 <socket_cb+0xb8>)
  4039dc:	4b27      	ldr	r3, [pc, #156]	; (403a7c <socket_cb+0xbc>)
  4039de:	4798      	blx	r3
      
      //int8_t  messageAck[]="GET led=status";
      //int8_t  messageAck[]="GET /btn/1";
      send(tcp_client_socket, POST_MSG_LED, sizeof(POST_MSG_LED), 0);
  4039e0:	4c27      	ldr	r4, [pc, #156]	; (403a80 <socket_cb+0xc0>)
  4039e2:	2300      	movs	r3, #0
  4039e4:	2211      	movs	r2, #17
  4039e6:	4927      	ldr	r1, [pc, #156]	; (403a84 <socket_cb+0xc4>)
  4039e8:	f994 0000 	ldrsb.w	r0, [r4]
  4039ec:	4d26      	ldr	r5, [pc, #152]	; (403a88 <socket_cb+0xc8>)
  4039ee:	47a8      	blx	r5
      recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
  4039f0:	2300      	movs	r3, #0
  4039f2:	f240 52b4 	movw	r2, #1460	; 0x5b4
  4039f6:	4925      	ldr	r1, [pc, #148]	; (403a8c <socket_cb+0xcc>)
  4039f8:	f994 0000 	ldrsb.w	r0, [r4]
  4039fc:	4c24      	ldr	r4, [pc, #144]	; (403a90 <socket_cb+0xd0>)
  4039fe:	47a0      	blx	r4
  403a00:	bd38      	pop	{r3, r4, r5, pc}
      
      } else {
      printf("socket_cb: connect error!\r\n");
  403a02:	4824      	ldr	r0, [pc, #144]	; (403a94 <socket_cb+0xd4>)
  403a04:	4b1d      	ldr	r3, [pc, #116]	; (403a7c <socket_cb+0xbc>)
  403a06:	4798      	blx	r3
      close(tcp_client_socket);
  403a08:	4c1d      	ldr	r4, [pc, #116]	; (403a80 <socket_cb+0xc0>)
  403a0a:	f994 0000 	ldrsb.w	r0, [r4]
  403a0e:	4b22      	ldr	r3, [pc, #136]	; (403a98 <socket_cb+0xd8>)
  403a10:	4798      	blx	r3
      tcp_client_socket = -1;
  403a12:	23ff      	movs	r3, #255	; 0xff
  403a14:	7023      	strb	r3, [r4, #0]
  403a16:	bd38      	pop	{r3, r4, r5, pc}
  break;

	/* Message send */
	case SOCKET_MSG_SEND:
	{
		printf("socket_cb: send success!\r\n");
  403a18:	4820      	ldr	r0, [pc, #128]	; (403a9c <socket_cb+0xdc>)
  403a1a:	4b18      	ldr	r3, [pc, #96]	; (403a7c <socket_cb+0xbc>)
  403a1c:	4798      	blx	r3
	  //printf("TCP Server Test Complete!\r\n");
		//printf("close socket\n");
		//close(tcp_client_socket);
		//close(tcp_server_socket);
	}
	break;
  403a1e:	bd38      	pop	{r3, r4, r5, pc}
    
    uint8_t  messageAck[64];
    uint16_t messageAckSize;
    uint8_t  command;
    
		if (pstrRecv && pstrRecv->s16BufferSize > 0) {        
  403a20:	b1f2      	cbz	r2, 403a60 <socket_cb+0xa0>
  403a22:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  403a26:	2b00      	cmp	r3, #0
  403a28:	dd1a      	ble.n	403a60 <socket_cb+0xa0>
      // Para debug das mensagens do socket
			printf("%s \r\n", pstrRecv->pu8Buffer);   
  403a2a:	6811      	ldr	r1, [r2, #0]
  403a2c:	481c      	ldr	r0, [pc, #112]	; (403aa0 <socket_cb+0xe0>)
  403a2e:	4b13      	ldr	r3, [pc, #76]	; (403a7c <socket_cb+0xbc>)
  403a30:	4798      	blx	r3
       
      // limpa o buffer de recepcao e tx
      memset(pstrRecv->pu8Buffer, 0, pstrRecv->s16BufferSize); //limpa buffer
  403a32:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
  403a36:	2100      	movs	r1, #0
  403a38:	6820      	ldr	r0, [r4, #0]
  403a3a:	4b1a      	ldr	r3, [pc, #104]	; (403aa4 <socket_cb+0xe4>)
  403a3c:	4798      	blx	r3
      
      // envia a resposta
      send(tcp_client_socket, POST_MSG_LED, sizeof(POST_MSG_LED), 0); //manda dnv os dados
  403a3e:	4c10      	ldr	r4, [pc, #64]	; (403a80 <socket_cb+0xc0>)
  403a40:	2300      	movs	r3, #0
  403a42:	2211      	movs	r2, #17
  403a44:	490f      	ldr	r1, [pc, #60]	; (403a84 <socket_cb+0xc4>)
  403a46:	f994 0000 	ldrsb.w	r0, [r4]
  403a4a:	4d0f      	ldr	r5, [pc, #60]	; (403a88 <socket_cb+0xc8>)
  403a4c:	47a8      	blx	r5
      
      // Requista novos dados
      recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
  403a4e:	2300      	movs	r3, #0
  403a50:	f240 52b4 	movw	r2, #1460	; 0x5b4
  403a54:	490d      	ldr	r1, [pc, #52]	; (403a8c <socket_cb+0xcc>)
  403a56:	f994 0000 	ldrsb.w	r0, [r4]
  403a5a:	4c0d      	ldr	r4, [pc, #52]	; (403a90 <socket_cb+0xd0>)
  403a5c:	47a0      	blx	r4
  403a5e:	bd38      	pop	{r3, r4, r5, pc}
      
 		} else {
			printf("socket_cb: recv error!\r\n");
  403a60:	4811      	ldr	r0, [pc, #68]	; (403aa8 <socket_cb+0xe8>)
  403a62:	4b06      	ldr	r3, [pc, #24]	; (403a7c <socket_cb+0xbc>)
  403a64:	4798      	blx	r3
			close(tcp_client_socket);
  403a66:	4c06      	ldr	r4, [pc, #24]	; (403a80 <socket_cb+0xc0>)
  403a68:	f994 0000 	ldrsb.w	r0, [r4]
  403a6c:	4b0a      	ldr	r3, [pc, #40]	; (403a98 <socket_cb+0xd8>)
  403a6e:	4798      	blx	r3
			tcp_client_socket = -1;
  403a70:	23ff      	movs	r3, #255	; 0xff
  403a72:	7023      	strb	r3, [r4, #0]
  403a74:	bd38      	pop	{r3, r4, r5, pc}
  403a76:	bf00      	nop
  403a78:	00407d98 	.word	0x00407d98
  403a7c:	00403ed1 	.word	0x00403ed1
  403a80:	2040001c 	.word	0x2040001c
  403a84:	00407db8 	.word	0x00407db8
  403a88:	004029a1 	.word	0x004029a1
  403a8c:	20400958 	.word	0x20400958
  403a90:	00402a3d 	.word	0x00402a3d
  403a94:	00407dcc 	.word	0x00407dcc
  403a98:	00402ae1 	.word	0x00402ae1
  403a9c:	00407de8 	.word	0x00407de8
  403aa0:	00407e04 	.word	0x00407e04
  403aa4:	00403ef9 	.word	0x00403ef9
  403aa8:	00407e0c 	.word	0x00407e0c

00403aac <wifi_cb>:
 *  - tstrM2MAPResp
 *  - tstrM2mScanDone
 *  - tstrM2mWifiscanResult
 */
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
  403aac:	b510      	push	{r4, lr}
  403aae:	b082      	sub	sp, #8
	switch (u8MsgType) {
  403ab0:	282c      	cmp	r0, #44	; 0x2c
  403ab2:	d002      	beq.n	403aba <wifi_cb+0xe>
  403ab4:	2832      	cmp	r0, #50	; 0x32
  403ab6:	d019      	beq.n	403aec <wifi_cb+0x40>
  403ab8:	e024      	b.n	403b04 <wifi_cb+0x58>
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  403aba:	780b      	ldrb	r3, [r1, #0]
  403abc:	2b01      	cmp	r3, #1
  403abe:	d105      	bne.n	403acc <wifi_cb+0x20>
			printf("wifi_cb: M2M_WIFI_RESP_CON_STATE_CHANGED: CONNECTED\r\n");
  403ac0:	4811      	ldr	r0, [pc, #68]	; (403b08 <wifi_cb+0x5c>)
  403ac2:	4b12      	ldr	r3, [pc, #72]	; (403b0c <wifi_cb+0x60>)
  403ac4:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
  403ac6:	4b12      	ldr	r3, [pc, #72]	; (403b10 <wifi_cb+0x64>)
  403ac8:	4798      	blx	r3
  403aca:	e01b      	b.n	403b04 <wifi_cb+0x58>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  403acc:	b9d3      	cbnz	r3, 403b04 <wifi_cb+0x58>
			printf("wifi_cb: M2M_WIFI_RESP_CON_STATE_CHANGED: DISCONNECTED\r\n");
  403ace:	4811      	ldr	r0, [pc, #68]	; (403b14 <wifi_cb+0x68>)
  403ad0:	4b0e      	ldr	r3, [pc, #56]	; (403b0c <wifi_cb+0x60>)
  403ad2:	4798      	blx	r3
			wifi_connected = 0;
  403ad4:	2200      	movs	r2, #0
  403ad6:	4b10      	ldr	r3, [pc, #64]	; (403b18 <wifi_cb+0x6c>)
  403ad8:	701a      	strb	r2, [r3, #0]
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  403ada:	23ff      	movs	r3, #255	; 0xff
  403adc:	9300      	str	r3, [sp, #0]
  403ade:	4b0f      	ldr	r3, [pc, #60]	; (403b1c <wifi_cb+0x70>)
  403ae0:	2202      	movs	r2, #2
  403ae2:	210d      	movs	r1, #13
  403ae4:	480e      	ldr	r0, [pc, #56]	; (403b20 <wifi_cb+0x74>)
  403ae6:	4c0f      	ldr	r4, [pc, #60]	; (403b24 <wifi_cb+0x78>)
  403ae8:	47a0      	blx	r4
  403aea:	e00b      	b.n	403b04 <wifi_cb+0x58>
	break;

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		wifi_connected = 1;
  403aec:	2201      	movs	r2, #1
  403aee:	4b0a      	ldr	r3, [pc, #40]	; (403b18 <wifi_cb+0x6c>)
  403af0:	701a      	strb	r2, [r3, #0]
		printf("wifi_cb: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
  403af2:	788b      	ldrb	r3, [r1, #2]
  403af4:	784a      	ldrb	r2, [r1, #1]
  403af6:	7808      	ldrb	r0, [r1, #0]
  403af8:	78c9      	ldrb	r1, [r1, #3]
  403afa:	9100      	str	r1, [sp, #0]
  403afc:	4601      	mov	r1, r0
  403afe:	480a      	ldr	r0, [pc, #40]	; (403b28 <wifi_cb+0x7c>)
  403b00:	4c02      	ldr	r4, [pc, #8]	; (403b0c <wifi_cb+0x60>)
  403b02:	47a0      	blx	r4
	break;

	default:
		break;
	}
}
  403b04:	b002      	add	sp, #8
  403b06:	bd10      	pop	{r4, pc}
  403b08:	00407e28 	.word	0x00407e28
  403b0c:	00403ed1 	.word	0x00403ed1
  403b10:	004013a1 	.word	0x004013a1
  403b14:	00407e60 	.word	0x00407e60
  403b18:	20400f0c 	.word	0x20400f0c
  403b1c:	00407e9c 	.word	0x00407e9c
  403b20:	00407ea8 	.word	0x00407ea8
  403b24:	00401385 	.word	0x00401385
  403b28:	00407eb8 	.word	0x00407eb8

00403b2c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b2e:	b083      	sub	sp, #12
  403b30:	4605      	mov	r5, r0
  403b32:	460c      	mov	r4, r1
	uint32_t val = 0;
  403b34:	2300      	movs	r3, #0
  403b36:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403b38:	4b29      	ldr	r3, [pc, #164]	; (403be0 <usart_serial_getchar+0xb4>)
  403b3a:	4298      	cmp	r0, r3
  403b3c:	d107      	bne.n	403b4e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  403b3e:	461f      	mov	r7, r3
  403b40:	4e28      	ldr	r6, [pc, #160]	; (403be4 <usart_serial_getchar+0xb8>)
  403b42:	4621      	mov	r1, r4
  403b44:	4638      	mov	r0, r7
  403b46:	47b0      	blx	r6
  403b48:	2800      	cmp	r0, #0
  403b4a:	d1fa      	bne.n	403b42 <usart_serial_getchar+0x16>
  403b4c:	e015      	b.n	403b7a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403b4e:	4b26      	ldr	r3, [pc, #152]	; (403be8 <usart_serial_getchar+0xbc>)
  403b50:	4298      	cmp	r0, r3
  403b52:	d107      	bne.n	403b64 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  403b54:	461f      	mov	r7, r3
  403b56:	4e23      	ldr	r6, [pc, #140]	; (403be4 <usart_serial_getchar+0xb8>)
  403b58:	4621      	mov	r1, r4
  403b5a:	4638      	mov	r0, r7
  403b5c:	47b0      	blx	r6
  403b5e:	2800      	cmp	r0, #0
  403b60:	d1fa      	bne.n	403b58 <usart_serial_getchar+0x2c>
  403b62:	e015      	b.n	403b90 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403b64:	4b21      	ldr	r3, [pc, #132]	; (403bec <usart_serial_getchar+0xc0>)
  403b66:	4298      	cmp	r0, r3
  403b68:	d107      	bne.n	403b7a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  403b6a:	461f      	mov	r7, r3
  403b6c:	4e1d      	ldr	r6, [pc, #116]	; (403be4 <usart_serial_getchar+0xb8>)
  403b6e:	4621      	mov	r1, r4
  403b70:	4638      	mov	r0, r7
  403b72:	47b0      	blx	r6
  403b74:	2800      	cmp	r0, #0
  403b76:	d1fa      	bne.n	403b6e <usart_serial_getchar+0x42>
  403b78:	e017      	b.n	403baa <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403b7a:	4b1d      	ldr	r3, [pc, #116]	; (403bf0 <usart_serial_getchar+0xc4>)
  403b7c:	429d      	cmp	r5, r3
  403b7e:	d107      	bne.n	403b90 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  403b80:	461f      	mov	r7, r3
  403b82:	4e18      	ldr	r6, [pc, #96]	; (403be4 <usart_serial_getchar+0xb8>)
  403b84:	4621      	mov	r1, r4
  403b86:	4638      	mov	r0, r7
  403b88:	47b0      	blx	r6
  403b8a:	2800      	cmp	r0, #0
  403b8c:	d1fa      	bne.n	403b84 <usart_serial_getchar+0x58>
  403b8e:	e019      	b.n	403bc4 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403b90:	4b18      	ldr	r3, [pc, #96]	; (403bf4 <usart_serial_getchar+0xc8>)
  403b92:	429d      	cmp	r5, r3
  403b94:	d109      	bne.n	403baa <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  403b96:	461e      	mov	r6, r3
  403b98:	4d17      	ldr	r5, [pc, #92]	; (403bf8 <usart_serial_getchar+0xcc>)
  403b9a:	a901      	add	r1, sp, #4
  403b9c:	4630      	mov	r0, r6
  403b9e:	47a8      	blx	r5
  403ba0:	2800      	cmp	r0, #0
  403ba2:	d1fa      	bne.n	403b9a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  403ba4:	9b01      	ldr	r3, [sp, #4]
  403ba6:	7023      	strb	r3, [r4, #0]
  403ba8:	e018      	b.n	403bdc <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403baa:	4b14      	ldr	r3, [pc, #80]	; (403bfc <usart_serial_getchar+0xd0>)
  403bac:	429d      	cmp	r5, r3
  403bae:	d109      	bne.n	403bc4 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  403bb0:	461e      	mov	r6, r3
  403bb2:	4d11      	ldr	r5, [pc, #68]	; (403bf8 <usart_serial_getchar+0xcc>)
  403bb4:	a901      	add	r1, sp, #4
  403bb6:	4630      	mov	r0, r6
  403bb8:	47a8      	blx	r5
  403bba:	2800      	cmp	r0, #0
  403bbc:	d1fa      	bne.n	403bb4 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  403bbe:	9b01      	ldr	r3, [sp, #4]
  403bc0:	7023      	strb	r3, [r4, #0]
  403bc2:	e00b      	b.n	403bdc <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403bc4:	4b0e      	ldr	r3, [pc, #56]	; (403c00 <usart_serial_getchar+0xd4>)
  403bc6:	429d      	cmp	r5, r3
  403bc8:	d108      	bne.n	403bdc <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  403bca:	461e      	mov	r6, r3
  403bcc:	4d0a      	ldr	r5, [pc, #40]	; (403bf8 <usart_serial_getchar+0xcc>)
  403bce:	a901      	add	r1, sp, #4
  403bd0:	4630      	mov	r0, r6
  403bd2:	47a8      	blx	r5
  403bd4:	2800      	cmp	r0, #0
  403bd6:	d1fa      	bne.n	403bce <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  403bd8:	9b01      	ldr	r3, [sp, #4]
  403bda:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403bdc:	b003      	add	sp, #12
  403bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403be0:	400e0800 	.word	0x400e0800
  403be4:	004035dd 	.word	0x004035dd
  403be8:	400e0a00 	.word	0x400e0a00
  403bec:	400e1a00 	.word	0x400e1a00
  403bf0:	400e1c00 	.word	0x400e1c00
  403bf4:	40024000 	.word	0x40024000
  403bf8:	004036f5 	.word	0x004036f5
  403bfc:	40028000 	.word	0x40028000
  403c00:	4002c000 	.word	0x4002c000

00403c04 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  403c04:	b570      	push	{r4, r5, r6, lr}
  403c06:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403c08:	4b2a      	ldr	r3, [pc, #168]	; (403cb4 <usart_serial_putchar+0xb0>)
  403c0a:	4298      	cmp	r0, r3
  403c0c:	d108      	bne.n	403c20 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  403c0e:	461e      	mov	r6, r3
  403c10:	4d29      	ldr	r5, [pc, #164]	; (403cb8 <usart_serial_putchar+0xb4>)
  403c12:	4621      	mov	r1, r4
  403c14:	4630      	mov	r0, r6
  403c16:	47a8      	blx	r5
  403c18:	2800      	cmp	r0, #0
  403c1a:	d1fa      	bne.n	403c12 <usart_serial_putchar+0xe>
		return 1;
  403c1c:	2001      	movs	r0, #1
  403c1e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403c20:	4b26      	ldr	r3, [pc, #152]	; (403cbc <usart_serial_putchar+0xb8>)
  403c22:	4298      	cmp	r0, r3
  403c24:	d108      	bne.n	403c38 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  403c26:	461e      	mov	r6, r3
  403c28:	4d23      	ldr	r5, [pc, #140]	; (403cb8 <usart_serial_putchar+0xb4>)
  403c2a:	4621      	mov	r1, r4
  403c2c:	4630      	mov	r0, r6
  403c2e:	47a8      	blx	r5
  403c30:	2800      	cmp	r0, #0
  403c32:	d1fa      	bne.n	403c2a <usart_serial_putchar+0x26>
		return 1;
  403c34:	2001      	movs	r0, #1
  403c36:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403c38:	4b21      	ldr	r3, [pc, #132]	; (403cc0 <usart_serial_putchar+0xbc>)
  403c3a:	4298      	cmp	r0, r3
  403c3c:	d108      	bne.n	403c50 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  403c3e:	461e      	mov	r6, r3
  403c40:	4d1d      	ldr	r5, [pc, #116]	; (403cb8 <usart_serial_putchar+0xb4>)
  403c42:	4621      	mov	r1, r4
  403c44:	4630      	mov	r0, r6
  403c46:	47a8      	blx	r5
  403c48:	2800      	cmp	r0, #0
  403c4a:	d1fa      	bne.n	403c42 <usart_serial_putchar+0x3e>
		return 1;
  403c4c:	2001      	movs	r0, #1
  403c4e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403c50:	4b1c      	ldr	r3, [pc, #112]	; (403cc4 <usart_serial_putchar+0xc0>)
  403c52:	4298      	cmp	r0, r3
  403c54:	d108      	bne.n	403c68 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  403c56:	461e      	mov	r6, r3
  403c58:	4d17      	ldr	r5, [pc, #92]	; (403cb8 <usart_serial_putchar+0xb4>)
  403c5a:	4621      	mov	r1, r4
  403c5c:	4630      	mov	r0, r6
  403c5e:	47a8      	blx	r5
  403c60:	2800      	cmp	r0, #0
  403c62:	d1fa      	bne.n	403c5a <usart_serial_putchar+0x56>
		return 1;
  403c64:	2001      	movs	r0, #1
  403c66:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403c68:	4b17      	ldr	r3, [pc, #92]	; (403cc8 <usart_serial_putchar+0xc4>)
  403c6a:	4298      	cmp	r0, r3
  403c6c:	d108      	bne.n	403c80 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  403c6e:	461e      	mov	r6, r3
  403c70:	4d16      	ldr	r5, [pc, #88]	; (403ccc <usart_serial_putchar+0xc8>)
  403c72:	4621      	mov	r1, r4
  403c74:	4630      	mov	r0, r6
  403c76:	47a8      	blx	r5
  403c78:	2800      	cmp	r0, #0
  403c7a:	d1fa      	bne.n	403c72 <usart_serial_putchar+0x6e>
		return 1;
  403c7c:	2001      	movs	r0, #1
  403c7e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403c80:	4b13      	ldr	r3, [pc, #76]	; (403cd0 <usart_serial_putchar+0xcc>)
  403c82:	4298      	cmp	r0, r3
  403c84:	d108      	bne.n	403c98 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  403c86:	461e      	mov	r6, r3
  403c88:	4d10      	ldr	r5, [pc, #64]	; (403ccc <usart_serial_putchar+0xc8>)
  403c8a:	4621      	mov	r1, r4
  403c8c:	4630      	mov	r0, r6
  403c8e:	47a8      	blx	r5
  403c90:	2800      	cmp	r0, #0
  403c92:	d1fa      	bne.n	403c8a <usart_serial_putchar+0x86>
		return 1;
  403c94:	2001      	movs	r0, #1
  403c96:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403c98:	4b0e      	ldr	r3, [pc, #56]	; (403cd4 <usart_serial_putchar+0xd0>)
  403c9a:	4298      	cmp	r0, r3
  403c9c:	d108      	bne.n	403cb0 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  403c9e:	461e      	mov	r6, r3
  403ca0:	4d0a      	ldr	r5, [pc, #40]	; (403ccc <usart_serial_putchar+0xc8>)
  403ca2:	4621      	mov	r1, r4
  403ca4:	4630      	mov	r0, r6
  403ca6:	47a8      	blx	r5
  403ca8:	2800      	cmp	r0, #0
  403caa:	d1fa      	bne.n	403ca2 <usart_serial_putchar+0x9e>
		return 1;
  403cac:	2001      	movs	r0, #1
  403cae:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  403cb0:	2000      	movs	r0, #0
}
  403cb2:	bd70      	pop	{r4, r5, r6, pc}
  403cb4:	400e0800 	.word	0x400e0800
  403cb8:	004035c9 	.word	0x004035c9
  403cbc:	400e0a00 	.word	0x400e0a00
  403cc0:	400e1a00 	.word	0x400e1a00
  403cc4:	400e1c00 	.word	0x400e1c00
  403cc8:	40024000 	.word	0x40024000
  403ccc:	004036dd 	.word	0x004036dd
  403cd0:	40028000 	.word	0x40028000
  403cd4:	4002c000 	.word	0x4002c000

00403cd8 <main>:
 * Initialize system, UART console, network then test function of TCP server.
 *
 * \return program return value.
 */
int main(void)
{
  403cd8:	b570      	push	{r4, r5, r6, lr}
  403cda:	b092      	sub	sp, #72	; 0x48
	tstrWifiInitParam param;
	int8_t ret;
	struct sockaddr_in addr;

	/* Initialize the board. */
	sysclk_init();
  403cdc:	4b43      	ldr	r3, [pc, #268]	; (403dec <main+0x114>)
  403cde:	4798      	blx	r3
	board_init();
  403ce0:	4b43      	ldr	r3, [pc, #268]	; (403df0 <main+0x118>)
  403ce2:	4798      	blx	r3
  403ce4:	200e      	movs	r0, #14
  403ce6:	4e43      	ldr	r6, [pc, #268]	; (403df4 <main+0x11c>)
  403ce8:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403cea:	4d43      	ldr	r5, [pc, #268]	; (403df8 <main+0x120>)
  403cec:	4b43      	ldr	r3, [pc, #268]	; (403dfc <main+0x124>)
  403cee:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403cf0:	4a43      	ldr	r2, [pc, #268]	; (403e00 <main+0x128>)
  403cf2:	4b44      	ldr	r3, [pc, #272]	; (403e04 <main+0x12c>)
  403cf4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403cf6:	4a44      	ldr	r2, [pc, #272]	; (403e08 <main+0x130>)
  403cf8:	4b44      	ldr	r3, [pc, #272]	; (403e0c <main+0x134>)
  403cfa:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  403cfc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403d00:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  403d02:	23c0      	movs	r3, #192	; 0xc0
  403d04:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  403d06:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403d0a:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  403d0c:	2400      	movs	r4, #0
  403d0e:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403d10:	9406      	str	r4, [sp, #24]
  403d12:	200e      	movs	r0, #14
  403d14:	47b0      	blx	r6
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  403d16:	4a3e      	ldr	r2, [pc, #248]	; (403e10 <main+0x138>)
  403d18:	a902      	add	r1, sp, #8
  403d1a:	4628      	mov	r0, r5
  403d1c:	4b3d      	ldr	r3, [pc, #244]	; (403e14 <main+0x13c>)
  403d1e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  403d20:	4628      	mov	r0, r5
  403d22:	4b3d      	ldr	r3, [pc, #244]	; (403e18 <main+0x140>)
  403d24:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403d26:	4628      	mov	r0, r5
  403d28:	4b3c      	ldr	r3, [pc, #240]	; (403e1c <main+0x144>)
  403d2a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403d2c:	4e3c      	ldr	r6, [pc, #240]	; (403e20 <main+0x148>)
  403d2e:	6833      	ldr	r3, [r6, #0]
  403d30:	4621      	mov	r1, r4
  403d32:	6898      	ldr	r0, [r3, #8]
  403d34:	4d3b      	ldr	r5, [pc, #236]	; (403e24 <main+0x14c>)
  403d36:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403d38:	6833      	ldr	r3, [r6, #0]
  403d3a:	4621      	mov	r1, r4
  403d3c:	6858      	ldr	r0, [r3, #4]
  403d3e:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  403d40:	4839      	ldr	r0, [pc, #228]	; (403e28 <main+0x150>)
  403d42:	4b3a      	ldr	r3, [pc, #232]	; (403e2c <main+0x154>)
  403d44:	4798      	blx	r3

	/* Initialize the BSP. */
	nm_bsp_init();
  403d46:	4b3a      	ldr	r3, [pc, #232]	; (403e30 <main+0x158>)
  403d48:	4798      	blx	r3

	/* Initialize socket address structure. */
	addr.sin_family = AF_INET;
  403d4a:	2302      	movs	r3, #2
  403d4c:	f8ad 3020 	strh.w	r3, [sp, #32]
	addr.sin_port = _htons(MAIN_SERVER_PORT);
  403d50:	f244 031f 	movw	r3, #16415	; 0x401f
  403d54:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
	addr.sin_addr.s_addr = MAIN_SERVER_IP;
  403d58:	4b36      	ldr	r3, [pc, #216]	; (403e34 <main+0x15c>)
  403d5a:	9309      	str	r3, [sp, #36]	; 0x24

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  403d5c:	940d      	str	r4, [sp, #52]	; 0x34
  403d5e:	940e      	str	r4, [sp, #56]	; 0x38
  403d60:	940f      	str	r4, [sp, #60]	; 0x3c
  403d62:	9410      	str	r4, [sp, #64]	; 0x40
  403d64:	9411      	str	r4, [sp, #68]	; 0x44

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  403d66:	4b34      	ldr	r3, [pc, #208]	; (403e38 <main+0x160>)
  403d68:	930c      	str	r3, [sp, #48]	; 0x30
	ret = m2m_wifi_init(&param);
  403d6a:	a80c      	add	r0, sp, #48	; 0x30
  403d6c:	4b33      	ldr	r3, [pc, #204]	; (403e3c <main+0x164>)
  403d6e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403d70:	b120      	cbz	r0, 403d7c <main+0xa4>
  403d72:	4601      	mov	r1, r0
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
  403d74:	4832      	ldr	r0, [pc, #200]	; (403e40 <main+0x168>)
  403d76:	4b2d      	ldr	r3, [pc, #180]	; (403e2c <main+0x154>)
  403d78:	4798      	blx	r3
  403d7a:	e7fe      	b.n	403d7a <main+0xa2>
		while (1) {
		}
	}

	/* Initialize socket module */
	socketInit();
  403d7c:	4b31      	ldr	r3, [pc, #196]	; (403e44 <main+0x16c>)
  403d7e:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
  403d80:	2100      	movs	r1, #0
  403d82:	4831      	ldr	r0, [pc, #196]	; (403e48 <main+0x170>)
  403d84:	4b31      	ldr	r3, [pc, #196]	; (403e4c <main+0x174>)
  403d86:	4798      	blx	r3

	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  403d88:	23ff      	movs	r3, #255	; 0xff
  403d8a:	9300      	str	r3, [sp, #0]
  403d8c:	4b30      	ldr	r3, [pc, #192]	; (403e50 <main+0x178>)
  403d8e:	2202      	movs	r2, #2
  403d90:	210d      	movs	r1, #13
  403d92:	4830      	ldr	r0, [pc, #192]	; (403e54 <main+0x17c>)
  403d94:	4c30      	ldr	r4, [pc, #192]	; (403e58 <main+0x180>)
  403d96:	47a0      	blx	r4
  
	while (1) {
		/* Handle pending events from network controller. */
		m2m_wifi_handle_events(NULL);
  403d98:	4d30      	ldr	r5, [pc, #192]	; (403e5c <main+0x184>)

		if (wifi_connected == M2M_WIFI_CONNECTED) {
  403d9a:	4c31      	ldr	r4, [pc, #196]	; (403e60 <main+0x188>)
			if (tcp_client_socket < 0) {
  403d9c:	4e31      	ldr	r6, [pc, #196]	; (403e64 <main+0x18c>)
	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  
	while (1) {
		/* Handle pending events from network controller. */
		m2m_wifi_handle_events(NULL);
  403d9e:	2000      	movs	r0, #0
  403da0:	47a8      	blx	r5

		if (wifi_connected == M2M_WIFI_CONNECTED) {
  403da2:	7823      	ldrb	r3, [r4, #0]
  403da4:	2b01      	cmp	r3, #1
  403da6:	d1fa      	bne.n	403d9e <main+0xc6>
			if (tcp_client_socket < 0) {
  403da8:	f996 3000 	ldrsb.w	r3, [r6]
  403dac:	2b00      	cmp	r3, #0
  403dae:	daf6      	bge.n	403d9e <main+0xc6>
				if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  403db0:	2200      	movs	r2, #0
  403db2:	2101      	movs	r1, #1
  403db4:	2002      	movs	r0, #2
  403db6:	4b2c      	ldr	r3, [pc, #176]	; (403e68 <main+0x190>)
  403db8:	4798      	blx	r3
  403dba:	7030      	strb	r0, [r6, #0]
  403dbc:	2800      	cmp	r0, #0
  403dbe:	da03      	bge.n	403dc8 <main+0xf0>
					printf("main: failed to create TCP client socket error!\r\n");
  403dc0:	482a      	ldr	r0, [pc, #168]	; (403e6c <main+0x194>)
  403dc2:	4b1a      	ldr	r3, [pc, #104]	; (403e2c <main+0x154>)
  403dc4:	4798      	blx	r3
					continue;
  403dc6:	e7ea      	b.n	403d9e <main+0xc6>
			}
          
			  /* Connect TCP client socket. */
			  if (connect(tcp_client_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR ) {
  403dc8:	2210      	movs	r2, #16
  403dca:	a908      	add	r1, sp, #32
  403dcc:	4b28      	ldr	r3, [pc, #160]	; (403e70 <main+0x198>)
  403dce:	4798      	blx	r3
  403dd0:	b138      	cbz	r0, 403de2 <main+0x10a>
				printf("main: failed to connect socket error!\r\n");
  403dd2:	4828      	ldr	r0, [pc, #160]	; (403e74 <main+0x19c>)
  403dd4:	4b15      	ldr	r3, [pc, #84]	; (403e2c <main+0x154>)
  403dd6:	4798      	blx	r3
				close(tcp_client_socket);
  403dd8:	f996 0000 	ldrsb.w	r0, [r6]
  403ddc:	4b26      	ldr	r3, [pc, #152]	; (403e78 <main+0x1a0>)
  403dde:	4798      	blx	r3
				continue;
  403de0:	e7dd      	b.n	403d9e <main+0xc6>
			  }else{
				printf("Conectado ! \n");
  403de2:	4826      	ldr	r0, [pc, #152]	; (403e7c <main+0x1a4>)
  403de4:	4b11      	ldr	r3, [pc, #68]	; (403e2c <main+0x154>)
  403de6:	4798      	blx	r3
  403de8:	e7d9      	b.n	403d9e <main+0xc6>
  403dea:	bf00      	nop
  403dec:	00402c49 	.word	0x00402c49
  403df0:	00402d45 	.word	0x00402d45
  403df4:	0040340d 	.word	0x0040340d
  403df8:	40028000 	.word	0x40028000
  403dfc:	2040100c 	.word	0x2040100c
  403e00:	00403c05 	.word	0x00403c05
  403e04:	20401008 	.word	0x20401008
  403e08:	00403b2d 	.word	0x00403b2d
  403e0c:	20401004 	.word	0x20401004
  403e10:	08f0d180 	.word	0x08f0d180
  403e14:	00403679 	.word	0x00403679
  403e18:	004036cd 	.word	0x004036cd
  403e1c:	004036d5 	.word	0x004036d5
  403e20:	20400448 	.word	0x20400448
  403e24:	00403f95 	.word	0x00403f95
  403e28:	00407ef0 	.word	0x00407ef0
  403e2c:	00403ed1 	.word	0x00403ed1
  403e30:	00400211 	.word	0x00400211
  403e34:	9000a8c0 	.word	0x9000a8c0
  403e38:	00403aad 	.word	0x00403aad
  403e3c:	00401039 	.word	0x00401039
  403e40:	00407f50 	.word	0x00407f50
  403e44:	004027d5 	.word	0x004027d5
  403e48:	004039c1 	.word	0x004039c1
  403e4c:	00402819 	.word	0x00402819
  403e50:	00407e9c 	.word	0x00407e9c
  403e54:	00407ea8 	.word	0x00407ea8
  403e58:	00401385 	.word	0x00401385
  403e5c:	00401135 	.word	0x00401135
  403e60:	20400f0c 	.word	0x20400f0c
  403e64:	2040001c 	.word	0x2040001c
  403e68:	0040282d 	.word	0x0040282d
  403e6c:	00407f78 	.word	0x00407f78
  403e70:	0040290d 	.word	0x0040290d
  403e74:	00407fac 	.word	0x00407fac
  403e78:	00402ae1 	.word	0x00402ae1
  403e7c:	00407fd4 	.word	0x00407fd4

00403e80 <__libc_init_array>:
  403e80:	b570      	push	{r4, r5, r6, lr}
  403e82:	4e0f      	ldr	r6, [pc, #60]	; (403ec0 <__libc_init_array+0x40>)
  403e84:	4d0f      	ldr	r5, [pc, #60]	; (403ec4 <__libc_init_array+0x44>)
  403e86:	1b76      	subs	r6, r6, r5
  403e88:	10b6      	asrs	r6, r6, #2
  403e8a:	bf18      	it	ne
  403e8c:	2400      	movne	r4, #0
  403e8e:	d005      	beq.n	403e9c <__libc_init_array+0x1c>
  403e90:	3401      	adds	r4, #1
  403e92:	f855 3b04 	ldr.w	r3, [r5], #4
  403e96:	4798      	blx	r3
  403e98:	42a6      	cmp	r6, r4
  403e9a:	d1f9      	bne.n	403e90 <__libc_init_array+0x10>
  403e9c:	4e0a      	ldr	r6, [pc, #40]	; (403ec8 <__libc_init_array+0x48>)
  403e9e:	4d0b      	ldr	r5, [pc, #44]	; (403ecc <__libc_init_array+0x4c>)
  403ea0:	1b76      	subs	r6, r6, r5
  403ea2:	f004 f8cb 	bl	40803c <_init>
  403ea6:	10b6      	asrs	r6, r6, #2
  403ea8:	bf18      	it	ne
  403eaa:	2400      	movne	r4, #0
  403eac:	d006      	beq.n	403ebc <__libc_init_array+0x3c>
  403eae:	3401      	adds	r4, #1
  403eb0:	f855 3b04 	ldr.w	r3, [r5], #4
  403eb4:	4798      	blx	r3
  403eb6:	42a6      	cmp	r6, r4
  403eb8:	d1f9      	bne.n	403eae <__libc_init_array+0x2e>
  403eba:	bd70      	pop	{r4, r5, r6, pc}
  403ebc:	bd70      	pop	{r4, r5, r6, pc}
  403ebe:	bf00      	nop
  403ec0:	00408048 	.word	0x00408048
  403ec4:	00408048 	.word	0x00408048
  403ec8:	00408050 	.word	0x00408050
  403ecc:	00408048 	.word	0x00408048

00403ed0 <iprintf>:
  403ed0:	b40f      	push	{r0, r1, r2, r3}
  403ed2:	b500      	push	{lr}
  403ed4:	4907      	ldr	r1, [pc, #28]	; (403ef4 <iprintf+0x24>)
  403ed6:	b083      	sub	sp, #12
  403ed8:	ab04      	add	r3, sp, #16
  403eda:	6808      	ldr	r0, [r1, #0]
  403edc:	f853 2b04 	ldr.w	r2, [r3], #4
  403ee0:	6881      	ldr	r1, [r0, #8]
  403ee2:	9301      	str	r3, [sp, #4]
  403ee4:	f000 f942 	bl	40416c <_vfiprintf_r>
  403ee8:	b003      	add	sp, #12
  403eea:	f85d eb04 	ldr.w	lr, [sp], #4
  403eee:	b004      	add	sp, #16
  403ef0:	4770      	bx	lr
  403ef2:	bf00      	nop
  403ef4:	20400448 	.word	0x20400448

00403ef8 <memset>:
  403ef8:	b470      	push	{r4, r5, r6}
  403efa:	0784      	lsls	r4, r0, #30
  403efc:	d046      	beq.n	403f8c <memset+0x94>
  403efe:	1e54      	subs	r4, r2, #1
  403f00:	2a00      	cmp	r2, #0
  403f02:	d041      	beq.n	403f88 <memset+0x90>
  403f04:	b2cd      	uxtb	r5, r1
  403f06:	4603      	mov	r3, r0
  403f08:	e002      	b.n	403f10 <memset+0x18>
  403f0a:	1e62      	subs	r2, r4, #1
  403f0c:	b3e4      	cbz	r4, 403f88 <memset+0x90>
  403f0e:	4614      	mov	r4, r2
  403f10:	f803 5b01 	strb.w	r5, [r3], #1
  403f14:	079a      	lsls	r2, r3, #30
  403f16:	d1f8      	bne.n	403f0a <memset+0x12>
  403f18:	2c03      	cmp	r4, #3
  403f1a:	d92e      	bls.n	403f7a <memset+0x82>
  403f1c:	b2cd      	uxtb	r5, r1
  403f1e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403f22:	2c0f      	cmp	r4, #15
  403f24:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403f28:	d919      	bls.n	403f5e <memset+0x66>
  403f2a:	f103 0210 	add.w	r2, r3, #16
  403f2e:	4626      	mov	r6, r4
  403f30:	3e10      	subs	r6, #16
  403f32:	2e0f      	cmp	r6, #15
  403f34:	f842 5c10 	str.w	r5, [r2, #-16]
  403f38:	f842 5c0c 	str.w	r5, [r2, #-12]
  403f3c:	f842 5c08 	str.w	r5, [r2, #-8]
  403f40:	f842 5c04 	str.w	r5, [r2, #-4]
  403f44:	f102 0210 	add.w	r2, r2, #16
  403f48:	d8f2      	bhi.n	403f30 <memset+0x38>
  403f4a:	f1a4 0210 	sub.w	r2, r4, #16
  403f4e:	f022 020f 	bic.w	r2, r2, #15
  403f52:	f004 040f 	and.w	r4, r4, #15
  403f56:	3210      	adds	r2, #16
  403f58:	2c03      	cmp	r4, #3
  403f5a:	4413      	add	r3, r2
  403f5c:	d90d      	bls.n	403f7a <memset+0x82>
  403f5e:	461e      	mov	r6, r3
  403f60:	4622      	mov	r2, r4
  403f62:	3a04      	subs	r2, #4
  403f64:	2a03      	cmp	r2, #3
  403f66:	f846 5b04 	str.w	r5, [r6], #4
  403f6a:	d8fa      	bhi.n	403f62 <memset+0x6a>
  403f6c:	1f22      	subs	r2, r4, #4
  403f6e:	f022 0203 	bic.w	r2, r2, #3
  403f72:	3204      	adds	r2, #4
  403f74:	4413      	add	r3, r2
  403f76:	f004 0403 	and.w	r4, r4, #3
  403f7a:	b12c      	cbz	r4, 403f88 <memset+0x90>
  403f7c:	b2c9      	uxtb	r1, r1
  403f7e:	441c      	add	r4, r3
  403f80:	f803 1b01 	strb.w	r1, [r3], #1
  403f84:	42a3      	cmp	r3, r4
  403f86:	d1fb      	bne.n	403f80 <memset+0x88>
  403f88:	bc70      	pop	{r4, r5, r6}
  403f8a:	4770      	bx	lr
  403f8c:	4614      	mov	r4, r2
  403f8e:	4603      	mov	r3, r0
  403f90:	e7c2      	b.n	403f18 <memset+0x20>
  403f92:	bf00      	nop

00403f94 <setbuf>:
  403f94:	2900      	cmp	r1, #0
  403f96:	bf0c      	ite	eq
  403f98:	2202      	moveq	r2, #2
  403f9a:	2200      	movne	r2, #0
  403f9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403fa0:	f000 b800 	b.w	403fa4 <setvbuf>

00403fa4 <setvbuf>:
  403fa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403fa8:	4c51      	ldr	r4, [pc, #324]	; (4040f0 <setvbuf+0x14c>)
  403faa:	6825      	ldr	r5, [r4, #0]
  403fac:	b083      	sub	sp, #12
  403fae:	4604      	mov	r4, r0
  403fb0:	460f      	mov	r7, r1
  403fb2:	4690      	mov	r8, r2
  403fb4:	461e      	mov	r6, r3
  403fb6:	b115      	cbz	r5, 403fbe <setvbuf+0x1a>
  403fb8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403fba:	2b00      	cmp	r3, #0
  403fbc:	d079      	beq.n	4040b2 <setvbuf+0x10e>
  403fbe:	f1b8 0f02 	cmp.w	r8, #2
  403fc2:	d004      	beq.n	403fce <setvbuf+0x2a>
  403fc4:	f1b8 0f01 	cmp.w	r8, #1
  403fc8:	d87f      	bhi.n	4040ca <setvbuf+0x126>
  403fca:	2e00      	cmp	r6, #0
  403fcc:	db7d      	blt.n	4040ca <setvbuf+0x126>
  403fce:	4621      	mov	r1, r4
  403fd0:	4628      	mov	r0, r5
  403fd2:	f001 f917 	bl	405204 <_fflush_r>
  403fd6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403fd8:	b141      	cbz	r1, 403fec <setvbuf+0x48>
  403fda:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403fde:	4299      	cmp	r1, r3
  403fe0:	d002      	beq.n	403fe8 <setvbuf+0x44>
  403fe2:	4628      	mov	r0, r5
  403fe4:	f001 fa6c 	bl	4054c0 <_free_r>
  403fe8:	2300      	movs	r3, #0
  403fea:	6323      	str	r3, [r4, #48]	; 0x30
  403fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ff0:	2200      	movs	r2, #0
  403ff2:	61a2      	str	r2, [r4, #24]
  403ff4:	6062      	str	r2, [r4, #4]
  403ff6:	061a      	lsls	r2, r3, #24
  403ff8:	d454      	bmi.n	4040a4 <setvbuf+0x100>
  403ffa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403ffe:	f023 0303 	bic.w	r3, r3, #3
  404002:	f1b8 0f02 	cmp.w	r8, #2
  404006:	81a3      	strh	r3, [r4, #12]
  404008:	d039      	beq.n	40407e <setvbuf+0xda>
  40400a:	ab01      	add	r3, sp, #4
  40400c:	466a      	mov	r2, sp
  40400e:	4621      	mov	r1, r4
  404010:	4628      	mov	r0, r5
  404012:	f001 fcf3 	bl	4059fc <__swhatbuf_r>
  404016:	89a3      	ldrh	r3, [r4, #12]
  404018:	4318      	orrs	r0, r3
  40401a:	81a0      	strh	r0, [r4, #12]
  40401c:	b326      	cbz	r6, 404068 <setvbuf+0xc4>
  40401e:	b327      	cbz	r7, 40406a <setvbuf+0xc6>
  404020:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404022:	2b00      	cmp	r3, #0
  404024:	d04d      	beq.n	4040c2 <setvbuf+0x11e>
  404026:	9b00      	ldr	r3, [sp, #0]
  404028:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40402c:	6027      	str	r7, [r4, #0]
  40402e:	429e      	cmp	r6, r3
  404030:	bf1c      	itt	ne
  404032:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  404036:	81a0      	strhne	r0, [r4, #12]
  404038:	f1b8 0f01 	cmp.w	r8, #1
  40403c:	bf08      	it	eq
  40403e:	f040 0001 	orreq.w	r0, r0, #1
  404042:	b283      	uxth	r3, r0
  404044:	bf08      	it	eq
  404046:	81a0      	strheq	r0, [r4, #12]
  404048:	f003 0008 	and.w	r0, r3, #8
  40404c:	b280      	uxth	r0, r0
  40404e:	6127      	str	r7, [r4, #16]
  404050:	6166      	str	r6, [r4, #20]
  404052:	b318      	cbz	r0, 40409c <setvbuf+0xf8>
  404054:	f013 0001 	ands.w	r0, r3, #1
  404058:	d02f      	beq.n	4040ba <setvbuf+0x116>
  40405a:	2000      	movs	r0, #0
  40405c:	4276      	negs	r6, r6
  40405e:	61a6      	str	r6, [r4, #24]
  404060:	60a0      	str	r0, [r4, #8]
  404062:	b003      	add	sp, #12
  404064:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404068:	9e00      	ldr	r6, [sp, #0]
  40406a:	4630      	mov	r0, r6
  40406c:	f001 fd3a 	bl	405ae4 <malloc>
  404070:	4607      	mov	r7, r0
  404072:	b368      	cbz	r0, 4040d0 <setvbuf+0x12c>
  404074:	89a3      	ldrh	r3, [r4, #12]
  404076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40407a:	81a3      	strh	r3, [r4, #12]
  40407c:	e7d0      	b.n	404020 <setvbuf+0x7c>
  40407e:	2000      	movs	r0, #0
  404080:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404084:	f043 0302 	orr.w	r3, r3, #2
  404088:	2500      	movs	r5, #0
  40408a:	2101      	movs	r1, #1
  40408c:	81a3      	strh	r3, [r4, #12]
  40408e:	60a5      	str	r5, [r4, #8]
  404090:	6022      	str	r2, [r4, #0]
  404092:	6122      	str	r2, [r4, #16]
  404094:	6161      	str	r1, [r4, #20]
  404096:	b003      	add	sp, #12
  404098:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40409c:	60a0      	str	r0, [r4, #8]
  40409e:	b003      	add	sp, #12
  4040a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4040a4:	6921      	ldr	r1, [r4, #16]
  4040a6:	4628      	mov	r0, r5
  4040a8:	f001 fa0a 	bl	4054c0 <_free_r>
  4040ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040b0:	e7a3      	b.n	403ffa <setvbuf+0x56>
  4040b2:	4628      	mov	r0, r5
  4040b4:	f001 f93a 	bl	40532c <__sinit>
  4040b8:	e781      	b.n	403fbe <setvbuf+0x1a>
  4040ba:	60a6      	str	r6, [r4, #8]
  4040bc:	b003      	add	sp, #12
  4040be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4040c2:	4628      	mov	r0, r5
  4040c4:	f001 f932 	bl	40532c <__sinit>
  4040c8:	e7ad      	b.n	404026 <setvbuf+0x82>
  4040ca:	f04f 30ff 	mov.w	r0, #4294967295
  4040ce:	e7e2      	b.n	404096 <setvbuf+0xf2>
  4040d0:	f8dd 9000 	ldr.w	r9, [sp]
  4040d4:	45b1      	cmp	r9, r6
  4040d6:	d006      	beq.n	4040e6 <setvbuf+0x142>
  4040d8:	4648      	mov	r0, r9
  4040da:	f001 fd03 	bl	405ae4 <malloc>
  4040de:	4607      	mov	r7, r0
  4040e0:	b108      	cbz	r0, 4040e6 <setvbuf+0x142>
  4040e2:	464e      	mov	r6, r9
  4040e4:	e7c6      	b.n	404074 <setvbuf+0xd0>
  4040e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040ea:	f04f 30ff 	mov.w	r0, #4294967295
  4040ee:	e7c7      	b.n	404080 <setvbuf+0xdc>
  4040f0:	20400448 	.word	0x20400448

004040f4 <__sprint_r.part.0>:
  4040f4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4040f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4040fa:	049c      	lsls	r4, r3, #18
  4040fc:	4692      	mov	sl, r2
  4040fe:	d52c      	bpl.n	40415a <__sprint_r.part.0+0x66>
  404100:	6893      	ldr	r3, [r2, #8]
  404102:	6812      	ldr	r2, [r2, #0]
  404104:	b33b      	cbz	r3, 404156 <__sprint_r.part.0+0x62>
  404106:	460f      	mov	r7, r1
  404108:	4680      	mov	r8, r0
  40410a:	f102 0908 	add.w	r9, r2, #8
  40410e:	e919 0060 	ldmdb	r9, {r5, r6}
  404112:	08b6      	lsrs	r6, r6, #2
  404114:	d017      	beq.n	404146 <__sprint_r.part.0+0x52>
  404116:	3d04      	subs	r5, #4
  404118:	2400      	movs	r4, #0
  40411a:	e001      	b.n	404120 <__sprint_r.part.0+0x2c>
  40411c:	42a6      	cmp	r6, r4
  40411e:	d010      	beq.n	404142 <__sprint_r.part.0+0x4e>
  404120:	463a      	mov	r2, r7
  404122:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404126:	4640      	mov	r0, r8
  404128:	f001 f96a 	bl	405400 <_fputwc_r>
  40412c:	1c43      	adds	r3, r0, #1
  40412e:	f104 0401 	add.w	r4, r4, #1
  404132:	d1f3      	bne.n	40411c <__sprint_r.part.0+0x28>
  404134:	2300      	movs	r3, #0
  404136:	f8ca 3008 	str.w	r3, [sl, #8]
  40413a:	f8ca 3004 	str.w	r3, [sl, #4]
  40413e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404142:	f8da 3008 	ldr.w	r3, [sl, #8]
  404146:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40414a:	f8ca 3008 	str.w	r3, [sl, #8]
  40414e:	f109 0908 	add.w	r9, r9, #8
  404152:	2b00      	cmp	r3, #0
  404154:	d1db      	bne.n	40410e <__sprint_r.part.0+0x1a>
  404156:	2000      	movs	r0, #0
  404158:	e7ec      	b.n	404134 <__sprint_r.part.0+0x40>
  40415a:	f001 fa99 	bl	405690 <__sfvwrite_r>
  40415e:	2300      	movs	r3, #0
  404160:	f8ca 3008 	str.w	r3, [sl, #8]
  404164:	f8ca 3004 	str.w	r3, [sl, #4]
  404168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040416c <_vfiprintf_r>:
  40416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404170:	b0ab      	sub	sp, #172	; 0xac
  404172:	461c      	mov	r4, r3
  404174:	9100      	str	r1, [sp, #0]
  404176:	4690      	mov	r8, r2
  404178:	9304      	str	r3, [sp, #16]
  40417a:	9005      	str	r0, [sp, #20]
  40417c:	b118      	cbz	r0, 404186 <_vfiprintf_r+0x1a>
  40417e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404180:	2b00      	cmp	r3, #0
  404182:	f000 80de 	beq.w	404342 <_vfiprintf_r+0x1d6>
  404186:	9800      	ldr	r0, [sp, #0]
  404188:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  40418c:	b28a      	uxth	r2, r1
  40418e:	0495      	lsls	r5, r2, #18
  404190:	d407      	bmi.n	4041a2 <_vfiprintf_r+0x36>
  404192:	6e43      	ldr	r3, [r0, #100]	; 0x64
  404194:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  404198:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40419c:	8182      	strh	r2, [r0, #12]
  40419e:	6643      	str	r3, [r0, #100]	; 0x64
  4041a0:	b292      	uxth	r2, r2
  4041a2:	0711      	lsls	r1, r2, #28
  4041a4:	f140 80b1 	bpl.w	40430a <_vfiprintf_r+0x19e>
  4041a8:	9b00      	ldr	r3, [sp, #0]
  4041aa:	691b      	ldr	r3, [r3, #16]
  4041ac:	2b00      	cmp	r3, #0
  4041ae:	f000 80ac 	beq.w	40430a <_vfiprintf_r+0x19e>
  4041b2:	f002 021a 	and.w	r2, r2, #26
  4041b6:	2a0a      	cmp	r2, #10
  4041b8:	f000 80b5 	beq.w	404326 <_vfiprintf_r+0x1ba>
  4041bc:	2300      	movs	r3, #0
  4041be:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4041c2:	9302      	str	r3, [sp, #8]
  4041c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4041c6:	930e      	str	r3, [sp, #56]	; 0x38
  4041c8:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4041cc:	46da      	mov	sl, fp
  4041ce:	f898 3000 	ldrb.w	r3, [r8]
  4041d2:	4644      	mov	r4, r8
  4041d4:	b1fb      	cbz	r3, 404216 <_vfiprintf_r+0xaa>
  4041d6:	2b25      	cmp	r3, #37	; 0x25
  4041d8:	d102      	bne.n	4041e0 <_vfiprintf_r+0x74>
  4041da:	e01c      	b.n	404216 <_vfiprintf_r+0xaa>
  4041dc:	2b25      	cmp	r3, #37	; 0x25
  4041de:	d003      	beq.n	4041e8 <_vfiprintf_r+0x7c>
  4041e0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4041e4:	2b00      	cmp	r3, #0
  4041e6:	d1f9      	bne.n	4041dc <_vfiprintf_r+0x70>
  4041e8:	ebc8 0504 	rsb	r5, r8, r4
  4041ec:	b19d      	cbz	r5, 404216 <_vfiprintf_r+0xaa>
  4041ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4041f2:	f8ca 8000 	str.w	r8, [sl]
  4041f6:	3301      	adds	r3, #1
  4041f8:	442a      	add	r2, r5
  4041fa:	2b07      	cmp	r3, #7
  4041fc:	f8ca 5004 	str.w	r5, [sl, #4]
  404200:	920f      	str	r2, [sp, #60]	; 0x3c
  404202:	930e      	str	r3, [sp, #56]	; 0x38
  404204:	dd7b      	ble.n	4042fe <_vfiprintf_r+0x192>
  404206:	2a00      	cmp	r2, #0
  404208:	f040 8528 	bne.w	404c5c <_vfiprintf_r+0xaf0>
  40420c:	9b02      	ldr	r3, [sp, #8]
  40420e:	920e      	str	r2, [sp, #56]	; 0x38
  404210:	442b      	add	r3, r5
  404212:	46da      	mov	sl, fp
  404214:	9302      	str	r3, [sp, #8]
  404216:	7823      	ldrb	r3, [r4, #0]
  404218:	2b00      	cmp	r3, #0
  40421a:	f000 843e 	beq.w	404a9a <_vfiprintf_r+0x92e>
  40421e:	2100      	movs	r1, #0
  404220:	f04f 0300 	mov.w	r3, #0
  404224:	f04f 32ff 	mov.w	r2, #4294967295
  404228:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40422c:	f104 0801 	add.w	r8, r4, #1
  404230:	7863      	ldrb	r3, [r4, #1]
  404232:	9201      	str	r2, [sp, #4]
  404234:	4608      	mov	r0, r1
  404236:	460e      	mov	r6, r1
  404238:	460c      	mov	r4, r1
  40423a:	f108 0801 	add.w	r8, r8, #1
  40423e:	f1a3 0220 	sub.w	r2, r3, #32
  404242:	2a58      	cmp	r2, #88	; 0x58
  404244:	f200 8393 	bhi.w	40496e <_vfiprintf_r+0x802>
  404248:	e8df f012 	tbh	[pc, r2, lsl #1]
  40424c:	03910346 	.word	0x03910346
  404250:	034e0391 	.word	0x034e0391
  404254:	03910391 	.word	0x03910391
  404258:	03910391 	.word	0x03910391
  40425c:	03910391 	.word	0x03910391
  404260:	02670289 	.word	0x02670289
  404264:	00800391 	.word	0x00800391
  404268:	0391026c 	.word	0x0391026c
  40426c:	025901c6 	.word	0x025901c6
  404270:	02590259 	.word	0x02590259
  404274:	02590259 	.word	0x02590259
  404278:	02590259 	.word	0x02590259
  40427c:	02590259 	.word	0x02590259
  404280:	03910391 	.word	0x03910391
  404284:	03910391 	.word	0x03910391
  404288:	03910391 	.word	0x03910391
  40428c:	03910391 	.word	0x03910391
  404290:	03910391 	.word	0x03910391
  404294:	039101cb 	.word	0x039101cb
  404298:	03910391 	.word	0x03910391
  40429c:	03910391 	.word	0x03910391
  4042a0:	03910391 	.word	0x03910391
  4042a4:	03910391 	.word	0x03910391
  4042a8:	02140391 	.word	0x02140391
  4042ac:	03910391 	.word	0x03910391
  4042b0:	03910391 	.word	0x03910391
  4042b4:	02ee0391 	.word	0x02ee0391
  4042b8:	03910391 	.word	0x03910391
  4042bc:	03910311 	.word	0x03910311
  4042c0:	03910391 	.word	0x03910391
  4042c4:	03910391 	.word	0x03910391
  4042c8:	03910391 	.word	0x03910391
  4042cc:	03910391 	.word	0x03910391
  4042d0:	03340391 	.word	0x03340391
  4042d4:	0391038a 	.word	0x0391038a
  4042d8:	03910391 	.word	0x03910391
  4042dc:	038a0367 	.word	0x038a0367
  4042e0:	03910391 	.word	0x03910391
  4042e4:	0391036c 	.word	0x0391036c
  4042e8:	02950379 	.word	0x02950379
  4042ec:	02e90085 	.word	0x02e90085
  4042f0:	029b0391 	.word	0x029b0391
  4042f4:	02ba0391 	.word	0x02ba0391
  4042f8:	03910391 	.word	0x03910391
  4042fc:	0353      	.short	0x0353
  4042fe:	f10a 0a08 	add.w	sl, sl, #8
  404302:	9b02      	ldr	r3, [sp, #8]
  404304:	442b      	add	r3, r5
  404306:	9302      	str	r3, [sp, #8]
  404308:	e785      	b.n	404216 <_vfiprintf_r+0xaa>
  40430a:	9900      	ldr	r1, [sp, #0]
  40430c:	9805      	ldr	r0, [sp, #20]
  40430e:	f000 fe61 	bl	404fd4 <__swsetup_r>
  404312:	2800      	cmp	r0, #0
  404314:	f040 8558 	bne.w	404dc8 <_vfiprintf_r+0xc5c>
  404318:	9b00      	ldr	r3, [sp, #0]
  40431a:	899a      	ldrh	r2, [r3, #12]
  40431c:	f002 021a 	and.w	r2, r2, #26
  404320:	2a0a      	cmp	r2, #10
  404322:	f47f af4b 	bne.w	4041bc <_vfiprintf_r+0x50>
  404326:	9900      	ldr	r1, [sp, #0]
  404328:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  40432c:	2b00      	cmp	r3, #0
  40432e:	f6ff af45 	blt.w	4041bc <_vfiprintf_r+0x50>
  404332:	4623      	mov	r3, r4
  404334:	4642      	mov	r2, r8
  404336:	9805      	ldr	r0, [sp, #20]
  404338:	f000 fe16 	bl	404f68 <__sbprintf>
  40433c:	b02b      	add	sp, #172	; 0xac
  40433e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404342:	f000 fff3 	bl	40532c <__sinit>
  404346:	e71e      	b.n	404186 <_vfiprintf_r+0x1a>
  404348:	4264      	negs	r4, r4
  40434a:	9304      	str	r3, [sp, #16]
  40434c:	f046 0604 	orr.w	r6, r6, #4
  404350:	f898 3000 	ldrb.w	r3, [r8]
  404354:	e771      	b.n	40423a <_vfiprintf_r+0xce>
  404356:	2130      	movs	r1, #48	; 0x30
  404358:	9804      	ldr	r0, [sp, #16]
  40435a:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  40435e:	9901      	ldr	r1, [sp, #4]
  404360:	9406      	str	r4, [sp, #24]
  404362:	f04f 0300 	mov.w	r3, #0
  404366:	2278      	movs	r2, #120	; 0x78
  404368:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40436c:	2900      	cmp	r1, #0
  40436e:	4603      	mov	r3, r0
  404370:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  404374:	6804      	ldr	r4, [r0, #0]
  404376:	f103 0304 	add.w	r3, r3, #4
  40437a:	f04f 0500 	mov.w	r5, #0
  40437e:	f046 0202 	orr.w	r2, r6, #2
  404382:	f2c0 8525 	blt.w	404dd0 <_vfiprintf_r+0xc64>
  404386:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40438a:	ea54 0205 	orrs.w	r2, r4, r5
  40438e:	f046 0602 	orr.w	r6, r6, #2
  404392:	9304      	str	r3, [sp, #16]
  404394:	f040 84bf 	bne.w	404d16 <_vfiprintf_r+0xbaa>
  404398:	48b3      	ldr	r0, [pc, #716]	; (404668 <_vfiprintf_r+0x4fc>)
  40439a:	9b01      	ldr	r3, [sp, #4]
  40439c:	2b00      	cmp	r3, #0
  40439e:	f040 841c 	bne.w	404bda <_vfiprintf_r+0xa6e>
  4043a2:	4699      	mov	r9, r3
  4043a4:	2300      	movs	r3, #0
  4043a6:	9301      	str	r3, [sp, #4]
  4043a8:	9303      	str	r3, [sp, #12]
  4043aa:	465f      	mov	r7, fp
  4043ac:	9b01      	ldr	r3, [sp, #4]
  4043ae:	9a03      	ldr	r2, [sp, #12]
  4043b0:	4293      	cmp	r3, r2
  4043b2:	bfb8      	it	lt
  4043b4:	4613      	movlt	r3, r2
  4043b6:	461d      	mov	r5, r3
  4043b8:	f1b9 0f00 	cmp.w	r9, #0
  4043bc:	d000      	beq.n	4043c0 <_vfiprintf_r+0x254>
  4043be:	3501      	adds	r5, #1
  4043c0:	f016 0302 	ands.w	r3, r6, #2
  4043c4:	9307      	str	r3, [sp, #28]
  4043c6:	bf18      	it	ne
  4043c8:	3502      	addne	r5, #2
  4043ca:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4043ce:	9308      	str	r3, [sp, #32]
  4043d0:	f040 82f1 	bne.w	4049b6 <_vfiprintf_r+0x84a>
  4043d4:	9b06      	ldr	r3, [sp, #24]
  4043d6:	1b5c      	subs	r4, r3, r5
  4043d8:	2c00      	cmp	r4, #0
  4043da:	f340 82ec 	ble.w	4049b6 <_vfiprintf_r+0x84a>
  4043de:	2c10      	cmp	r4, #16
  4043e0:	f340 8556 	ble.w	404e90 <_vfiprintf_r+0xd24>
  4043e4:	f8df 9284 	ldr.w	r9, [pc, #644]	; 40466c <_vfiprintf_r+0x500>
  4043e8:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4043ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4043ee:	46d4      	mov	ip, sl
  4043f0:	2310      	movs	r3, #16
  4043f2:	46c2      	mov	sl, r8
  4043f4:	4670      	mov	r0, lr
  4043f6:	46a8      	mov	r8, r5
  4043f8:	464d      	mov	r5, r9
  4043fa:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4043fe:	e007      	b.n	404410 <_vfiprintf_r+0x2a4>
  404400:	f100 0e02 	add.w	lr, r0, #2
  404404:	f10c 0c08 	add.w	ip, ip, #8
  404408:	4608      	mov	r0, r1
  40440a:	3c10      	subs	r4, #16
  40440c:	2c10      	cmp	r4, #16
  40440e:	dd13      	ble.n	404438 <_vfiprintf_r+0x2cc>
  404410:	1c41      	adds	r1, r0, #1
  404412:	3210      	adds	r2, #16
  404414:	2907      	cmp	r1, #7
  404416:	920f      	str	r2, [sp, #60]	; 0x3c
  404418:	f8cc 5000 	str.w	r5, [ip]
  40441c:	f8cc 3004 	str.w	r3, [ip, #4]
  404420:	910e      	str	r1, [sp, #56]	; 0x38
  404422:	dded      	ble.n	404400 <_vfiprintf_r+0x294>
  404424:	2a00      	cmp	r2, #0
  404426:	f040 82b7 	bne.w	404998 <_vfiprintf_r+0x82c>
  40442a:	3c10      	subs	r4, #16
  40442c:	2c10      	cmp	r4, #16
  40442e:	4610      	mov	r0, r2
  404430:	f04f 0e01 	mov.w	lr, #1
  404434:	46dc      	mov	ip, fp
  404436:	dceb      	bgt.n	404410 <_vfiprintf_r+0x2a4>
  404438:	46a9      	mov	r9, r5
  40443a:	4670      	mov	r0, lr
  40443c:	4645      	mov	r5, r8
  40443e:	46d0      	mov	r8, sl
  404440:	46e2      	mov	sl, ip
  404442:	4422      	add	r2, r4
  404444:	2807      	cmp	r0, #7
  404446:	920f      	str	r2, [sp, #60]	; 0x3c
  404448:	f8ca 9000 	str.w	r9, [sl]
  40444c:	f8ca 4004 	str.w	r4, [sl, #4]
  404450:	900e      	str	r0, [sp, #56]	; 0x38
  404452:	f300 8375 	bgt.w	404b40 <_vfiprintf_r+0x9d4>
  404456:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40445a:	f10a 0a08 	add.w	sl, sl, #8
  40445e:	f100 0e01 	add.w	lr, r0, #1
  404462:	2b00      	cmp	r3, #0
  404464:	f040 82b0 	bne.w	4049c8 <_vfiprintf_r+0x85c>
  404468:	9b07      	ldr	r3, [sp, #28]
  40446a:	2b00      	cmp	r3, #0
  40446c:	f000 82c3 	beq.w	4049f6 <_vfiprintf_r+0x88a>
  404470:	3202      	adds	r2, #2
  404472:	a90c      	add	r1, sp, #48	; 0x30
  404474:	2302      	movs	r3, #2
  404476:	f1be 0f07 	cmp.w	lr, #7
  40447a:	920f      	str	r2, [sp, #60]	; 0x3c
  40447c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404480:	e88a 000a 	stmia.w	sl, {r1, r3}
  404484:	f340 8378 	ble.w	404b78 <_vfiprintf_r+0xa0c>
  404488:	2a00      	cmp	r2, #0
  40448a:	f040 840a 	bne.w	404ca2 <_vfiprintf_r+0xb36>
  40448e:	9b08      	ldr	r3, [sp, #32]
  404490:	2b80      	cmp	r3, #128	; 0x80
  404492:	f04f 0e01 	mov.w	lr, #1
  404496:	4610      	mov	r0, r2
  404498:	46da      	mov	sl, fp
  40449a:	f040 82b0 	bne.w	4049fe <_vfiprintf_r+0x892>
  40449e:	9b06      	ldr	r3, [sp, #24]
  4044a0:	1b5c      	subs	r4, r3, r5
  4044a2:	2c00      	cmp	r4, #0
  4044a4:	f340 82ab 	ble.w	4049fe <_vfiprintf_r+0x892>
  4044a8:	2c10      	cmp	r4, #16
  4044aa:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 404670 <_vfiprintf_r+0x504>
  4044ae:	f340 850b 	ble.w	404ec8 <_vfiprintf_r+0xd5c>
  4044b2:	46d6      	mov	lr, sl
  4044b4:	2310      	movs	r3, #16
  4044b6:	46c2      	mov	sl, r8
  4044b8:	46a8      	mov	r8, r5
  4044ba:	464d      	mov	r5, r9
  4044bc:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4044c0:	e007      	b.n	4044d2 <_vfiprintf_r+0x366>
  4044c2:	f100 0c02 	add.w	ip, r0, #2
  4044c6:	f10e 0e08 	add.w	lr, lr, #8
  4044ca:	4608      	mov	r0, r1
  4044cc:	3c10      	subs	r4, #16
  4044ce:	2c10      	cmp	r4, #16
  4044d0:	dd13      	ble.n	4044fa <_vfiprintf_r+0x38e>
  4044d2:	1c41      	adds	r1, r0, #1
  4044d4:	3210      	adds	r2, #16
  4044d6:	2907      	cmp	r1, #7
  4044d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4044da:	f8ce 5000 	str.w	r5, [lr]
  4044de:	f8ce 3004 	str.w	r3, [lr, #4]
  4044e2:	910e      	str	r1, [sp, #56]	; 0x38
  4044e4:	dded      	ble.n	4044c2 <_vfiprintf_r+0x356>
  4044e6:	2a00      	cmp	r2, #0
  4044e8:	f040 8315 	bne.w	404b16 <_vfiprintf_r+0x9aa>
  4044ec:	3c10      	subs	r4, #16
  4044ee:	2c10      	cmp	r4, #16
  4044f0:	f04f 0c01 	mov.w	ip, #1
  4044f4:	4610      	mov	r0, r2
  4044f6:	46de      	mov	lr, fp
  4044f8:	dceb      	bgt.n	4044d2 <_vfiprintf_r+0x366>
  4044fa:	46a9      	mov	r9, r5
  4044fc:	4645      	mov	r5, r8
  4044fe:	46d0      	mov	r8, sl
  404500:	46f2      	mov	sl, lr
  404502:	4422      	add	r2, r4
  404504:	f1bc 0f07 	cmp.w	ip, #7
  404508:	920f      	str	r2, [sp, #60]	; 0x3c
  40450a:	f8ca 9000 	str.w	r9, [sl]
  40450e:	f8ca 4004 	str.w	r4, [sl, #4]
  404512:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  404516:	f300 83d2 	bgt.w	404cbe <_vfiprintf_r+0xb52>
  40451a:	9b01      	ldr	r3, [sp, #4]
  40451c:	9903      	ldr	r1, [sp, #12]
  40451e:	1a5c      	subs	r4, r3, r1
  404520:	2c00      	cmp	r4, #0
  404522:	f10a 0a08 	add.w	sl, sl, #8
  404526:	f10c 0e01 	add.w	lr, ip, #1
  40452a:	4660      	mov	r0, ip
  40452c:	f300 826d 	bgt.w	404a0a <_vfiprintf_r+0x89e>
  404530:	9903      	ldr	r1, [sp, #12]
  404532:	f8ca 7000 	str.w	r7, [sl]
  404536:	440a      	add	r2, r1
  404538:	f1be 0f07 	cmp.w	lr, #7
  40453c:	920f      	str	r2, [sp, #60]	; 0x3c
  40453e:	f8ca 1004 	str.w	r1, [sl, #4]
  404542:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404546:	f340 82ce 	ble.w	404ae6 <_vfiprintf_r+0x97a>
  40454a:	2a00      	cmp	r2, #0
  40454c:	f040 833a 	bne.w	404bc4 <_vfiprintf_r+0xa58>
  404550:	0770      	lsls	r0, r6, #29
  404552:	920e      	str	r2, [sp, #56]	; 0x38
  404554:	d538      	bpl.n	4045c8 <_vfiprintf_r+0x45c>
  404556:	9b06      	ldr	r3, [sp, #24]
  404558:	1b5c      	subs	r4, r3, r5
  40455a:	2c00      	cmp	r4, #0
  40455c:	dd34      	ble.n	4045c8 <_vfiprintf_r+0x45c>
  40455e:	46da      	mov	sl, fp
  404560:	2c10      	cmp	r4, #16
  404562:	f340 84ab 	ble.w	404ebc <_vfiprintf_r+0xd50>
  404566:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40466c <_vfiprintf_r+0x500>
  40456a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40456c:	464f      	mov	r7, r9
  40456e:	2610      	movs	r6, #16
  404570:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404574:	e006      	b.n	404584 <_vfiprintf_r+0x418>
  404576:	1c88      	adds	r0, r1, #2
  404578:	f10a 0a08 	add.w	sl, sl, #8
  40457c:	4619      	mov	r1, r3
  40457e:	3c10      	subs	r4, #16
  404580:	2c10      	cmp	r4, #16
  404582:	dd13      	ble.n	4045ac <_vfiprintf_r+0x440>
  404584:	1c4b      	adds	r3, r1, #1
  404586:	3210      	adds	r2, #16
  404588:	2b07      	cmp	r3, #7
  40458a:	920f      	str	r2, [sp, #60]	; 0x3c
  40458c:	f8ca 7000 	str.w	r7, [sl]
  404590:	f8ca 6004 	str.w	r6, [sl, #4]
  404594:	930e      	str	r3, [sp, #56]	; 0x38
  404596:	ddee      	ble.n	404576 <_vfiprintf_r+0x40a>
  404598:	2a00      	cmp	r2, #0
  40459a:	f040 828e 	bne.w	404aba <_vfiprintf_r+0x94e>
  40459e:	3c10      	subs	r4, #16
  4045a0:	2c10      	cmp	r4, #16
  4045a2:	f04f 0001 	mov.w	r0, #1
  4045a6:	4611      	mov	r1, r2
  4045a8:	46da      	mov	sl, fp
  4045aa:	dceb      	bgt.n	404584 <_vfiprintf_r+0x418>
  4045ac:	46b9      	mov	r9, r7
  4045ae:	4422      	add	r2, r4
  4045b0:	2807      	cmp	r0, #7
  4045b2:	920f      	str	r2, [sp, #60]	; 0x3c
  4045b4:	f8ca 9000 	str.w	r9, [sl]
  4045b8:	f8ca 4004 	str.w	r4, [sl, #4]
  4045bc:	900e      	str	r0, [sp, #56]	; 0x38
  4045be:	f340 829b 	ble.w	404af8 <_vfiprintf_r+0x98c>
  4045c2:	2a00      	cmp	r2, #0
  4045c4:	f040 8425 	bne.w	404e12 <_vfiprintf_r+0xca6>
  4045c8:	9b02      	ldr	r3, [sp, #8]
  4045ca:	9a06      	ldr	r2, [sp, #24]
  4045cc:	42aa      	cmp	r2, r5
  4045ce:	bfac      	ite	ge
  4045d0:	189b      	addge	r3, r3, r2
  4045d2:	195b      	addlt	r3, r3, r5
  4045d4:	9302      	str	r3, [sp, #8]
  4045d6:	e299      	b.n	404b0c <_vfiprintf_r+0x9a0>
  4045d8:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4045dc:	f898 3000 	ldrb.w	r3, [r8]
  4045e0:	e62b      	b.n	40423a <_vfiprintf_r+0xce>
  4045e2:	9406      	str	r4, [sp, #24]
  4045e4:	2900      	cmp	r1, #0
  4045e6:	f040 84af 	bne.w	404f48 <_vfiprintf_r+0xddc>
  4045ea:	f046 0610 	orr.w	r6, r6, #16
  4045ee:	06b3      	lsls	r3, r6, #26
  4045f0:	f140 8312 	bpl.w	404c18 <_vfiprintf_r+0xaac>
  4045f4:	9904      	ldr	r1, [sp, #16]
  4045f6:	3107      	adds	r1, #7
  4045f8:	f021 0107 	bic.w	r1, r1, #7
  4045fc:	e9d1 2300 	ldrd	r2, r3, [r1]
  404600:	3108      	adds	r1, #8
  404602:	9104      	str	r1, [sp, #16]
  404604:	4614      	mov	r4, r2
  404606:	461d      	mov	r5, r3
  404608:	2a00      	cmp	r2, #0
  40460a:	f173 0300 	sbcs.w	r3, r3, #0
  40460e:	f2c0 8386 	blt.w	404d1e <_vfiprintf_r+0xbb2>
  404612:	9b01      	ldr	r3, [sp, #4]
  404614:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404618:	2b00      	cmp	r3, #0
  40461a:	f2c0 831a 	blt.w	404c52 <_vfiprintf_r+0xae6>
  40461e:	ea54 0305 	orrs.w	r3, r4, r5
  404622:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404626:	f000 80ed 	beq.w	404804 <_vfiprintf_r+0x698>
  40462a:	2d00      	cmp	r5, #0
  40462c:	bf08      	it	eq
  40462e:	2c0a      	cmpeq	r4, #10
  404630:	f0c0 80ed 	bcc.w	40480e <_vfiprintf_r+0x6a2>
  404634:	465f      	mov	r7, fp
  404636:	4620      	mov	r0, r4
  404638:	4629      	mov	r1, r5
  40463a:	220a      	movs	r2, #10
  40463c:	2300      	movs	r3, #0
  40463e:	f002 fac9 	bl	406bd4 <__aeabi_uldivmod>
  404642:	3230      	adds	r2, #48	; 0x30
  404644:	f807 2d01 	strb.w	r2, [r7, #-1]!
  404648:	4620      	mov	r0, r4
  40464a:	4629      	mov	r1, r5
  40464c:	2300      	movs	r3, #0
  40464e:	220a      	movs	r2, #10
  404650:	f002 fac0 	bl	406bd4 <__aeabi_uldivmod>
  404654:	4604      	mov	r4, r0
  404656:	460d      	mov	r5, r1
  404658:	ea54 0305 	orrs.w	r3, r4, r5
  40465c:	d1eb      	bne.n	404636 <_vfiprintf_r+0x4ca>
  40465e:	ebc7 030b 	rsb	r3, r7, fp
  404662:	9303      	str	r3, [sp, #12]
  404664:	e6a2      	b.n	4043ac <_vfiprintf_r+0x240>
  404666:	bf00      	nop
  404668:	00408010 	.word	0x00408010
  40466c:	0040802c 	.word	0x0040802c
  404670:	00407fec 	.word	0x00407fec
  404674:	9406      	str	r4, [sp, #24]
  404676:	2900      	cmp	r1, #0
  404678:	f040 8462 	bne.w	404f40 <_vfiprintf_r+0xdd4>
  40467c:	f046 0610 	orr.w	r6, r6, #16
  404680:	f016 0320 	ands.w	r3, r6, #32
  404684:	f000 82ae 	beq.w	404be4 <_vfiprintf_r+0xa78>
  404688:	9b04      	ldr	r3, [sp, #16]
  40468a:	3307      	adds	r3, #7
  40468c:	f023 0307 	bic.w	r3, r3, #7
  404690:	f04f 0200 	mov.w	r2, #0
  404694:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404698:	e9d3 4500 	ldrd	r4, r5, [r3]
  40469c:	f103 0208 	add.w	r2, r3, #8
  4046a0:	9b01      	ldr	r3, [sp, #4]
  4046a2:	9204      	str	r2, [sp, #16]
  4046a4:	2b00      	cmp	r3, #0
  4046a6:	f2c0 8174 	blt.w	404992 <_vfiprintf_r+0x826>
  4046aa:	ea54 0305 	orrs.w	r3, r4, r5
  4046ae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4046b2:	f040 816e 	bne.w	404992 <_vfiprintf_r+0x826>
  4046b6:	9b01      	ldr	r3, [sp, #4]
  4046b8:	2b00      	cmp	r3, #0
  4046ba:	f000 8430 	beq.w	404f1e <_vfiprintf_r+0xdb2>
  4046be:	f04f 0900 	mov.w	r9, #0
  4046c2:	2400      	movs	r4, #0
  4046c4:	2500      	movs	r5, #0
  4046c6:	465f      	mov	r7, fp
  4046c8:	08e2      	lsrs	r2, r4, #3
  4046ca:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4046ce:	08e9      	lsrs	r1, r5, #3
  4046d0:	f004 0307 	and.w	r3, r4, #7
  4046d4:	460d      	mov	r5, r1
  4046d6:	4614      	mov	r4, r2
  4046d8:	3330      	adds	r3, #48	; 0x30
  4046da:	ea54 0205 	orrs.w	r2, r4, r5
  4046de:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4046e2:	d1f1      	bne.n	4046c8 <_vfiprintf_r+0x55c>
  4046e4:	07f4      	lsls	r4, r6, #31
  4046e6:	d5ba      	bpl.n	40465e <_vfiprintf_r+0x4f2>
  4046e8:	2b30      	cmp	r3, #48	; 0x30
  4046ea:	d0b8      	beq.n	40465e <_vfiprintf_r+0x4f2>
  4046ec:	2230      	movs	r2, #48	; 0x30
  4046ee:	1e7b      	subs	r3, r7, #1
  4046f0:	f807 2c01 	strb.w	r2, [r7, #-1]
  4046f4:	ebc3 020b 	rsb	r2, r3, fp
  4046f8:	9203      	str	r2, [sp, #12]
  4046fa:	461f      	mov	r7, r3
  4046fc:	e656      	b.n	4043ac <_vfiprintf_r+0x240>
  4046fe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404702:	2400      	movs	r4, #0
  404704:	f818 3b01 	ldrb.w	r3, [r8], #1
  404708:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40470c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  404710:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404714:	2a09      	cmp	r2, #9
  404716:	d9f5      	bls.n	404704 <_vfiprintf_r+0x598>
  404718:	e591      	b.n	40423e <_vfiprintf_r+0xd2>
  40471a:	f898 3000 	ldrb.w	r3, [r8]
  40471e:	2101      	movs	r1, #1
  404720:	202b      	movs	r0, #43	; 0x2b
  404722:	e58a      	b.n	40423a <_vfiprintf_r+0xce>
  404724:	f898 3000 	ldrb.w	r3, [r8]
  404728:	2b2a      	cmp	r3, #42	; 0x2a
  40472a:	f108 0501 	add.w	r5, r8, #1
  40472e:	f000 83dd 	beq.w	404eec <_vfiprintf_r+0xd80>
  404732:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404736:	2a09      	cmp	r2, #9
  404738:	46a8      	mov	r8, r5
  40473a:	bf98      	it	ls
  40473c:	2500      	movls	r5, #0
  40473e:	f200 83ce 	bhi.w	404ede <_vfiprintf_r+0xd72>
  404742:	f818 3b01 	ldrb.w	r3, [r8], #1
  404746:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40474a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40474e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404752:	2a09      	cmp	r2, #9
  404754:	d9f5      	bls.n	404742 <_vfiprintf_r+0x5d6>
  404756:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40475a:	9201      	str	r2, [sp, #4]
  40475c:	e56f      	b.n	40423e <_vfiprintf_r+0xd2>
  40475e:	9a04      	ldr	r2, [sp, #16]
  404760:	6814      	ldr	r4, [r2, #0]
  404762:	4613      	mov	r3, r2
  404764:	2c00      	cmp	r4, #0
  404766:	f103 0304 	add.w	r3, r3, #4
  40476a:	f6ff aded 	blt.w	404348 <_vfiprintf_r+0x1dc>
  40476e:	9304      	str	r3, [sp, #16]
  404770:	f898 3000 	ldrb.w	r3, [r8]
  404774:	e561      	b.n	40423a <_vfiprintf_r+0xce>
  404776:	9406      	str	r4, [sp, #24]
  404778:	2900      	cmp	r1, #0
  40477a:	d081      	beq.n	404680 <_vfiprintf_r+0x514>
  40477c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404780:	e77e      	b.n	404680 <_vfiprintf_r+0x514>
  404782:	9a04      	ldr	r2, [sp, #16]
  404784:	9406      	str	r4, [sp, #24]
  404786:	6817      	ldr	r7, [r2, #0]
  404788:	f04f 0300 	mov.w	r3, #0
  40478c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404790:	1d14      	adds	r4, r2, #4
  404792:	9b01      	ldr	r3, [sp, #4]
  404794:	2f00      	cmp	r7, #0
  404796:	f000 8386 	beq.w	404ea6 <_vfiprintf_r+0xd3a>
  40479a:	2b00      	cmp	r3, #0
  40479c:	f2c0 835f 	blt.w	404e5e <_vfiprintf_r+0xcf2>
  4047a0:	461a      	mov	r2, r3
  4047a2:	2100      	movs	r1, #0
  4047a4:	4638      	mov	r0, r7
  4047a6:	f001 fc63 	bl	406070 <memchr>
  4047aa:	2800      	cmp	r0, #0
  4047ac:	f000 838f 	beq.w	404ece <_vfiprintf_r+0xd62>
  4047b0:	1bc3      	subs	r3, r0, r7
  4047b2:	9303      	str	r3, [sp, #12]
  4047b4:	2300      	movs	r3, #0
  4047b6:	9404      	str	r4, [sp, #16]
  4047b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4047bc:	9301      	str	r3, [sp, #4]
  4047be:	e5f5      	b.n	4043ac <_vfiprintf_r+0x240>
  4047c0:	9406      	str	r4, [sp, #24]
  4047c2:	2900      	cmp	r1, #0
  4047c4:	f040 83b9 	bne.w	404f3a <_vfiprintf_r+0xdce>
  4047c8:	f016 0920 	ands.w	r9, r6, #32
  4047cc:	d135      	bne.n	40483a <_vfiprintf_r+0x6ce>
  4047ce:	f016 0310 	ands.w	r3, r6, #16
  4047d2:	d103      	bne.n	4047dc <_vfiprintf_r+0x670>
  4047d4:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4047d8:	f040 832a 	bne.w	404e30 <_vfiprintf_r+0xcc4>
  4047dc:	9a04      	ldr	r2, [sp, #16]
  4047de:	4613      	mov	r3, r2
  4047e0:	6814      	ldr	r4, [r2, #0]
  4047e2:	9a01      	ldr	r2, [sp, #4]
  4047e4:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4047e8:	2a00      	cmp	r2, #0
  4047ea:	f103 0304 	add.w	r3, r3, #4
  4047ee:	f04f 0500 	mov.w	r5, #0
  4047f2:	f2c0 8332 	blt.w	404e5a <_vfiprintf_r+0xcee>
  4047f6:	ea54 0205 	orrs.w	r2, r4, r5
  4047fa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4047fe:	9304      	str	r3, [sp, #16]
  404800:	f47f af13 	bne.w	40462a <_vfiprintf_r+0x4be>
  404804:	9b01      	ldr	r3, [sp, #4]
  404806:	2b00      	cmp	r3, #0
  404808:	f43f adcc 	beq.w	4043a4 <_vfiprintf_r+0x238>
  40480c:	2400      	movs	r4, #0
  40480e:	af2a      	add	r7, sp, #168	; 0xa8
  404810:	3430      	adds	r4, #48	; 0x30
  404812:	f807 4d41 	strb.w	r4, [r7, #-65]!
  404816:	ebc7 030b 	rsb	r3, r7, fp
  40481a:	9303      	str	r3, [sp, #12]
  40481c:	e5c6      	b.n	4043ac <_vfiprintf_r+0x240>
  40481e:	f046 0620 	orr.w	r6, r6, #32
  404822:	f898 3000 	ldrb.w	r3, [r8]
  404826:	e508      	b.n	40423a <_vfiprintf_r+0xce>
  404828:	9406      	str	r4, [sp, #24]
  40482a:	2900      	cmp	r1, #0
  40482c:	f040 836e 	bne.w	404f0c <_vfiprintf_r+0xda0>
  404830:	f046 0610 	orr.w	r6, r6, #16
  404834:	f016 0920 	ands.w	r9, r6, #32
  404838:	d0c9      	beq.n	4047ce <_vfiprintf_r+0x662>
  40483a:	9b04      	ldr	r3, [sp, #16]
  40483c:	3307      	adds	r3, #7
  40483e:	f023 0307 	bic.w	r3, r3, #7
  404842:	f04f 0200 	mov.w	r2, #0
  404846:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40484a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40484e:	f103 0208 	add.w	r2, r3, #8
  404852:	9b01      	ldr	r3, [sp, #4]
  404854:	9204      	str	r2, [sp, #16]
  404856:	2b00      	cmp	r3, #0
  404858:	f2c0 81f9 	blt.w	404c4e <_vfiprintf_r+0xae2>
  40485c:	ea54 0305 	orrs.w	r3, r4, r5
  404860:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404864:	f04f 0900 	mov.w	r9, #0
  404868:	f47f aedf 	bne.w	40462a <_vfiprintf_r+0x4be>
  40486c:	e7ca      	b.n	404804 <_vfiprintf_r+0x698>
  40486e:	9406      	str	r4, [sp, #24]
  404870:	2900      	cmp	r1, #0
  404872:	f040 8351 	bne.w	404f18 <_vfiprintf_r+0xdac>
  404876:	06b2      	lsls	r2, r6, #26
  404878:	48ae      	ldr	r0, [pc, #696]	; (404b34 <_vfiprintf_r+0x9c8>)
  40487a:	d541      	bpl.n	404900 <_vfiprintf_r+0x794>
  40487c:	9a04      	ldr	r2, [sp, #16]
  40487e:	3207      	adds	r2, #7
  404880:	f022 0207 	bic.w	r2, r2, #7
  404884:	e9d2 4500 	ldrd	r4, r5, [r2]
  404888:	f102 0108 	add.w	r1, r2, #8
  40488c:	9104      	str	r1, [sp, #16]
  40488e:	f016 0901 	ands.w	r9, r6, #1
  404892:	f000 8177 	beq.w	404b84 <_vfiprintf_r+0xa18>
  404896:	ea54 0205 	orrs.w	r2, r4, r5
  40489a:	f040 8226 	bne.w	404cea <_vfiprintf_r+0xb7e>
  40489e:	f04f 0300 	mov.w	r3, #0
  4048a2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4048a6:	9b01      	ldr	r3, [sp, #4]
  4048a8:	2b00      	cmp	r3, #0
  4048aa:	f2c0 8196 	blt.w	404bda <_vfiprintf_r+0xa6e>
  4048ae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4048b2:	e572      	b.n	40439a <_vfiprintf_r+0x22e>
  4048b4:	9a04      	ldr	r2, [sp, #16]
  4048b6:	9406      	str	r4, [sp, #24]
  4048b8:	6813      	ldr	r3, [r2, #0]
  4048ba:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4048be:	4613      	mov	r3, r2
  4048c0:	f04f 0100 	mov.w	r1, #0
  4048c4:	2501      	movs	r5, #1
  4048c6:	3304      	adds	r3, #4
  4048c8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4048cc:	9304      	str	r3, [sp, #16]
  4048ce:	9503      	str	r5, [sp, #12]
  4048d0:	af10      	add	r7, sp, #64	; 0x40
  4048d2:	2300      	movs	r3, #0
  4048d4:	9301      	str	r3, [sp, #4]
  4048d6:	e573      	b.n	4043c0 <_vfiprintf_r+0x254>
  4048d8:	f898 3000 	ldrb.w	r3, [r8]
  4048dc:	2800      	cmp	r0, #0
  4048de:	f47f acac 	bne.w	40423a <_vfiprintf_r+0xce>
  4048e2:	2101      	movs	r1, #1
  4048e4:	2020      	movs	r0, #32
  4048e6:	e4a8      	b.n	40423a <_vfiprintf_r+0xce>
  4048e8:	f046 0601 	orr.w	r6, r6, #1
  4048ec:	f898 3000 	ldrb.w	r3, [r8]
  4048f0:	e4a3      	b.n	40423a <_vfiprintf_r+0xce>
  4048f2:	9406      	str	r4, [sp, #24]
  4048f4:	2900      	cmp	r1, #0
  4048f6:	f040 830c 	bne.w	404f12 <_vfiprintf_r+0xda6>
  4048fa:	06b2      	lsls	r2, r6, #26
  4048fc:	488e      	ldr	r0, [pc, #568]	; (404b38 <_vfiprintf_r+0x9cc>)
  4048fe:	d4bd      	bmi.n	40487c <_vfiprintf_r+0x710>
  404900:	9904      	ldr	r1, [sp, #16]
  404902:	06f7      	lsls	r7, r6, #27
  404904:	460a      	mov	r2, r1
  404906:	f100 819d 	bmi.w	404c44 <_vfiprintf_r+0xad8>
  40490a:	0675      	lsls	r5, r6, #25
  40490c:	f140 819a 	bpl.w	404c44 <_vfiprintf_r+0xad8>
  404910:	3204      	adds	r2, #4
  404912:	880c      	ldrh	r4, [r1, #0]
  404914:	9204      	str	r2, [sp, #16]
  404916:	2500      	movs	r5, #0
  404918:	e7b9      	b.n	40488e <_vfiprintf_r+0x722>
  40491a:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  40491e:	f898 3000 	ldrb.w	r3, [r8]
  404922:	e48a      	b.n	40423a <_vfiprintf_r+0xce>
  404924:	f898 3000 	ldrb.w	r3, [r8]
  404928:	2b6c      	cmp	r3, #108	; 0x6c
  40492a:	bf03      	ittte	eq
  40492c:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  404930:	f046 0620 	orreq.w	r6, r6, #32
  404934:	f108 0801 	addeq.w	r8, r8, #1
  404938:	f046 0610 	orrne.w	r6, r6, #16
  40493c:	e47d      	b.n	40423a <_vfiprintf_r+0xce>
  40493e:	2900      	cmp	r1, #0
  404940:	f040 8309 	bne.w	404f56 <_vfiprintf_r+0xdea>
  404944:	06b4      	lsls	r4, r6, #26
  404946:	f140 821c 	bpl.w	404d82 <_vfiprintf_r+0xc16>
  40494a:	9a04      	ldr	r2, [sp, #16]
  40494c:	9902      	ldr	r1, [sp, #8]
  40494e:	6813      	ldr	r3, [r2, #0]
  404950:	17cd      	asrs	r5, r1, #31
  404952:	4608      	mov	r0, r1
  404954:	3204      	adds	r2, #4
  404956:	4629      	mov	r1, r5
  404958:	9204      	str	r2, [sp, #16]
  40495a:	e9c3 0100 	strd	r0, r1, [r3]
  40495e:	e436      	b.n	4041ce <_vfiprintf_r+0x62>
  404960:	9406      	str	r4, [sp, #24]
  404962:	2900      	cmp	r1, #0
  404964:	f43f ae43 	beq.w	4045ee <_vfiprintf_r+0x482>
  404968:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40496c:	e63f      	b.n	4045ee <_vfiprintf_r+0x482>
  40496e:	9406      	str	r4, [sp, #24]
  404970:	2900      	cmp	r1, #0
  404972:	f040 82ed 	bne.w	404f50 <_vfiprintf_r+0xde4>
  404976:	2b00      	cmp	r3, #0
  404978:	f000 808f 	beq.w	404a9a <_vfiprintf_r+0x92e>
  40497c:	2501      	movs	r5, #1
  40497e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  404982:	f04f 0300 	mov.w	r3, #0
  404986:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40498a:	9503      	str	r5, [sp, #12]
  40498c:	af10      	add	r7, sp, #64	; 0x40
  40498e:	e7a0      	b.n	4048d2 <_vfiprintf_r+0x766>
  404990:	9304      	str	r3, [sp, #16]
  404992:	f04f 0900 	mov.w	r9, #0
  404996:	e696      	b.n	4046c6 <_vfiprintf_r+0x55a>
  404998:	aa0d      	add	r2, sp, #52	; 0x34
  40499a:	9900      	ldr	r1, [sp, #0]
  40499c:	9309      	str	r3, [sp, #36]	; 0x24
  40499e:	4648      	mov	r0, r9
  4049a0:	f7ff fba8 	bl	4040f4 <__sprint_r.part.0>
  4049a4:	2800      	cmp	r0, #0
  4049a6:	d17f      	bne.n	404aa8 <_vfiprintf_r+0x93c>
  4049a8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4049aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4049ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049ae:	f100 0e01 	add.w	lr, r0, #1
  4049b2:	46dc      	mov	ip, fp
  4049b4:	e529      	b.n	40440a <_vfiprintf_r+0x29e>
  4049b6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4049b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4049ba:	f100 0e01 	add.w	lr, r0, #1
  4049be:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4049c2:	2b00      	cmp	r3, #0
  4049c4:	f43f ad50 	beq.w	404468 <_vfiprintf_r+0x2fc>
  4049c8:	3201      	adds	r2, #1
  4049ca:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4049ce:	2301      	movs	r3, #1
  4049d0:	f1be 0f07 	cmp.w	lr, #7
  4049d4:	920f      	str	r2, [sp, #60]	; 0x3c
  4049d6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4049da:	e88a 000a 	stmia.w	sl, {r1, r3}
  4049de:	f340 80bf 	ble.w	404b60 <_vfiprintf_r+0x9f4>
  4049e2:	2a00      	cmp	r2, #0
  4049e4:	f040 814e 	bne.w	404c84 <_vfiprintf_r+0xb18>
  4049e8:	9907      	ldr	r1, [sp, #28]
  4049ea:	2900      	cmp	r1, #0
  4049ec:	f040 80be 	bne.w	404b6c <_vfiprintf_r+0xa00>
  4049f0:	469e      	mov	lr, r3
  4049f2:	4610      	mov	r0, r2
  4049f4:	46da      	mov	sl, fp
  4049f6:	9b08      	ldr	r3, [sp, #32]
  4049f8:	2b80      	cmp	r3, #128	; 0x80
  4049fa:	f43f ad50 	beq.w	40449e <_vfiprintf_r+0x332>
  4049fe:	9b01      	ldr	r3, [sp, #4]
  404a00:	9903      	ldr	r1, [sp, #12]
  404a02:	1a5c      	subs	r4, r3, r1
  404a04:	2c00      	cmp	r4, #0
  404a06:	f77f ad93 	ble.w	404530 <_vfiprintf_r+0x3c4>
  404a0a:	2c10      	cmp	r4, #16
  404a0c:	f8df 912c 	ldr.w	r9, [pc, #300]	; 404b3c <_vfiprintf_r+0x9d0>
  404a10:	dd25      	ble.n	404a5e <_vfiprintf_r+0x8f2>
  404a12:	46d4      	mov	ip, sl
  404a14:	2310      	movs	r3, #16
  404a16:	46c2      	mov	sl, r8
  404a18:	46a8      	mov	r8, r5
  404a1a:	464d      	mov	r5, r9
  404a1c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404a20:	e007      	b.n	404a32 <_vfiprintf_r+0x8c6>
  404a22:	f100 0e02 	add.w	lr, r0, #2
  404a26:	f10c 0c08 	add.w	ip, ip, #8
  404a2a:	4608      	mov	r0, r1
  404a2c:	3c10      	subs	r4, #16
  404a2e:	2c10      	cmp	r4, #16
  404a30:	dd11      	ble.n	404a56 <_vfiprintf_r+0x8ea>
  404a32:	1c41      	adds	r1, r0, #1
  404a34:	3210      	adds	r2, #16
  404a36:	2907      	cmp	r1, #7
  404a38:	920f      	str	r2, [sp, #60]	; 0x3c
  404a3a:	f8cc 5000 	str.w	r5, [ip]
  404a3e:	f8cc 3004 	str.w	r3, [ip, #4]
  404a42:	910e      	str	r1, [sp, #56]	; 0x38
  404a44:	dded      	ble.n	404a22 <_vfiprintf_r+0x8b6>
  404a46:	b9d2      	cbnz	r2, 404a7e <_vfiprintf_r+0x912>
  404a48:	3c10      	subs	r4, #16
  404a4a:	2c10      	cmp	r4, #16
  404a4c:	f04f 0e01 	mov.w	lr, #1
  404a50:	4610      	mov	r0, r2
  404a52:	46dc      	mov	ip, fp
  404a54:	dced      	bgt.n	404a32 <_vfiprintf_r+0x8c6>
  404a56:	46a9      	mov	r9, r5
  404a58:	4645      	mov	r5, r8
  404a5a:	46d0      	mov	r8, sl
  404a5c:	46e2      	mov	sl, ip
  404a5e:	4422      	add	r2, r4
  404a60:	f1be 0f07 	cmp.w	lr, #7
  404a64:	920f      	str	r2, [sp, #60]	; 0x3c
  404a66:	f8ca 9000 	str.w	r9, [sl]
  404a6a:	f8ca 4004 	str.w	r4, [sl, #4]
  404a6e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  404a72:	dc2e      	bgt.n	404ad2 <_vfiprintf_r+0x966>
  404a74:	f10a 0a08 	add.w	sl, sl, #8
  404a78:	f10e 0e01 	add.w	lr, lr, #1
  404a7c:	e558      	b.n	404530 <_vfiprintf_r+0x3c4>
  404a7e:	aa0d      	add	r2, sp, #52	; 0x34
  404a80:	9900      	ldr	r1, [sp, #0]
  404a82:	9301      	str	r3, [sp, #4]
  404a84:	4648      	mov	r0, r9
  404a86:	f7ff fb35 	bl	4040f4 <__sprint_r.part.0>
  404a8a:	b968      	cbnz	r0, 404aa8 <_vfiprintf_r+0x93c>
  404a8c:	980e      	ldr	r0, [sp, #56]	; 0x38
  404a8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a90:	9b01      	ldr	r3, [sp, #4]
  404a92:	f100 0e01 	add.w	lr, r0, #1
  404a96:	46dc      	mov	ip, fp
  404a98:	e7c8      	b.n	404a2c <_vfiprintf_r+0x8c0>
  404a9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a9c:	b123      	cbz	r3, 404aa8 <_vfiprintf_r+0x93c>
  404a9e:	9805      	ldr	r0, [sp, #20]
  404aa0:	9900      	ldr	r1, [sp, #0]
  404aa2:	aa0d      	add	r2, sp, #52	; 0x34
  404aa4:	f7ff fb26 	bl	4040f4 <__sprint_r.part.0>
  404aa8:	9b00      	ldr	r3, [sp, #0]
  404aaa:	899b      	ldrh	r3, [r3, #12]
  404aac:	065a      	lsls	r2, r3, #25
  404aae:	f100 818b 	bmi.w	404dc8 <_vfiprintf_r+0xc5c>
  404ab2:	9802      	ldr	r0, [sp, #8]
  404ab4:	b02b      	add	sp, #172	; 0xac
  404ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404aba:	aa0d      	add	r2, sp, #52	; 0x34
  404abc:	9900      	ldr	r1, [sp, #0]
  404abe:	4648      	mov	r0, r9
  404ac0:	f7ff fb18 	bl	4040f4 <__sprint_r.part.0>
  404ac4:	2800      	cmp	r0, #0
  404ac6:	d1ef      	bne.n	404aa8 <_vfiprintf_r+0x93c>
  404ac8:	990e      	ldr	r1, [sp, #56]	; 0x38
  404aca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404acc:	1c48      	adds	r0, r1, #1
  404ace:	46da      	mov	sl, fp
  404ad0:	e555      	b.n	40457e <_vfiprintf_r+0x412>
  404ad2:	2a00      	cmp	r2, #0
  404ad4:	f040 80fb 	bne.w	404cce <_vfiprintf_r+0xb62>
  404ad8:	9a03      	ldr	r2, [sp, #12]
  404ada:	921b      	str	r2, [sp, #108]	; 0x6c
  404adc:	2301      	movs	r3, #1
  404ade:	920f      	str	r2, [sp, #60]	; 0x3c
  404ae0:	971a      	str	r7, [sp, #104]	; 0x68
  404ae2:	930e      	str	r3, [sp, #56]	; 0x38
  404ae4:	46da      	mov	sl, fp
  404ae6:	f10a 0a08 	add.w	sl, sl, #8
  404aea:	0771      	lsls	r1, r6, #29
  404aec:	d504      	bpl.n	404af8 <_vfiprintf_r+0x98c>
  404aee:	9b06      	ldr	r3, [sp, #24]
  404af0:	1b5c      	subs	r4, r3, r5
  404af2:	2c00      	cmp	r4, #0
  404af4:	f73f ad34 	bgt.w	404560 <_vfiprintf_r+0x3f4>
  404af8:	9b02      	ldr	r3, [sp, #8]
  404afa:	9906      	ldr	r1, [sp, #24]
  404afc:	42a9      	cmp	r1, r5
  404afe:	bfac      	ite	ge
  404b00:	185b      	addge	r3, r3, r1
  404b02:	195b      	addlt	r3, r3, r5
  404b04:	9302      	str	r3, [sp, #8]
  404b06:	2a00      	cmp	r2, #0
  404b08:	f040 80b3 	bne.w	404c72 <_vfiprintf_r+0xb06>
  404b0c:	2300      	movs	r3, #0
  404b0e:	930e      	str	r3, [sp, #56]	; 0x38
  404b10:	46da      	mov	sl, fp
  404b12:	f7ff bb5c 	b.w	4041ce <_vfiprintf_r+0x62>
  404b16:	aa0d      	add	r2, sp, #52	; 0x34
  404b18:	9900      	ldr	r1, [sp, #0]
  404b1a:	9307      	str	r3, [sp, #28]
  404b1c:	4648      	mov	r0, r9
  404b1e:	f7ff fae9 	bl	4040f4 <__sprint_r.part.0>
  404b22:	2800      	cmp	r0, #0
  404b24:	d1c0      	bne.n	404aa8 <_vfiprintf_r+0x93c>
  404b26:	980e      	ldr	r0, [sp, #56]	; 0x38
  404b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404b2a:	9b07      	ldr	r3, [sp, #28]
  404b2c:	f100 0c01 	add.w	ip, r0, #1
  404b30:	46de      	mov	lr, fp
  404b32:	e4cb      	b.n	4044cc <_vfiprintf_r+0x360>
  404b34:	00407ffc 	.word	0x00407ffc
  404b38:	00408010 	.word	0x00408010
  404b3c:	00407fec 	.word	0x00407fec
  404b40:	2a00      	cmp	r2, #0
  404b42:	f040 8133 	bne.w	404dac <_vfiprintf_r+0xc40>
  404b46:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  404b4a:	2b00      	cmp	r3, #0
  404b4c:	f000 80f5 	beq.w	404d3a <_vfiprintf_r+0xbce>
  404b50:	2301      	movs	r3, #1
  404b52:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  404b56:	461a      	mov	r2, r3
  404b58:	931b      	str	r3, [sp, #108]	; 0x6c
  404b5a:	469e      	mov	lr, r3
  404b5c:	911a      	str	r1, [sp, #104]	; 0x68
  404b5e:	46da      	mov	sl, fp
  404b60:	4670      	mov	r0, lr
  404b62:	f10a 0a08 	add.w	sl, sl, #8
  404b66:	f10e 0e01 	add.w	lr, lr, #1
  404b6a:	e47d      	b.n	404468 <_vfiprintf_r+0x2fc>
  404b6c:	a90c      	add	r1, sp, #48	; 0x30
  404b6e:	2202      	movs	r2, #2
  404b70:	469e      	mov	lr, r3
  404b72:	911a      	str	r1, [sp, #104]	; 0x68
  404b74:	921b      	str	r2, [sp, #108]	; 0x6c
  404b76:	46da      	mov	sl, fp
  404b78:	4670      	mov	r0, lr
  404b7a:	f10a 0a08 	add.w	sl, sl, #8
  404b7e:	f10e 0e01 	add.w	lr, lr, #1
  404b82:	e738      	b.n	4049f6 <_vfiprintf_r+0x88a>
  404b84:	9b01      	ldr	r3, [sp, #4]
  404b86:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404b8a:	2b00      	cmp	r3, #0
  404b8c:	f2c0 812a 	blt.w	404de4 <_vfiprintf_r+0xc78>
  404b90:	ea54 0305 	orrs.w	r3, r4, r5
  404b94:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404b98:	f43f abff 	beq.w	40439a <_vfiprintf_r+0x22e>
  404b9c:	465f      	mov	r7, fp
  404b9e:	0923      	lsrs	r3, r4, #4
  404ba0:	f004 010f 	and.w	r1, r4, #15
  404ba4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404ba8:	092a      	lsrs	r2, r5, #4
  404baa:	461c      	mov	r4, r3
  404bac:	4615      	mov	r5, r2
  404bae:	5c43      	ldrb	r3, [r0, r1]
  404bb0:	f807 3d01 	strb.w	r3, [r7, #-1]!
  404bb4:	ea54 0305 	orrs.w	r3, r4, r5
  404bb8:	d1f1      	bne.n	404b9e <_vfiprintf_r+0xa32>
  404bba:	ebc7 030b 	rsb	r3, r7, fp
  404bbe:	9303      	str	r3, [sp, #12]
  404bc0:	f7ff bbf4 	b.w	4043ac <_vfiprintf_r+0x240>
  404bc4:	aa0d      	add	r2, sp, #52	; 0x34
  404bc6:	9900      	ldr	r1, [sp, #0]
  404bc8:	9805      	ldr	r0, [sp, #20]
  404bca:	f7ff fa93 	bl	4040f4 <__sprint_r.part.0>
  404bce:	2800      	cmp	r0, #0
  404bd0:	f47f af6a 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404bd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404bd6:	46da      	mov	sl, fp
  404bd8:	e787      	b.n	404aea <_vfiprintf_r+0x97e>
  404bda:	f04f 0900 	mov.w	r9, #0
  404bde:	2400      	movs	r4, #0
  404be0:	2500      	movs	r5, #0
  404be2:	e7db      	b.n	404b9c <_vfiprintf_r+0xa30>
  404be4:	f016 0210 	ands.w	r2, r6, #16
  404be8:	f000 80b2 	beq.w	404d50 <_vfiprintf_r+0xbe4>
  404bec:	9904      	ldr	r1, [sp, #16]
  404bee:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404bf2:	460a      	mov	r2, r1
  404bf4:	680c      	ldr	r4, [r1, #0]
  404bf6:	9901      	ldr	r1, [sp, #4]
  404bf8:	2900      	cmp	r1, #0
  404bfa:	f102 0204 	add.w	r2, r2, #4
  404bfe:	f04f 0500 	mov.w	r5, #0
  404c02:	f2c0 8159 	blt.w	404eb8 <_vfiprintf_r+0xd4c>
  404c06:	ea54 0105 	orrs.w	r1, r4, r5
  404c0a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404c0e:	9204      	str	r2, [sp, #16]
  404c10:	f43f ad51 	beq.w	4046b6 <_vfiprintf_r+0x54a>
  404c14:	4699      	mov	r9, r3
  404c16:	e556      	b.n	4046c6 <_vfiprintf_r+0x55a>
  404c18:	06f7      	lsls	r7, r6, #27
  404c1a:	d40a      	bmi.n	404c32 <_vfiprintf_r+0xac6>
  404c1c:	0675      	lsls	r5, r6, #25
  404c1e:	d508      	bpl.n	404c32 <_vfiprintf_r+0xac6>
  404c20:	9904      	ldr	r1, [sp, #16]
  404c22:	f9b1 4000 	ldrsh.w	r4, [r1]
  404c26:	3104      	adds	r1, #4
  404c28:	17e5      	asrs	r5, r4, #31
  404c2a:	4622      	mov	r2, r4
  404c2c:	462b      	mov	r3, r5
  404c2e:	9104      	str	r1, [sp, #16]
  404c30:	e4ea      	b.n	404608 <_vfiprintf_r+0x49c>
  404c32:	9a04      	ldr	r2, [sp, #16]
  404c34:	6814      	ldr	r4, [r2, #0]
  404c36:	4613      	mov	r3, r2
  404c38:	3304      	adds	r3, #4
  404c3a:	17e5      	asrs	r5, r4, #31
  404c3c:	9304      	str	r3, [sp, #16]
  404c3e:	4622      	mov	r2, r4
  404c40:	462b      	mov	r3, r5
  404c42:	e4e1      	b.n	404608 <_vfiprintf_r+0x49c>
  404c44:	6814      	ldr	r4, [r2, #0]
  404c46:	3204      	adds	r2, #4
  404c48:	9204      	str	r2, [sp, #16]
  404c4a:	2500      	movs	r5, #0
  404c4c:	e61f      	b.n	40488e <_vfiprintf_r+0x722>
  404c4e:	f04f 0900 	mov.w	r9, #0
  404c52:	ea54 0305 	orrs.w	r3, r4, r5
  404c56:	f47f ace8 	bne.w	40462a <_vfiprintf_r+0x4be>
  404c5a:	e5d8      	b.n	40480e <_vfiprintf_r+0x6a2>
  404c5c:	aa0d      	add	r2, sp, #52	; 0x34
  404c5e:	9900      	ldr	r1, [sp, #0]
  404c60:	9805      	ldr	r0, [sp, #20]
  404c62:	f7ff fa47 	bl	4040f4 <__sprint_r.part.0>
  404c66:	2800      	cmp	r0, #0
  404c68:	f47f af1e 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404c6c:	46da      	mov	sl, fp
  404c6e:	f7ff bb48 	b.w	404302 <_vfiprintf_r+0x196>
  404c72:	aa0d      	add	r2, sp, #52	; 0x34
  404c74:	9900      	ldr	r1, [sp, #0]
  404c76:	9805      	ldr	r0, [sp, #20]
  404c78:	f7ff fa3c 	bl	4040f4 <__sprint_r.part.0>
  404c7c:	2800      	cmp	r0, #0
  404c7e:	f43f af45 	beq.w	404b0c <_vfiprintf_r+0x9a0>
  404c82:	e711      	b.n	404aa8 <_vfiprintf_r+0x93c>
  404c84:	aa0d      	add	r2, sp, #52	; 0x34
  404c86:	9900      	ldr	r1, [sp, #0]
  404c88:	9805      	ldr	r0, [sp, #20]
  404c8a:	f7ff fa33 	bl	4040f4 <__sprint_r.part.0>
  404c8e:	2800      	cmp	r0, #0
  404c90:	f47f af0a 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404c94:	980e      	ldr	r0, [sp, #56]	; 0x38
  404c96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c98:	f100 0e01 	add.w	lr, r0, #1
  404c9c:	46da      	mov	sl, fp
  404c9e:	f7ff bbe3 	b.w	404468 <_vfiprintf_r+0x2fc>
  404ca2:	aa0d      	add	r2, sp, #52	; 0x34
  404ca4:	9900      	ldr	r1, [sp, #0]
  404ca6:	9805      	ldr	r0, [sp, #20]
  404ca8:	f7ff fa24 	bl	4040f4 <__sprint_r.part.0>
  404cac:	2800      	cmp	r0, #0
  404cae:	f47f aefb 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404cb2:	980e      	ldr	r0, [sp, #56]	; 0x38
  404cb4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404cb6:	f100 0e01 	add.w	lr, r0, #1
  404cba:	46da      	mov	sl, fp
  404cbc:	e69b      	b.n	4049f6 <_vfiprintf_r+0x88a>
  404cbe:	2a00      	cmp	r2, #0
  404cc0:	f040 80d8 	bne.w	404e74 <_vfiprintf_r+0xd08>
  404cc4:	f04f 0e01 	mov.w	lr, #1
  404cc8:	4610      	mov	r0, r2
  404cca:	46da      	mov	sl, fp
  404ccc:	e697      	b.n	4049fe <_vfiprintf_r+0x892>
  404cce:	aa0d      	add	r2, sp, #52	; 0x34
  404cd0:	9900      	ldr	r1, [sp, #0]
  404cd2:	9805      	ldr	r0, [sp, #20]
  404cd4:	f7ff fa0e 	bl	4040f4 <__sprint_r.part.0>
  404cd8:	2800      	cmp	r0, #0
  404cda:	f47f aee5 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404cde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ce0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404ce2:	f103 0e01 	add.w	lr, r3, #1
  404ce6:	46da      	mov	sl, fp
  404ce8:	e422      	b.n	404530 <_vfiprintf_r+0x3c4>
  404cea:	2230      	movs	r2, #48	; 0x30
  404cec:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  404cf0:	9a01      	ldr	r2, [sp, #4]
  404cf2:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  404cf6:	2a00      	cmp	r2, #0
  404cf8:	f04f 0300 	mov.w	r3, #0
  404cfc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404d00:	f046 0302 	orr.w	r3, r6, #2
  404d04:	f2c0 80cb 	blt.w	404e9e <_vfiprintf_r+0xd32>
  404d08:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404d0c:	f046 0602 	orr.w	r6, r6, #2
  404d10:	f04f 0900 	mov.w	r9, #0
  404d14:	e742      	b.n	404b9c <_vfiprintf_r+0xa30>
  404d16:	f04f 0900 	mov.w	r9, #0
  404d1a:	4890      	ldr	r0, [pc, #576]	; (404f5c <_vfiprintf_r+0xdf0>)
  404d1c:	e73e      	b.n	404b9c <_vfiprintf_r+0xa30>
  404d1e:	9b01      	ldr	r3, [sp, #4]
  404d20:	4264      	negs	r4, r4
  404d22:	f04f 092d 	mov.w	r9, #45	; 0x2d
  404d26:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404d2a:	2b00      	cmp	r3, #0
  404d2c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404d30:	f6ff ac7b 	blt.w	40462a <_vfiprintf_r+0x4be>
  404d34:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404d38:	e477      	b.n	40462a <_vfiprintf_r+0x4be>
  404d3a:	9b07      	ldr	r3, [sp, #28]
  404d3c:	2b00      	cmp	r3, #0
  404d3e:	d072      	beq.n	404e26 <_vfiprintf_r+0xcba>
  404d40:	ab0c      	add	r3, sp, #48	; 0x30
  404d42:	2202      	movs	r2, #2
  404d44:	931a      	str	r3, [sp, #104]	; 0x68
  404d46:	921b      	str	r2, [sp, #108]	; 0x6c
  404d48:	f04f 0e01 	mov.w	lr, #1
  404d4c:	46da      	mov	sl, fp
  404d4e:	e713      	b.n	404b78 <_vfiprintf_r+0xa0c>
  404d50:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  404d54:	d048      	beq.n	404de8 <_vfiprintf_r+0xc7c>
  404d56:	9904      	ldr	r1, [sp, #16]
  404d58:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  404d5c:	460b      	mov	r3, r1
  404d5e:	880c      	ldrh	r4, [r1, #0]
  404d60:	9901      	ldr	r1, [sp, #4]
  404d62:	2900      	cmp	r1, #0
  404d64:	f103 0304 	add.w	r3, r3, #4
  404d68:	f04f 0500 	mov.w	r5, #0
  404d6c:	f6ff ae10 	blt.w	404990 <_vfiprintf_r+0x824>
  404d70:	ea54 0105 	orrs.w	r1, r4, r5
  404d74:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404d78:	9304      	str	r3, [sp, #16]
  404d7a:	f43f ac9c 	beq.w	4046b6 <_vfiprintf_r+0x54a>
  404d7e:	4691      	mov	r9, r2
  404d80:	e4a1      	b.n	4046c6 <_vfiprintf_r+0x55a>
  404d82:	06f0      	lsls	r0, r6, #27
  404d84:	d40a      	bmi.n	404d9c <_vfiprintf_r+0xc30>
  404d86:	0671      	lsls	r1, r6, #25
  404d88:	d508      	bpl.n	404d9c <_vfiprintf_r+0xc30>
  404d8a:	9a04      	ldr	r2, [sp, #16]
  404d8c:	6813      	ldr	r3, [r2, #0]
  404d8e:	3204      	adds	r2, #4
  404d90:	9204      	str	r2, [sp, #16]
  404d92:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  404d96:	801a      	strh	r2, [r3, #0]
  404d98:	f7ff ba19 	b.w	4041ce <_vfiprintf_r+0x62>
  404d9c:	9a04      	ldr	r2, [sp, #16]
  404d9e:	6813      	ldr	r3, [r2, #0]
  404da0:	3204      	adds	r2, #4
  404da2:	9204      	str	r2, [sp, #16]
  404da4:	9a02      	ldr	r2, [sp, #8]
  404da6:	601a      	str	r2, [r3, #0]
  404da8:	f7ff ba11 	b.w	4041ce <_vfiprintf_r+0x62>
  404dac:	aa0d      	add	r2, sp, #52	; 0x34
  404dae:	9900      	ldr	r1, [sp, #0]
  404db0:	9805      	ldr	r0, [sp, #20]
  404db2:	f7ff f99f 	bl	4040f4 <__sprint_r.part.0>
  404db6:	2800      	cmp	r0, #0
  404db8:	f47f ae76 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404dbc:	980e      	ldr	r0, [sp, #56]	; 0x38
  404dbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404dc0:	f100 0e01 	add.w	lr, r0, #1
  404dc4:	46da      	mov	sl, fp
  404dc6:	e5fa      	b.n	4049be <_vfiprintf_r+0x852>
  404dc8:	f04f 30ff 	mov.w	r0, #4294967295
  404dcc:	f7ff bab6 	b.w	40433c <_vfiprintf_r+0x1d0>
  404dd0:	4862      	ldr	r0, [pc, #392]	; (404f5c <_vfiprintf_r+0xdf0>)
  404dd2:	4616      	mov	r6, r2
  404dd4:	ea54 0205 	orrs.w	r2, r4, r5
  404dd8:	9304      	str	r3, [sp, #16]
  404dda:	f04f 0900 	mov.w	r9, #0
  404dde:	f47f aedd 	bne.w	404b9c <_vfiprintf_r+0xa30>
  404de2:	e6fc      	b.n	404bde <_vfiprintf_r+0xa72>
  404de4:	9b04      	ldr	r3, [sp, #16]
  404de6:	e7f5      	b.n	404dd4 <_vfiprintf_r+0xc68>
  404de8:	9a04      	ldr	r2, [sp, #16]
  404dea:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  404dee:	4613      	mov	r3, r2
  404df0:	6814      	ldr	r4, [r2, #0]
  404df2:	9a01      	ldr	r2, [sp, #4]
  404df4:	2a00      	cmp	r2, #0
  404df6:	f103 0304 	add.w	r3, r3, #4
  404dfa:	f04f 0500 	mov.w	r5, #0
  404dfe:	f6ff adc7 	blt.w	404990 <_vfiprintf_r+0x824>
  404e02:	ea54 0205 	orrs.w	r2, r4, r5
  404e06:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404e0a:	9304      	str	r3, [sp, #16]
  404e0c:	f47f ac5b 	bne.w	4046c6 <_vfiprintf_r+0x55a>
  404e10:	e451      	b.n	4046b6 <_vfiprintf_r+0x54a>
  404e12:	aa0d      	add	r2, sp, #52	; 0x34
  404e14:	9900      	ldr	r1, [sp, #0]
  404e16:	9805      	ldr	r0, [sp, #20]
  404e18:	f7ff f96c 	bl	4040f4 <__sprint_r.part.0>
  404e1c:	2800      	cmp	r0, #0
  404e1e:	f47f ae43 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404e22:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e24:	e668      	b.n	404af8 <_vfiprintf_r+0x98c>
  404e26:	4610      	mov	r0, r2
  404e28:	f04f 0e01 	mov.w	lr, #1
  404e2c:	46da      	mov	sl, fp
  404e2e:	e5e6      	b.n	4049fe <_vfiprintf_r+0x892>
  404e30:	9904      	ldr	r1, [sp, #16]
  404e32:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  404e36:	460a      	mov	r2, r1
  404e38:	880c      	ldrh	r4, [r1, #0]
  404e3a:	9901      	ldr	r1, [sp, #4]
  404e3c:	2900      	cmp	r1, #0
  404e3e:	f102 0204 	add.w	r2, r2, #4
  404e42:	f04f 0500 	mov.w	r5, #0
  404e46:	db4e      	blt.n	404ee6 <_vfiprintf_r+0xd7a>
  404e48:	ea54 0105 	orrs.w	r1, r4, r5
  404e4c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  404e50:	9204      	str	r2, [sp, #16]
  404e52:	4699      	mov	r9, r3
  404e54:	f47f abe9 	bne.w	40462a <_vfiprintf_r+0x4be>
  404e58:	e4d4      	b.n	404804 <_vfiprintf_r+0x698>
  404e5a:	9304      	str	r3, [sp, #16]
  404e5c:	e6f9      	b.n	404c52 <_vfiprintf_r+0xae6>
  404e5e:	4638      	mov	r0, r7
  404e60:	9404      	str	r4, [sp, #16]
  404e62:	f001 fcad 	bl	4067c0 <strlen>
  404e66:	2300      	movs	r3, #0
  404e68:	9003      	str	r0, [sp, #12]
  404e6a:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404e6e:	9301      	str	r3, [sp, #4]
  404e70:	f7ff ba9c 	b.w	4043ac <_vfiprintf_r+0x240>
  404e74:	aa0d      	add	r2, sp, #52	; 0x34
  404e76:	9900      	ldr	r1, [sp, #0]
  404e78:	9805      	ldr	r0, [sp, #20]
  404e7a:	f7ff f93b 	bl	4040f4 <__sprint_r.part.0>
  404e7e:	2800      	cmp	r0, #0
  404e80:	f47f ae12 	bne.w	404aa8 <_vfiprintf_r+0x93c>
  404e84:	980e      	ldr	r0, [sp, #56]	; 0x38
  404e86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e88:	f100 0e01 	add.w	lr, r0, #1
  404e8c:	46da      	mov	sl, fp
  404e8e:	e5b6      	b.n	4049fe <_vfiprintf_r+0x892>
  404e90:	980e      	ldr	r0, [sp, #56]	; 0x38
  404e92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e94:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 404f64 <_vfiprintf_r+0xdf8>
  404e98:	3001      	adds	r0, #1
  404e9a:	f7ff bad2 	b.w	404442 <_vfiprintf_r+0x2d6>
  404e9e:	461e      	mov	r6, r3
  404ea0:	f04f 0900 	mov.w	r9, #0
  404ea4:	e67a      	b.n	404b9c <_vfiprintf_r+0xa30>
  404ea6:	2b06      	cmp	r3, #6
  404ea8:	bf28      	it	cs
  404eaa:	2306      	movcs	r3, #6
  404eac:	9303      	str	r3, [sp, #12]
  404eae:	9404      	str	r4, [sp, #16]
  404eb0:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  404eb4:	4f2a      	ldr	r7, [pc, #168]	; (404f60 <_vfiprintf_r+0xdf4>)
  404eb6:	e50c      	b.n	4048d2 <_vfiprintf_r+0x766>
  404eb8:	9204      	str	r2, [sp, #16]
  404eba:	e56a      	b.n	404992 <_vfiprintf_r+0x826>
  404ebc:	980e      	ldr	r0, [sp, #56]	; 0x38
  404ebe:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404f64 <_vfiprintf_r+0xdf8>
  404ec2:	3001      	adds	r0, #1
  404ec4:	f7ff bb73 	b.w	4045ae <_vfiprintf_r+0x442>
  404ec8:	46f4      	mov	ip, lr
  404eca:	f7ff bb1a 	b.w	404502 <_vfiprintf_r+0x396>
  404ece:	9b01      	ldr	r3, [sp, #4]
  404ed0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  404ed4:	9303      	str	r3, [sp, #12]
  404ed6:	9404      	str	r4, [sp, #16]
  404ed8:	9001      	str	r0, [sp, #4]
  404eda:	f7ff ba67 	b.w	4043ac <_vfiprintf_r+0x240>
  404ede:	2200      	movs	r2, #0
  404ee0:	9201      	str	r2, [sp, #4]
  404ee2:	f7ff b9ac 	b.w	40423e <_vfiprintf_r+0xd2>
  404ee6:	9204      	str	r2, [sp, #16]
  404ee8:	4699      	mov	r9, r3
  404eea:	e6b2      	b.n	404c52 <_vfiprintf_r+0xae6>
  404eec:	9a04      	ldr	r2, [sp, #16]
  404eee:	6813      	ldr	r3, [r2, #0]
  404ef0:	9301      	str	r3, [sp, #4]
  404ef2:	3204      	adds	r2, #4
  404ef4:	2b00      	cmp	r3, #0
  404ef6:	9204      	str	r2, [sp, #16]
  404ef8:	f898 3001 	ldrb.w	r3, [r8, #1]
  404efc:	46a8      	mov	r8, r5
  404efe:	f6bf a99c 	bge.w	40423a <_vfiprintf_r+0xce>
  404f02:	f04f 32ff 	mov.w	r2, #4294967295
  404f06:	9201      	str	r2, [sp, #4]
  404f08:	f7ff b997 	b.w	40423a <_vfiprintf_r+0xce>
  404f0c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f10:	e48e      	b.n	404830 <_vfiprintf_r+0x6c4>
  404f12:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f16:	e4f0      	b.n	4048fa <_vfiprintf_r+0x78e>
  404f18:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f1c:	e4ab      	b.n	404876 <_vfiprintf_r+0x70a>
  404f1e:	4699      	mov	r9, r3
  404f20:	07f3      	lsls	r3, r6, #31
  404f22:	d505      	bpl.n	404f30 <_vfiprintf_r+0xdc4>
  404f24:	af2a      	add	r7, sp, #168	; 0xa8
  404f26:	2330      	movs	r3, #48	; 0x30
  404f28:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404f2c:	f7ff bb97 	b.w	40465e <_vfiprintf_r+0x4f2>
  404f30:	9b01      	ldr	r3, [sp, #4]
  404f32:	9303      	str	r3, [sp, #12]
  404f34:	465f      	mov	r7, fp
  404f36:	f7ff ba39 	b.w	4043ac <_vfiprintf_r+0x240>
  404f3a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f3e:	e443      	b.n	4047c8 <_vfiprintf_r+0x65c>
  404f40:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f44:	f7ff bb9a 	b.w	40467c <_vfiprintf_r+0x510>
  404f48:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f4c:	f7ff bb4d 	b.w	4045ea <_vfiprintf_r+0x47e>
  404f50:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f54:	e50f      	b.n	404976 <_vfiprintf_r+0x80a>
  404f56:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  404f5a:	e4f3      	b.n	404944 <_vfiprintf_r+0x7d8>
  404f5c:	00408010 	.word	0x00408010
  404f60:	00408024 	.word	0x00408024
  404f64:	0040802c 	.word	0x0040802c

00404f68 <__sbprintf>:
  404f68:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f6a:	460c      	mov	r4, r1
  404f6c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  404f70:	8989      	ldrh	r1, [r1, #12]
  404f72:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404f74:	89e5      	ldrh	r5, [r4, #14]
  404f76:	9619      	str	r6, [sp, #100]	; 0x64
  404f78:	f021 0102 	bic.w	r1, r1, #2
  404f7c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404f7e:	f8ad 500e 	strh.w	r5, [sp, #14]
  404f82:	2500      	movs	r5, #0
  404f84:	69e7      	ldr	r7, [r4, #28]
  404f86:	f8ad 100c 	strh.w	r1, [sp, #12]
  404f8a:	9609      	str	r6, [sp, #36]	; 0x24
  404f8c:	9506      	str	r5, [sp, #24]
  404f8e:	ae1a      	add	r6, sp, #104	; 0x68
  404f90:	f44f 6580 	mov.w	r5, #1024	; 0x400
  404f94:	4669      	mov	r1, sp
  404f96:	9600      	str	r6, [sp, #0]
  404f98:	9604      	str	r6, [sp, #16]
  404f9a:	9502      	str	r5, [sp, #8]
  404f9c:	9505      	str	r5, [sp, #20]
  404f9e:	9707      	str	r7, [sp, #28]
  404fa0:	4606      	mov	r6, r0
  404fa2:	f7ff f8e3 	bl	40416c <_vfiprintf_r>
  404fa6:	1e05      	subs	r5, r0, #0
  404fa8:	db07      	blt.n	404fba <__sbprintf+0x52>
  404faa:	4630      	mov	r0, r6
  404fac:	4669      	mov	r1, sp
  404fae:	f000 f929 	bl	405204 <_fflush_r>
  404fb2:	2800      	cmp	r0, #0
  404fb4:	bf18      	it	ne
  404fb6:	f04f 35ff 	movne.w	r5, #4294967295
  404fba:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404fbe:	065b      	lsls	r3, r3, #25
  404fc0:	d503      	bpl.n	404fca <__sbprintf+0x62>
  404fc2:	89a3      	ldrh	r3, [r4, #12]
  404fc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fc8:	81a3      	strh	r3, [r4, #12]
  404fca:	4628      	mov	r0, r5
  404fcc:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  404fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fd2:	bf00      	nop

00404fd4 <__swsetup_r>:
  404fd4:	b538      	push	{r3, r4, r5, lr}
  404fd6:	4b30      	ldr	r3, [pc, #192]	; (405098 <__swsetup_r+0xc4>)
  404fd8:	681b      	ldr	r3, [r3, #0]
  404fda:	4605      	mov	r5, r0
  404fdc:	460c      	mov	r4, r1
  404fde:	b113      	cbz	r3, 404fe6 <__swsetup_r+0x12>
  404fe0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404fe2:	2a00      	cmp	r2, #0
  404fe4:	d038      	beq.n	405058 <__swsetup_r+0x84>
  404fe6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404fea:	b293      	uxth	r3, r2
  404fec:	0718      	lsls	r0, r3, #28
  404fee:	d50c      	bpl.n	40500a <__swsetup_r+0x36>
  404ff0:	6920      	ldr	r0, [r4, #16]
  404ff2:	b1a8      	cbz	r0, 405020 <__swsetup_r+0x4c>
  404ff4:	f013 0201 	ands.w	r2, r3, #1
  404ff8:	d01e      	beq.n	405038 <__swsetup_r+0x64>
  404ffa:	6963      	ldr	r3, [r4, #20]
  404ffc:	2200      	movs	r2, #0
  404ffe:	425b      	negs	r3, r3
  405000:	61a3      	str	r3, [r4, #24]
  405002:	60a2      	str	r2, [r4, #8]
  405004:	b1f0      	cbz	r0, 405044 <__swsetup_r+0x70>
  405006:	2000      	movs	r0, #0
  405008:	bd38      	pop	{r3, r4, r5, pc}
  40500a:	06d9      	lsls	r1, r3, #27
  40500c:	d53c      	bpl.n	405088 <__swsetup_r+0xb4>
  40500e:	0758      	lsls	r0, r3, #29
  405010:	d426      	bmi.n	405060 <__swsetup_r+0x8c>
  405012:	6920      	ldr	r0, [r4, #16]
  405014:	f042 0308 	orr.w	r3, r2, #8
  405018:	81a3      	strh	r3, [r4, #12]
  40501a:	b29b      	uxth	r3, r3
  40501c:	2800      	cmp	r0, #0
  40501e:	d1e9      	bne.n	404ff4 <__swsetup_r+0x20>
  405020:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405024:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405028:	d0e4      	beq.n	404ff4 <__swsetup_r+0x20>
  40502a:	4628      	mov	r0, r5
  40502c:	4621      	mov	r1, r4
  40502e:	f000 fd15 	bl	405a5c <__smakebuf_r>
  405032:	89a3      	ldrh	r3, [r4, #12]
  405034:	6920      	ldr	r0, [r4, #16]
  405036:	e7dd      	b.n	404ff4 <__swsetup_r+0x20>
  405038:	0799      	lsls	r1, r3, #30
  40503a:	bf58      	it	pl
  40503c:	6962      	ldrpl	r2, [r4, #20]
  40503e:	60a2      	str	r2, [r4, #8]
  405040:	2800      	cmp	r0, #0
  405042:	d1e0      	bne.n	405006 <__swsetup_r+0x32>
  405044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405048:	061a      	lsls	r2, r3, #24
  40504a:	d5dd      	bpl.n	405008 <__swsetup_r+0x34>
  40504c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405050:	81a3      	strh	r3, [r4, #12]
  405052:	f04f 30ff 	mov.w	r0, #4294967295
  405056:	bd38      	pop	{r3, r4, r5, pc}
  405058:	4618      	mov	r0, r3
  40505a:	f000 f967 	bl	40532c <__sinit>
  40505e:	e7c2      	b.n	404fe6 <__swsetup_r+0x12>
  405060:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405062:	b151      	cbz	r1, 40507a <__swsetup_r+0xa6>
  405064:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405068:	4299      	cmp	r1, r3
  40506a:	d004      	beq.n	405076 <__swsetup_r+0xa2>
  40506c:	4628      	mov	r0, r5
  40506e:	f000 fa27 	bl	4054c0 <_free_r>
  405072:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405076:	2300      	movs	r3, #0
  405078:	6323      	str	r3, [r4, #48]	; 0x30
  40507a:	2300      	movs	r3, #0
  40507c:	6920      	ldr	r0, [r4, #16]
  40507e:	6063      	str	r3, [r4, #4]
  405080:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405084:	6020      	str	r0, [r4, #0]
  405086:	e7c5      	b.n	405014 <__swsetup_r+0x40>
  405088:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40508c:	2309      	movs	r3, #9
  40508e:	602b      	str	r3, [r5, #0]
  405090:	f04f 30ff 	mov.w	r0, #4294967295
  405094:	81a2      	strh	r2, [r4, #12]
  405096:	bd38      	pop	{r3, r4, r5, pc}
  405098:	20400448 	.word	0x20400448

0040509c <register_fini>:
  40509c:	4b02      	ldr	r3, [pc, #8]	; (4050a8 <register_fini+0xc>)
  40509e:	b113      	cbz	r3, 4050a6 <register_fini+0xa>
  4050a0:	4802      	ldr	r0, [pc, #8]	; (4050ac <register_fini+0x10>)
  4050a2:	f000 b805 	b.w	4050b0 <atexit>
  4050a6:	4770      	bx	lr
  4050a8:	00000000 	.word	0x00000000
  4050ac:	00405341 	.word	0x00405341

004050b0 <atexit>:
  4050b0:	2300      	movs	r3, #0
  4050b2:	4601      	mov	r1, r0
  4050b4:	461a      	mov	r2, r3
  4050b6:	4618      	mov	r0, r3
  4050b8:	f001 bc94 	b.w	4069e4 <__register_exitproc>

004050bc <__sflush_r>:
  4050bc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4050c0:	b29a      	uxth	r2, r3
  4050c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050c6:	460d      	mov	r5, r1
  4050c8:	0711      	lsls	r1, r2, #28
  4050ca:	4680      	mov	r8, r0
  4050cc:	d43c      	bmi.n	405148 <__sflush_r+0x8c>
  4050ce:	686a      	ldr	r2, [r5, #4]
  4050d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4050d4:	2a00      	cmp	r2, #0
  4050d6:	81ab      	strh	r3, [r5, #12]
  4050d8:	dd73      	ble.n	4051c2 <__sflush_r+0x106>
  4050da:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4050dc:	2c00      	cmp	r4, #0
  4050de:	d04b      	beq.n	405178 <__sflush_r+0xbc>
  4050e0:	b29b      	uxth	r3, r3
  4050e2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4050e6:	2100      	movs	r1, #0
  4050e8:	b292      	uxth	r2, r2
  4050ea:	f8d8 6000 	ldr.w	r6, [r8]
  4050ee:	f8c8 1000 	str.w	r1, [r8]
  4050f2:	2a00      	cmp	r2, #0
  4050f4:	d069      	beq.n	4051ca <__sflush_r+0x10e>
  4050f6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4050f8:	075f      	lsls	r7, r3, #29
  4050fa:	d505      	bpl.n	405108 <__sflush_r+0x4c>
  4050fc:	6869      	ldr	r1, [r5, #4]
  4050fe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405100:	1a52      	subs	r2, r2, r1
  405102:	b10b      	cbz	r3, 405108 <__sflush_r+0x4c>
  405104:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405106:	1ad2      	subs	r2, r2, r3
  405108:	2300      	movs	r3, #0
  40510a:	69e9      	ldr	r1, [r5, #28]
  40510c:	4640      	mov	r0, r8
  40510e:	47a0      	blx	r4
  405110:	1c44      	adds	r4, r0, #1
  405112:	d03c      	beq.n	40518e <__sflush_r+0xd2>
  405114:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405118:	692a      	ldr	r2, [r5, #16]
  40511a:	602a      	str	r2, [r5, #0]
  40511c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405120:	2200      	movs	r2, #0
  405122:	81ab      	strh	r3, [r5, #12]
  405124:	04db      	lsls	r3, r3, #19
  405126:	606a      	str	r2, [r5, #4]
  405128:	d449      	bmi.n	4051be <__sflush_r+0x102>
  40512a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40512c:	f8c8 6000 	str.w	r6, [r8]
  405130:	b311      	cbz	r1, 405178 <__sflush_r+0xbc>
  405132:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405136:	4299      	cmp	r1, r3
  405138:	d002      	beq.n	405140 <__sflush_r+0x84>
  40513a:	4640      	mov	r0, r8
  40513c:	f000 f9c0 	bl	4054c0 <_free_r>
  405140:	2000      	movs	r0, #0
  405142:	6328      	str	r0, [r5, #48]	; 0x30
  405144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405148:	692e      	ldr	r6, [r5, #16]
  40514a:	b1ae      	cbz	r6, 405178 <__sflush_r+0xbc>
  40514c:	682c      	ldr	r4, [r5, #0]
  40514e:	602e      	str	r6, [r5, #0]
  405150:	0790      	lsls	r0, r2, #30
  405152:	bf0c      	ite	eq
  405154:	696b      	ldreq	r3, [r5, #20]
  405156:	2300      	movne	r3, #0
  405158:	1ba4      	subs	r4, r4, r6
  40515a:	60ab      	str	r3, [r5, #8]
  40515c:	e00a      	b.n	405174 <__sflush_r+0xb8>
  40515e:	4623      	mov	r3, r4
  405160:	4632      	mov	r2, r6
  405162:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405164:	69e9      	ldr	r1, [r5, #28]
  405166:	4640      	mov	r0, r8
  405168:	47b8      	blx	r7
  40516a:	2800      	cmp	r0, #0
  40516c:	eba4 0400 	sub.w	r4, r4, r0
  405170:	4406      	add	r6, r0
  405172:	dd04      	ble.n	40517e <__sflush_r+0xc2>
  405174:	2c00      	cmp	r4, #0
  405176:	dcf2      	bgt.n	40515e <__sflush_r+0xa2>
  405178:	2000      	movs	r0, #0
  40517a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40517e:	89ab      	ldrh	r3, [r5, #12]
  405180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405184:	81ab      	strh	r3, [r5, #12]
  405186:	f04f 30ff 	mov.w	r0, #4294967295
  40518a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40518e:	f8d8 2000 	ldr.w	r2, [r8]
  405192:	2a1d      	cmp	r2, #29
  405194:	d8f3      	bhi.n	40517e <__sflush_r+0xc2>
  405196:	4b1a      	ldr	r3, [pc, #104]	; (405200 <__sflush_r+0x144>)
  405198:	40d3      	lsrs	r3, r2
  40519a:	f003 0301 	and.w	r3, r3, #1
  40519e:	f083 0401 	eor.w	r4, r3, #1
  4051a2:	2b00      	cmp	r3, #0
  4051a4:	d0eb      	beq.n	40517e <__sflush_r+0xc2>
  4051a6:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4051aa:	6929      	ldr	r1, [r5, #16]
  4051ac:	6029      	str	r1, [r5, #0]
  4051ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4051b2:	04d9      	lsls	r1, r3, #19
  4051b4:	606c      	str	r4, [r5, #4]
  4051b6:	81ab      	strh	r3, [r5, #12]
  4051b8:	d5b7      	bpl.n	40512a <__sflush_r+0x6e>
  4051ba:	2a00      	cmp	r2, #0
  4051bc:	d1b5      	bne.n	40512a <__sflush_r+0x6e>
  4051be:	6528      	str	r0, [r5, #80]	; 0x50
  4051c0:	e7b3      	b.n	40512a <__sflush_r+0x6e>
  4051c2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4051c4:	2a00      	cmp	r2, #0
  4051c6:	dc88      	bgt.n	4050da <__sflush_r+0x1e>
  4051c8:	e7d6      	b.n	405178 <__sflush_r+0xbc>
  4051ca:	2301      	movs	r3, #1
  4051cc:	69e9      	ldr	r1, [r5, #28]
  4051ce:	4640      	mov	r0, r8
  4051d0:	47a0      	blx	r4
  4051d2:	1c43      	adds	r3, r0, #1
  4051d4:	4602      	mov	r2, r0
  4051d6:	d002      	beq.n	4051de <__sflush_r+0x122>
  4051d8:	89ab      	ldrh	r3, [r5, #12]
  4051da:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4051dc:	e78c      	b.n	4050f8 <__sflush_r+0x3c>
  4051de:	f8d8 3000 	ldr.w	r3, [r8]
  4051e2:	2b00      	cmp	r3, #0
  4051e4:	d0f8      	beq.n	4051d8 <__sflush_r+0x11c>
  4051e6:	2b1d      	cmp	r3, #29
  4051e8:	d001      	beq.n	4051ee <__sflush_r+0x132>
  4051ea:	2b16      	cmp	r3, #22
  4051ec:	d102      	bne.n	4051f4 <__sflush_r+0x138>
  4051ee:	f8c8 6000 	str.w	r6, [r8]
  4051f2:	e7c1      	b.n	405178 <__sflush_r+0xbc>
  4051f4:	89ab      	ldrh	r3, [r5, #12]
  4051f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051fa:	81ab      	strh	r3, [r5, #12]
  4051fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405200:	20400001 	.word	0x20400001

00405204 <_fflush_r>:
  405204:	b510      	push	{r4, lr}
  405206:	4604      	mov	r4, r0
  405208:	b082      	sub	sp, #8
  40520a:	b108      	cbz	r0, 405210 <_fflush_r+0xc>
  40520c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40520e:	b153      	cbz	r3, 405226 <_fflush_r+0x22>
  405210:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  405214:	b908      	cbnz	r0, 40521a <_fflush_r+0x16>
  405216:	b002      	add	sp, #8
  405218:	bd10      	pop	{r4, pc}
  40521a:	4620      	mov	r0, r4
  40521c:	b002      	add	sp, #8
  40521e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405222:	f7ff bf4b 	b.w	4050bc <__sflush_r>
  405226:	9101      	str	r1, [sp, #4]
  405228:	f000 f880 	bl	40532c <__sinit>
  40522c:	9901      	ldr	r1, [sp, #4]
  40522e:	e7ef      	b.n	405210 <_fflush_r+0xc>

00405230 <_cleanup_r>:
  405230:	4901      	ldr	r1, [pc, #4]	; (405238 <_cleanup_r+0x8>)
  405232:	f000 bbaf 	b.w	405994 <_fwalk_reent>
  405236:	bf00      	nop
  405238:	00406aad 	.word	0x00406aad

0040523c <__sinit.part.1>:
  40523c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405240:	4b35      	ldr	r3, [pc, #212]	; (405318 <__sinit.part.1+0xdc>)
  405242:	6845      	ldr	r5, [r0, #4]
  405244:	63c3      	str	r3, [r0, #60]	; 0x3c
  405246:	2400      	movs	r4, #0
  405248:	4607      	mov	r7, r0
  40524a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40524e:	2304      	movs	r3, #4
  405250:	2103      	movs	r1, #3
  405252:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  405256:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40525a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40525e:	b083      	sub	sp, #12
  405260:	602c      	str	r4, [r5, #0]
  405262:	606c      	str	r4, [r5, #4]
  405264:	60ac      	str	r4, [r5, #8]
  405266:	666c      	str	r4, [r5, #100]	; 0x64
  405268:	81ec      	strh	r4, [r5, #14]
  40526a:	612c      	str	r4, [r5, #16]
  40526c:	616c      	str	r4, [r5, #20]
  40526e:	61ac      	str	r4, [r5, #24]
  405270:	81ab      	strh	r3, [r5, #12]
  405272:	4621      	mov	r1, r4
  405274:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405278:	2208      	movs	r2, #8
  40527a:	f7fe fe3d 	bl	403ef8 <memset>
  40527e:	68be      	ldr	r6, [r7, #8]
  405280:	f8df b098 	ldr.w	fp, [pc, #152]	; 40531c <__sinit.part.1+0xe0>
  405284:	f8df a098 	ldr.w	sl, [pc, #152]	; 405320 <__sinit.part.1+0xe4>
  405288:	f8df 9098 	ldr.w	r9, [pc, #152]	; 405324 <__sinit.part.1+0xe8>
  40528c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 405328 <__sinit.part.1+0xec>
  405290:	f8c5 b020 	str.w	fp, [r5, #32]
  405294:	2301      	movs	r3, #1
  405296:	2209      	movs	r2, #9
  405298:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40529c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4052a0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4052a4:	61ed      	str	r5, [r5, #28]
  4052a6:	4621      	mov	r1, r4
  4052a8:	81f3      	strh	r3, [r6, #14]
  4052aa:	81b2      	strh	r2, [r6, #12]
  4052ac:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4052b0:	6034      	str	r4, [r6, #0]
  4052b2:	6074      	str	r4, [r6, #4]
  4052b4:	60b4      	str	r4, [r6, #8]
  4052b6:	6674      	str	r4, [r6, #100]	; 0x64
  4052b8:	6134      	str	r4, [r6, #16]
  4052ba:	6174      	str	r4, [r6, #20]
  4052bc:	61b4      	str	r4, [r6, #24]
  4052be:	2208      	movs	r2, #8
  4052c0:	9301      	str	r3, [sp, #4]
  4052c2:	f7fe fe19 	bl	403ef8 <memset>
  4052c6:	68fd      	ldr	r5, [r7, #12]
  4052c8:	61f6      	str	r6, [r6, #28]
  4052ca:	2012      	movs	r0, #18
  4052cc:	2202      	movs	r2, #2
  4052ce:	f8c6 b020 	str.w	fp, [r6, #32]
  4052d2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4052d6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4052da:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4052de:	4621      	mov	r1, r4
  4052e0:	81a8      	strh	r0, [r5, #12]
  4052e2:	81ea      	strh	r2, [r5, #14]
  4052e4:	602c      	str	r4, [r5, #0]
  4052e6:	606c      	str	r4, [r5, #4]
  4052e8:	60ac      	str	r4, [r5, #8]
  4052ea:	666c      	str	r4, [r5, #100]	; 0x64
  4052ec:	612c      	str	r4, [r5, #16]
  4052ee:	616c      	str	r4, [r5, #20]
  4052f0:	61ac      	str	r4, [r5, #24]
  4052f2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4052f6:	2208      	movs	r2, #8
  4052f8:	f7fe fdfe 	bl	403ef8 <memset>
  4052fc:	9b01      	ldr	r3, [sp, #4]
  4052fe:	61ed      	str	r5, [r5, #28]
  405300:	f8c5 b020 	str.w	fp, [r5, #32]
  405304:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405308:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40530c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405310:	63bb      	str	r3, [r7, #56]	; 0x38
  405312:	b003      	add	sp, #12
  405314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405318:	00405231 	.word	0x00405231
  40531c:	00406719 	.word	0x00406719
  405320:	0040673d 	.word	0x0040673d
  405324:	00406779 	.word	0x00406779
  405328:	00406799 	.word	0x00406799

0040532c <__sinit>:
  40532c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40532e:	b103      	cbz	r3, 405332 <__sinit+0x6>
  405330:	4770      	bx	lr
  405332:	f7ff bf83 	b.w	40523c <__sinit.part.1>
  405336:	bf00      	nop

00405338 <__sfp_lock_acquire>:
  405338:	4770      	bx	lr
  40533a:	bf00      	nop

0040533c <__sfp_lock_release>:
  40533c:	4770      	bx	lr
  40533e:	bf00      	nop

00405340 <__libc_fini_array>:
  405340:	b538      	push	{r3, r4, r5, lr}
  405342:	4d07      	ldr	r5, [pc, #28]	; (405360 <__libc_fini_array+0x20>)
  405344:	4c07      	ldr	r4, [pc, #28]	; (405364 <__libc_fini_array+0x24>)
  405346:	1b2c      	subs	r4, r5, r4
  405348:	10a4      	asrs	r4, r4, #2
  40534a:	d005      	beq.n	405358 <__libc_fini_array+0x18>
  40534c:	3c01      	subs	r4, #1
  40534e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405352:	4798      	blx	r3
  405354:	2c00      	cmp	r4, #0
  405356:	d1f9      	bne.n	40534c <__libc_fini_array+0xc>
  405358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40535c:	f002 be78 	b.w	408050 <_fini>
  405360:	00408060 	.word	0x00408060
  405364:	0040805c 	.word	0x0040805c

00405368 <__fputwc>:
  405368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40536c:	b082      	sub	sp, #8
  40536e:	4680      	mov	r8, r0
  405370:	4689      	mov	r9, r1
  405372:	4614      	mov	r4, r2
  405374:	f000 fb3c 	bl	4059f0 <__locale_mb_cur_max>
  405378:	2801      	cmp	r0, #1
  40537a:	d033      	beq.n	4053e4 <__fputwc+0x7c>
  40537c:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405380:	464a      	mov	r2, r9
  405382:	a901      	add	r1, sp, #4
  405384:	4640      	mov	r0, r8
  405386:	f001 fadf 	bl	406948 <_wcrtomb_r>
  40538a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40538e:	4682      	mov	sl, r0
  405390:	d021      	beq.n	4053d6 <__fputwc+0x6e>
  405392:	b388      	cbz	r0, 4053f8 <__fputwc+0x90>
  405394:	f89d 6004 	ldrb.w	r6, [sp, #4]
  405398:	2500      	movs	r5, #0
  40539a:	e008      	b.n	4053ae <__fputwc+0x46>
  40539c:	6823      	ldr	r3, [r4, #0]
  40539e:	1c5a      	adds	r2, r3, #1
  4053a0:	6022      	str	r2, [r4, #0]
  4053a2:	701e      	strb	r6, [r3, #0]
  4053a4:	3501      	adds	r5, #1
  4053a6:	4555      	cmp	r5, sl
  4053a8:	d226      	bcs.n	4053f8 <__fputwc+0x90>
  4053aa:	ab01      	add	r3, sp, #4
  4053ac:	5d5e      	ldrb	r6, [r3, r5]
  4053ae:	68a3      	ldr	r3, [r4, #8]
  4053b0:	3b01      	subs	r3, #1
  4053b2:	2b00      	cmp	r3, #0
  4053b4:	60a3      	str	r3, [r4, #8]
  4053b6:	daf1      	bge.n	40539c <__fputwc+0x34>
  4053b8:	69a7      	ldr	r7, [r4, #24]
  4053ba:	42bb      	cmp	r3, r7
  4053bc:	4631      	mov	r1, r6
  4053be:	4622      	mov	r2, r4
  4053c0:	4640      	mov	r0, r8
  4053c2:	db01      	blt.n	4053c8 <__fputwc+0x60>
  4053c4:	2e0a      	cmp	r6, #10
  4053c6:	d1e9      	bne.n	40539c <__fputwc+0x34>
  4053c8:	f001 fa68 	bl	40689c <__swbuf_r>
  4053cc:	1c43      	adds	r3, r0, #1
  4053ce:	d1e9      	bne.n	4053a4 <__fputwc+0x3c>
  4053d0:	b002      	add	sp, #8
  4053d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053d6:	89a3      	ldrh	r3, [r4, #12]
  4053d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053dc:	81a3      	strh	r3, [r4, #12]
  4053de:	b002      	add	sp, #8
  4053e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053e4:	f109 33ff 	add.w	r3, r9, #4294967295
  4053e8:	2bfe      	cmp	r3, #254	; 0xfe
  4053ea:	d8c7      	bhi.n	40537c <__fputwc+0x14>
  4053ec:	fa5f f689 	uxtb.w	r6, r9
  4053f0:	4682      	mov	sl, r0
  4053f2:	f88d 6004 	strb.w	r6, [sp, #4]
  4053f6:	e7cf      	b.n	405398 <__fputwc+0x30>
  4053f8:	4648      	mov	r0, r9
  4053fa:	b002      	add	sp, #8
  4053fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405400 <_fputwc_r>:
  405400:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405404:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  405408:	d10a      	bne.n	405420 <_fputwc_r+0x20>
  40540a:	b410      	push	{r4}
  40540c:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40540e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405412:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  405416:	6654      	str	r4, [r2, #100]	; 0x64
  405418:	8193      	strh	r3, [r2, #12]
  40541a:	bc10      	pop	{r4}
  40541c:	f7ff bfa4 	b.w	405368 <__fputwc>
  405420:	f7ff bfa2 	b.w	405368 <__fputwc>

00405424 <_malloc_trim_r>:
  405424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405426:	4f23      	ldr	r7, [pc, #140]	; (4054b4 <_malloc_trim_r+0x90>)
  405428:	460c      	mov	r4, r1
  40542a:	4606      	mov	r6, r0
  40542c:	f000 ff6e 	bl	40630c <__malloc_lock>
  405430:	68bb      	ldr	r3, [r7, #8]
  405432:	685d      	ldr	r5, [r3, #4]
  405434:	f025 0503 	bic.w	r5, r5, #3
  405438:	1b29      	subs	r1, r5, r4
  40543a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40543e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405442:	f021 010f 	bic.w	r1, r1, #15
  405446:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40544a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40544e:	db07      	blt.n	405460 <_malloc_trim_r+0x3c>
  405450:	2100      	movs	r1, #0
  405452:	4630      	mov	r0, r6
  405454:	f001 f94e 	bl	4066f4 <_sbrk_r>
  405458:	68bb      	ldr	r3, [r7, #8]
  40545a:	442b      	add	r3, r5
  40545c:	4298      	cmp	r0, r3
  40545e:	d004      	beq.n	40546a <_malloc_trim_r+0x46>
  405460:	4630      	mov	r0, r6
  405462:	f000 ff55 	bl	406310 <__malloc_unlock>
  405466:	2000      	movs	r0, #0
  405468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40546a:	4261      	negs	r1, r4
  40546c:	4630      	mov	r0, r6
  40546e:	f001 f941 	bl	4066f4 <_sbrk_r>
  405472:	3001      	adds	r0, #1
  405474:	d00d      	beq.n	405492 <_malloc_trim_r+0x6e>
  405476:	4b10      	ldr	r3, [pc, #64]	; (4054b8 <_malloc_trim_r+0x94>)
  405478:	68ba      	ldr	r2, [r7, #8]
  40547a:	6819      	ldr	r1, [r3, #0]
  40547c:	1b2d      	subs	r5, r5, r4
  40547e:	f045 0501 	orr.w	r5, r5, #1
  405482:	4630      	mov	r0, r6
  405484:	1b09      	subs	r1, r1, r4
  405486:	6055      	str	r5, [r2, #4]
  405488:	6019      	str	r1, [r3, #0]
  40548a:	f000 ff41 	bl	406310 <__malloc_unlock>
  40548e:	2001      	movs	r0, #1
  405490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405492:	2100      	movs	r1, #0
  405494:	4630      	mov	r0, r6
  405496:	f001 f92d 	bl	4066f4 <_sbrk_r>
  40549a:	68ba      	ldr	r2, [r7, #8]
  40549c:	1a83      	subs	r3, r0, r2
  40549e:	2b0f      	cmp	r3, #15
  4054a0:	ddde      	ble.n	405460 <_malloc_trim_r+0x3c>
  4054a2:	4c06      	ldr	r4, [pc, #24]	; (4054bc <_malloc_trim_r+0x98>)
  4054a4:	4904      	ldr	r1, [pc, #16]	; (4054b8 <_malloc_trim_r+0x94>)
  4054a6:	6824      	ldr	r4, [r4, #0]
  4054a8:	f043 0301 	orr.w	r3, r3, #1
  4054ac:	1b00      	subs	r0, r0, r4
  4054ae:	6053      	str	r3, [r2, #4]
  4054b0:	6008      	str	r0, [r1, #0]
  4054b2:	e7d5      	b.n	405460 <_malloc_trim_r+0x3c>
  4054b4:	20400470 	.word	0x20400470
  4054b8:	20400f1c 	.word	0x20400f1c
  4054bc:	2040087c 	.word	0x2040087c

004054c0 <_free_r>:
  4054c0:	2900      	cmp	r1, #0
  4054c2:	d045      	beq.n	405550 <_free_r+0x90>
  4054c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054c8:	460d      	mov	r5, r1
  4054ca:	4680      	mov	r8, r0
  4054cc:	f000 ff1e 	bl	40630c <__malloc_lock>
  4054d0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4054d4:	496a      	ldr	r1, [pc, #424]	; (405680 <_free_r+0x1c0>)
  4054d6:	f027 0301 	bic.w	r3, r7, #1
  4054da:	f1a5 0408 	sub.w	r4, r5, #8
  4054de:	18e2      	adds	r2, r4, r3
  4054e0:	688e      	ldr	r6, [r1, #8]
  4054e2:	6850      	ldr	r0, [r2, #4]
  4054e4:	42b2      	cmp	r2, r6
  4054e6:	f020 0003 	bic.w	r0, r0, #3
  4054ea:	d062      	beq.n	4055b2 <_free_r+0xf2>
  4054ec:	07fe      	lsls	r6, r7, #31
  4054ee:	6050      	str	r0, [r2, #4]
  4054f0:	d40b      	bmi.n	40550a <_free_r+0x4a>
  4054f2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4054f6:	1be4      	subs	r4, r4, r7
  4054f8:	f101 0e08 	add.w	lr, r1, #8
  4054fc:	68a5      	ldr	r5, [r4, #8]
  4054fe:	4575      	cmp	r5, lr
  405500:	443b      	add	r3, r7
  405502:	d06f      	beq.n	4055e4 <_free_r+0x124>
  405504:	68e7      	ldr	r7, [r4, #12]
  405506:	60ef      	str	r7, [r5, #12]
  405508:	60bd      	str	r5, [r7, #8]
  40550a:	1815      	adds	r5, r2, r0
  40550c:	686d      	ldr	r5, [r5, #4]
  40550e:	07ed      	lsls	r5, r5, #31
  405510:	d542      	bpl.n	405598 <_free_r+0xd8>
  405512:	f043 0201 	orr.w	r2, r3, #1
  405516:	6062      	str	r2, [r4, #4]
  405518:	50e3      	str	r3, [r4, r3]
  40551a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40551e:	d218      	bcs.n	405552 <_free_r+0x92>
  405520:	08db      	lsrs	r3, r3, #3
  405522:	1c5a      	adds	r2, r3, #1
  405524:	684d      	ldr	r5, [r1, #4]
  405526:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40552a:	60a7      	str	r7, [r4, #8]
  40552c:	2001      	movs	r0, #1
  40552e:	109b      	asrs	r3, r3, #2
  405530:	fa00 f303 	lsl.w	r3, r0, r3
  405534:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  405538:	431d      	orrs	r5, r3
  40553a:	3808      	subs	r0, #8
  40553c:	60e0      	str	r0, [r4, #12]
  40553e:	604d      	str	r5, [r1, #4]
  405540:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  405544:	60fc      	str	r4, [r7, #12]
  405546:	4640      	mov	r0, r8
  405548:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40554c:	f000 bee0 	b.w	406310 <__malloc_unlock>
  405550:	4770      	bx	lr
  405552:	0a5a      	lsrs	r2, r3, #9
  405554:	2a04      	cmp	r2, #4
  405556:	d853      	bhi.n	405600 <_free_r+0x140>
  405558:	099a      	lsrs	r2, r3, #6
  40555a:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40555e:	007f      	lsls	r7, r7, #1
  405560:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405564:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  405568:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  40556c:	4944      	ldr	r1, [pc, #272]	; (405680 <_free_r+0x1c0>)
  40556e:	3808      	subs	r0, #8
  405570:	4290      	cmp	r0, r2
  405572:	d04d      	beq.n	405610 <_free_r+0x150>
  405574:	6851      	ldr	r1, [r2, #4]
  405576:	f021 0103 	bic.w	r1, r1, #3
  40557a:	428b      	cmp	r3, r1
  40557c:	d202      	bcs.n	405584 <_free_r+0xc4>
  40557e:	6892      	ldr	r2, [r2, #8]
  405580:	4290      	cmp	r0, r2
  405582:	d1f7      	bne.n	405574 <_free_r+0xb4>
  405584:	68d0      	ldr	r0, [r2, #12]
  405586:	60e0      	str	r0, [r4, #12]
  405588:	60a2      	str	r2, [r4, #8]
  40558a:	6084      	str	r4, [r0, #8]
  40558c:	60d4      	str	r4, [r2, #12]
  40558e:	4640      	mov	r0, r8
  405590:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405594:	f000 bebc 	b.w	406310 <__malloc_unlock>
  405598:	6895      	ldr	r5, [r2, #8]
  40559a:	4f3a      	ldr	r7, [pc, #232]	; (405684 <_free_r+0x1c4>)
  40559c:	42bd      	cmp	r5, r7
  40559e:	4403      	add	r3, r0
  4055a0:	d03f      	beq.n	405622 <_free_r+0x162>
  4055a2:	68d0      	ldr	r0, [r2, #12]
  4055a4:	60e8      	str	r0, [r5, #12]
  4055a6:	f043 0201 	orr.w	r2, r3, #1
  4055aa:	6085      	str	r5, [r0, #8]
  4055ac:	6062      	str	r2, [r4, #4]
  4055ae:	50e3      	str	r3, [r4, r3]
  4055b0:	e7b3      	b.n	40551a <_free_r+0x5a>
  4055b2:	07ff      	lsls	r7, r7, #31
  4055b4:	4403      	add	r3, r0
  4055b6:	d407      	bmi.n	4055c8 <_free_r+0x108>
  4055b8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4055bc:	1aa4      	subs	r4, r4, r2
  4055be:	4413      	add	r3, r2
  4055c0:	68a0      	ldr	r0, [r4, #8]
  4055c2:	68e2      	ldr	r2, [r4, #12]
  4055c4:	60c2      	str	r2, [r0, #12]
  4055c6:	6090      	str	r0, [r2, #8]
  4055c8:	4a2f      	ldr	r2, [pc, #188]	; (405688 <_free_r+0x1c8>)
  4055ca:	6812      	ldr	r2, [r2, #0]
  4055cc:	f043 0001 	orr.w	r0, r3, #1
  4055d0:	4293      	cmp	r3, r2
  4055d2:	6060      	str	r0, [r4, #4]
  4055d4:	608c      	str	r4, [r1, #8]
  4055d6:	d3b6      	bcc.n	405546 <_free_r+0x86>
  4055d8:	4b2c      	ldr	r3, [pc, #176]	; (40568c <_free_r+0x1cc>)
  4055da:	4640      	mov	r0, r8
  4055dc:	6819      	ldr	r1, [r3, #0]
  4055de:	f7ff ff21 	bl	405424 <_malloc_trim_r>
  4055e2:	e7b0      	b.n	405546 <_free_r+0x86>
  4055e4:	1811      	adds	r1, r2, r0
  4055e6:	6849      	ldr	r1, [r1, #4]
  4055e8:	07c9      	lsls	r1, r1, #31
  4055ea:	d444      	bmi.n	405676 <_free_r+0x1b6>
  4055ec:	6891      	ldr	r1, [r2, #8]
  4055ee:	68d2      	ldr	r2, [r2, #12]
  4055f0:	60ca      	str	r2, [r1, #12]
  4055f2:	4403      	add	r3, r0
  4055f4:	f043 0001 	orr.w	r0, r3, #1
  4055f8:	6091      	str	r1, [r2, #8]
  4055fa:	6060      	str	r0, [r4, #4]
  4055fc:	50e3      	str	r3, [r4, r3]
  4055fe:	e7a2      	b.n	405546 <_free_r+0x86>
  405600:	2a14      	cmp	r2, #20
  405602:	d817      	bhi.n	405634 <_free_r+0x174>
  405604:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405608:	007f      	lsls	r7, r7, #1
  40560a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40560e:	e7a9      	b.n	405564 <_free_r+0xa4>
  405610:	10aa      	asrs	r2, r5, #2
  405612:	684b      	ldr	r3, [r1, #4]
  405614:	2501      	movs	r5, #1
  405616:	fa05 f202 	lsl.w	r2, r5, r2
  40561a:	4313      	orrs	r3, r2
  40561c:	604b      	str	r3, [r1, #4]
  40561e:	4602      	mov	r2, r0
  405620:	e7b1      	b.n	405586 <_free_r+0xc6>
  405622:	f043 0201 	orr.w	r2, r3, #1
  405626:	614c      	str	r4, [r1, #20]
  405628:	610c      	str	r4, [r1, #16]
  40562a:	60e5      	str	r5, [r4, #12]
  40562c:	60a5      	str	r5, [r4, #8]
  40562e:	6062      	str	r2, [r4, #4]
  405630:	50e3      	str	r3, [r4, r3]
  405632:	e788      	b.n	405546 <_free_r+0x86>
  405634:	2a54      	cmp	r2, #84	; 0x54
  405636:	d806      	bhi.n	405646 <_free_r+0x186>
  405638:	0b1a      	lsrs	r2, r3, #12
  40563a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40563e:	007f      	lsls	r7, r7, #1
  405640:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405644:	e78e      	b.n	405564 <_free_r+0xa4>
  405646:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40564a:	d806      	bhi.n	40565a <_free_r+0x19a>
  40564c:	0bda      	lsrs	r2, r3, #15
  40564e:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405652:	007f      	lsls	r7, r7, #1
  405654:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405658:	e784      	b.n	405564 <_free_r+0xa4>
  40565a:	f240 5054 	movw	r0, #1364	; 0x554
  40565e:	4282      	cmp	r2, r0
  405660:	d806      	bhi.n	405670 <_free_r+0x1b0>
  405662:	0c9a      	lsrs	r2, r3, #18
  405664:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405668:	007f      	lsls	r7, r7, #1
  40566a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40566e:	e779      	b.n	405564 <_free_r+0xa4>
  405670:	27fe      	movs	r7, #254	; 0xfe
  405672:	257e      	movs	r5, #126	; 0x7e
  405674:	e776      	b.n	405564 <_free_r+0xa4>
  405676:	f043 0201 	orr.w	r2, r3, #1
  40567a:	6062      	str	r2, [r4, #4]
  40567c:	50e3      	str	r3, [r4, r3]
  40567e:	e762      	b.n	405546 <_free_r+0x86>
  405680:	20400470 	.word	0x20400470
  405684:	20400478 	.word	0x20400478
  405688:	20400878 	.word	0x20400878
  40568c:	20400f18 	.word	0x20400f18

00405690 <__sfvwrite_r>:
  405690:	6893      	ldr	r3, [r2, #8]
  405692:	2b00      	cmp	r3, #0
  405694:	d076      	beq.n	405784 <__sfvwrite_r+0xf4>
  405696:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40569a:	898b      	ldrh	r3, [r1, #12]
  40569c:	b085      	sub	sp, #20
  40569e:	460c      	mov	r4, r1
  4056a0:	0719      	lsls	r1, r3, #28
  4056a2:	9001      	str	r0, [sp, #4]
  4056a4:	4616      	mov	r6, r2
  4056a6:	d529      	bpl.n	4056fc <__sfvwrite_r+0x6c>
  4056a8:	6922      	ldr	r2, [r4, #16]
  4056aa:	b33a      	cbz	r2, 4056fc <__sfvwrite_r+0x6c>
  4056ac:	f003 0802 	and.w	r8, r3, #2
  4056b0:	fa1f f088 	uxth.w	r0, r8
  4056b4:	6835      	ldr	r5, [r6, #0]
  4056b6:	2800      	cmp	r0, #0
  4056b8:	d02f      	beq.n	40571a <__sfvwrite_r+0x8a>
  4056ba:	f04f 0900 	mov.w	r9, #0
  4056be:	4fb4      	ldr	r7, [pc, #720]	; (405990 <__sfvwrite_r+0x300>)
  4056c0:	46c8      	mov	r8, r9
  4056c2:	46b2      	mov	sl, r6
  4056c4:	45b8      	cmp	r8, r7
  4056c6:	4643      	mov	r3, r8
  4056c8:	464a      	mov	r2, r9
  4056ca:	bf28      	it	cs
  4056cc:	463b      	movcs	r3, r7
  4056ce:	9801      	ldr	r0, [sp, #4]
  4056d0:	f1b8 0f00 	cmp.w	r8, #0
  4056d4:	d050      	beq.n	405778 <__sfvwrite_r+0xe8>
  4056d6:	69e1      	ldr	r1, [r4, #28]
  4056d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4056da:	47b0      	blx	r6
  4056dc:	2800      	cmp	r0, #0
  4056de:	dd71      	ble.n	4057c4 <__sfvwrite_r+0x134>
  4056e0:	f8da 3008 	ldr.w	r3, [sl, #8]
  4056e4:	1a1b      	subs	r3, r3, r0
  4056e6:	4481      	add	r9, r0
  4056e8:	ebc0 0808 	rsb	r8, r0, r8
  4056ec:	f8ca 3008 	str.w	r3, [sl, #8]
  4056f0:	2b00      	cmp	r3, #0
  4056f2:	d1e7      	bne.n	4056c4 <__sfvwrite_r+0x34>
  4056f4:	2000      	movs	r0, #0
  4056f6:	b005      	add	sp, #20
  4056f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056fc:	4621      	mov	r1, r4
  4056fe:	9801      	ldr	r0, [sp, #4]
  405700:	f7ff fc68 	bl	404fd4 <__swsetup_r>
  405704:	2800      	cmp	r0, #0
  405706:	f040 813a 	bne.w	40597e <__sfvwrite_r+0x2ee>
  40570a:	89a3      	ldrh	r3, [r4, #12]
  40570c:	6835      	ldr	r5, [r6, #0]
  40570e:	f003 0802 	and.w	r8, r3, #2
  405712:	fa1f f088 	uxth.w	r0, r8
  405716:	2800      	cmp	r0, #0
  405718:	d1cf      	bne.n	4056ba <__sfvwrite_r+0x2a>
  40571a:	f013 0901 	ands.w	r9, r3, #1
  40571e:	d15b      	bne.n	4057d8 <__sfvwrite_r+0x148>
  405720:	464f      	mov	r7, r9
  405722:	9602      	str	r6, [sp, #8]
  405724:	b31f      	cbz	r7, 40576e <__sfvwrite_r+0xde>
  405726:	059a      	lsls	r2, r3, #22
  405728:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40572c:	d52c      	bpl.n	405788 <__sfvwrite_r+0xf8>
  40572e:	4547      	cmp	r7, r8
  405730:	46c2      	mov	sl, r8
  405732:	f0c0 80a4 	bcc.w	40587e <__sfvwrite_r+0x1ee>
  405736:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40573a:	f040 80b1 	bne.w	4058a0 <__sfvwrite_r+0x210>
  40573e:	6820      	ldr	r0, [r4, #0]
  405740:	4652      	mov	r2, sl
  405742:	4649      	mov	r1, r9
  405744:	f000 fd7e 	bl	406244 <memmove>
  405748:	68a0      	ldr	r0, [r4, #8]
  40574a:	6823      	ldr	r3, [r4, #0]
  40574c:	ebc8 0000 	rsb	r0, r8, r0
  405750:	4453      	add	r3, sl
  405752:	60a0      	str	r0, [r4, #8]
  405754:	6023      	str	r3, [r4, #0]
  405756:	4638      	mov	r0, r7
  405758:	9a02      	ldr	r2, [sp, #8]
  40575a:	6893      	ldr	r3, [r2, #8]
  40575c:	1a1b      	subs	r3, r3, r0
  40575e:	4481      	add	r9, r0
  405760:	1a3f      	subs	r7, r7, r0
  405762:	6093      	str	r3, [r2, #8]
  405764:	2b00      	cmp	r3, #0
  405766:	d0c5      	beq.n	4056f4 <__sfvwrite_r+0x64>
  405768:	89a3      	ldrh	r3, [r4, #12]
  40576a:	2f00      	cmp	r7, #0
  40576c:	d1db      	bne.n	405726 <__sfvwrite_r+0x96>
  40576e:	f8d5 9000 	ldr.w	r9, [r5]
  405772:	686f      	ldr	r7, [r5, #4]
  405774:	3508      	adds	r5, #8
  405776:	e7d5      	b.n	405724 <__sfvwrite_r+0x94>
  405778:	f8d5 9000 	ldr.w	r9, [r5]
  40577c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405780:	3508      	adds	r5, #8
  405782:	e79f      	b.n	4056c4 <__sfvwrite_r+0x34>
  405784:	2000      	movs	r0, #0
  405786:	4770      	bx	lr
  405788:	6820      	ldr	r0, [r4, #0]
  40578a:	6923      	ldr	r3, [r4, #16]
  40578c:	4298      	cmp	r0, r3
  40578e:	d803      	bhi.n	405798 <__sfvwrite_r+0x108>
  405790:	6961      	ldr	r1, [r4, #20]
  405792:	428f      	cmp	r7, r1
  405794:	f080 80b7 	bcs.w	405906 <__sfvwrite_r+0x276>
  405798:	45b8      	cmp	r8, r7
  40579a:	bf28      	it	cs
  40579c:	46b8      	movcs	r8, r7
  40579e:	4642      	mov	r2, r8
  4057a0:	4649      	mov	r1, r9
  4057a2:	f000 fd4f 	bl	406244 <memmove>
  4057a6:	68a3      	ldr	r3, [r4, #8]
  4057a8:	6822      	ldr	r2, [r4, #0]
  4057aa:	ebc8 0303 	rsb	r3, r8, r3
  4057ae:	4442      	add	r2, r8
  4057b0:	60a3      	str	r3, [r4, #8]
  4057b2:	6022      	str	r2, [r4, #0]
  4057b4:	2b00      	cmp	r3, #0
  4057b6:	d149      	bne.n	40584c <__sfvwrite_r+0x1bc>
  4057b8:	4621      	mov	r1, r4
  4057ba:	9801      	ldr	r0, [sp, #4]
  4057bc:	f7ff fd22 	bl	405204 <_fflush_r>
  4057c0:	2800      	cmp	r0, #0
  4057c2:	d043      	beq.n	40584c <__sfvwrite_r+0x1bc>
  4057c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057cc:	f04f 30ff 	mov.w	r0, #4294967295
  4057d0:	81a3      	strh	r3, [r4, #12]
  4057d2:	b005      	add	sp, #20
  4057d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057d8:	4680      	mov	r8, r0
  4057da:	9002      	str	r0, [sp, #8]
  4057dc:	4682      	mov	sl, r0
  4057de:	4681      	mov	r9, r0
  4057e0:	f1b9 0f00 	cmp.w	r9, #0
  4057e4:	d02a      	beq.n	40583c <__sfvwrite_r+0x1ac>
  4057e6:	9b02      	ldr	r3, [sp, #8]
  4057e8:	2b00      	cmp	r3, #0
  4057ea:	d04c      	beq.n	405886 <__sfvwrite_r+0x1f6>
  4057ec:	6820      	ldr	r0, [r4, #0]
  4057ee:	6923      	ldr	r3, [r4, #16]
  4057f0:	6962      	ldr	r2, [r4, #20]
  4057f2:	45c8      	cmp	r8, r9
  4057f4:	46c3      	mov	fp, r8
  4057f6:	bf28      	it	cs
  4057f8:	46cb      	movcs	fp, r9
  4057fa:	4298      	cmp	r0, r3
  4057fc:	465f      	mov	r7, fp
  4057fe:	d904      	bls.n	40580a <__sfvwrite_r+0x17a>
  405800:	68a3      	ldr	r3, [r4, #8]
  405802:	4413      	add	r3, r2
  405804:	459b      	cmp	fp, r3
  405806:	f300 8090 	bgt.w	40592a <__sfvwrite_r+0x29a>
  40580a:	4593      	cmp	fp, r2
  40580c:	db20      	blt.n	405850 <__sfvwrite_r+0x1c0>
  40580e:	4613      	mov	r3, r2
  405810:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405812:	69e1      	ldr	r1, [r4, #28]
  405814:	9801      	ldr	r0, [sp, #4]
  405816:	4652      	mov	r2, sl
  405818:	47b8      	blx	r7
  40581a:	1e07      	subs	r7, r0, #0
  40581c:	ddd2      	ble.n	4057c4 <__sfvwrite_r+0x134>
  40581e:	ebb8 0807 	subs.w	r8, r8, r7
  405822:	d023      	beq.n	40586c <__sfvwrite_r+0x1dc>
  405824:	68b3      	ldr	r3, [r6, #8]
  405826:	1bdb      	subs	r3, r3, r7
  405828:	44ba      	add	sl, r7
  40582a:	ebc7 0909 	rsb	r9, r7, r9
  40582e:	60b3      	str	r3, [r6, #8]
  405830:	2b00      	cmp	r3, #0
  405832:	f43f af5f 	beq.w	4056f4 <__sfvwrite_r+0x64>
  405836:	f1b9 0f00 	cmp.w	r9, #0
  40583a:	d1d4      	bne.n	4057e6 <__sfvwrite_r+0x156>
  40583c:	2300      	movs	r3, #0
  40583e:	f8d5 a000 	ldr.w	sl, [r5]
  405842:	f8d5 9004 	ldr.w	r9, [r5, #4]
  405846:	9302      	str	r3, [sp, #8]
  405848:	3508      	adds	r5, #8
  40584a:	e7c9      	b.n	4057e0 <__sfvwrite_r+0x150>
  40584c:	4640      	mov	r0, r8
  40584e:	e783      	b.n	405758 <__sfvwrite_r+0xc8>
  405850:	465a      	mov	r2, fp
  405852:	4651      	mov	r1, sl
  405854:	f000 fcf6 	bl	406244 <memmove>
  405858:	68a2      	ldr	r2, [r4, #8]
  40585a:	6823      	ldr	r3, [r4, #0]
  40585c:	ebcb 0202 	rsb	r2, fp, r2
  405860:	445b      	add	r3, fp
  405862:	ebb8 0807 	subs.w	r8, r8, r7
  405866:	60a2      	str	r2, [r4, #8]
  405868:	6023      	str	r3, [r4, #0]
  40586a:	d1db      	bne.n	405824 <__sfvwrite_r+0x194>
  40586c:	4621      	mov	r1, r4
  40586e:	9801      	ldr	r0, [sp, #4]
  405870:	f7ff fcc8 	bl	405204 <_fflush_r>
  405874:	2800      	cmp	r0, #0
  405876:	d1a5      	bne.n	4057c4 <__sfvwrite_r+0x134>
  405878:	f8cd 8008 	str.w	r8, [sp, #8]
  40587c:	e7d2      	b.n	405824 <__sfvwrite_r+0x194>
  40587e:	6820      	ldr	r0, [r4, #0]
  405880:	46b8      	mov	r8, r7
  405882:	46ba      	mov	sl, r7
  405884:	e75c      	b.n	405740 <__sfvwrite_r+0xb0>
  405886:	464a      	mov	r2, r9
  405888:	210a      	movs	r1, #10
  40588a:	4650      	mov	r0, sl
  40588c:	f000 fbf0 	bl	406070 <memchr>
  405890:	2800      	cmp	r0, #0
  405892:	d06f      	beq.n	405974 <__sfvwrite_r+0x2e4>
  405894:	3001      	adds	r0, #1
  405896:	2301      	movs	r3, #1
  405898:	ebca 0800 	rsb	r8, sl, r0
  40589c:	9302      	str	r3, [sp, #8]
  40589e:	e7a5      	b.n	4057ec <__sfvwrite_r+0x15c>
  4058a0:	6962      	ldr	r2, [r4, #20]
  4058a2:	6820      	ldr	r0, [r4, #0]
  4058a4:	6921      	ldr	r1, [r4, #16]
  4058a6:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4058aa:	ebc1 0a00 	rsb	sl, r1, r0
  4058ae:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4058b2:	f10a 0001 	add.w	r0, sl, #1
  4058b6:	ea4f 0868 	mov.w	r8, r8, asr #1
  4058ba:	4438      	add	r0, r7
  4058bc:	4540      	cmp	r0, r8
  4058be:	4642      	mov	r2, r8
  4058c0:	bf84      	itt	hi
  4058c2:	4680      	movhi	r8, r0
  4058c4:	4642      	movhi	r2, r8
  4058c6:	055b      	lsls	r3, r3, #21
  4058c8:	d542      	bpl.n	405950 <__sfvwrite_r+0x2c0>
  4058ca:	4611      	mov	r1, r2
  4058cc:	9801      	ldr	r0, [sp, #4]
  4058ce:	f000 f911 	bl	405af4 <_malloc_r>
  4058d2:	4683      	mov	fp, r0
  4058d4:	2800      	cmp	r0, #0
  4058d6:	d055      	beq.n	405984 <__sfvwrite_r+0x2f4>
  4058d8:	4652      	mov	r2, sl
  4058da:	6921      	ldr	r1, [r4, #16]
  4058dc:	f000 fc18 	bl	406110 <memcpy>
  4058e0:	89a3      	ldrh	r3, [r4, #12]
  4058e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4058e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4058ea:	81a3      	strh	r3, [r4, #12]
  4058ec:	ebca 0308 	rsb	r3, sl, r8
  4058f0:	eb0b 000a 	add.w	r0, fp, sl
  4058f4:	f8c4 8014 	str.w	r8, [r4, #20]
  4058f8:	f8c4 b010 	str.w	fp, [r4, #16]
  4058fc:	6020      	str	r0, [r4, #0]
  4058fe:	60a3      	str	r3, [r4, #8]
  405900:	46b8      	mov	r8, r7
  405902:	46ba      	mov	sl, r7
  405904:	e71c      	b.n	405740 <__sfvwrite_r+0xb0>
  405906:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40590a:	42bb      	cmp	r3, r7
  40590c:	bf28      	it	cs
  40590e:	463b      	movcs	r3, r7
  405910:	464a      	mov	r2, r9
  405912:	fb93 f3f1 	sdiv	r3, r3, r1
  405916:	9801      	ldr	r0, [sp, #4]
  405918:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40591a:	fb01 f303 	mul.w	r3, r1, r3
  40591e:	69e1      	ldr	r1, [r4, #28]
  405920:	47b0      	blx	r6
  405922:	2800      	cmp	r0, #0
  405924:	f73f af18 	bgt.w	405758 <__sfvwrite_r+0xc8>
  405928:	e74c      	b.n	4057c4 <__sfvwrite_r+0x134>
  40592a:	461a      	mov	r2, r3
  40592c:	4651      	mov	r1, sl
  40592e:	9303      	str	r3, [sp, #12]
  405930:	f000 fc88 	bl	406244 <memmove>
  405934:	6822      	ldr	r2, [r4, #0]
  405936:	9b03      	ldr	r3, [sp, #12]
  405938:	9801      	ldr	r0, [sp, #4]
  40593a:	441a      	add	r2, r3
  40593c:	6022      	str	r2, [r4, #0]
  40593e:	4621      	mov	r1, r4
  405940:	f7ff fc60 	bl	405204 <_fflush_r>
  405944:	9b03      	ldr	r3, [sp, #12]
  405946:	2800      	cmp	r0, #0
  405948:	f47f af3c 	bne.w	4057c4 <__sfvwrite_r+0x134>
  40594c:	461f      	mov	r7, r3
  40594e:	e766      	b.n	40581e <__sfvwrite_r+0x18e>
  405950:	9801      	ldr	r0, [sp, #4]
  405952:	f000 fcdf 	bl	406314 <_realloc_r>
  405956:	4683      	mov	fp, r0
  405958:	2800      	cmp	r0, #0
  40595a:	d1c7      	bne.n	4058ec <__sfvwrite_r+0x25c>
  40595c:	9d01      	ldr	r5, [sp, #4]
  40595e:	6921      	ldr	r1, [r4, #16]
  405960:	4628      	mov	r0, r5
  405962:	f7ff fdad 	bl	4054c0 <_free_r>
  405966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40596a:	220c      	movs	r2, #12
  40596c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405970:	602a      	str	r2, [r5, #0]
  405972:	e729      	b.n	4057c8 <__sfvwrite_r+0x138>
  405974:	2301      	movs	r3, #1
  405976:	f109 0801 	add.w	r8, r9, #1
  40597a:	9302      	str	r3, [sp, #8]
  40597c:	e736      	b.n	4057ec <__sfvwrite_r+0x15c>
  40597e:	f04f 30ff 	mov.w	r0, #4294967295
  405982:	e6b8      	b.n	4056f6 <__sfvwrite_r+0x66>
  405984:	9a01      	ldr	r2, [sp, #4]
  405986:	230c      	movs	r3, #12
  405988:	6013      	str	r3, [r2, #0]
  40598a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40598e:	e71b      	b.n	4057c8 <__sfvwrite_r+0x138>
  405990:	7ffffc00 	.word	0x7ffffc00

00405994 <_fwalk_reent>:
  405994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405998:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40599c:	d01f      	beq.n	4059de <_fwalk_reent+0x4a>
  40599e:	4688      	mov	r8, r1
  4059a0:	4606      	mov	r6, r0
  4059a2:	f04f 0900 	mov.w	r9, #0
  4059a6:	687d      	ldr	r5, [r7, #4]
  4059a8:	68bc      	ldr	r4, [r7, #8]
  4059aa:	3d01      	subs	r5, #1
  4059ac:	d411      	bmi.n	4059d2 <_fwalk_reent+0x3e>
  4059ae:	89a3      	ldrh	r3, [r4, #12]
  4059b0:	2b01      	cmp	r3, #1
  4059b2:	f105 35ff 	add.w	r5, r5, #4294967295
  4059b6:	d908      	bls.n	4059ca <_fwalk_reent+0x36>
  4059b8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4059bc:	3301      	adds	r3, #1
  4059be:	4621      	mov	r1, r4
  4059c0:	4630      	mov	r0, r6
  4059c2:	d002      	beq.n	4059ca <_fwalk_reent+0x36>
  4059c4:	47c0      	blx	r8
  4059c6:	ea49 0900 	orr.w	r9, r9, r0
  4059ca:	1c6b      	adds	r3, r5, #1
  4059cc:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4059d0:	d1ed      	bne.n	4059ae <_fwalk_reent+0x1a>
  4059d2:	683f      	ldr	r7, [r7, #0]
  4059d4:	2f00      	cmp	r7, #0
  4059d6:	d1e6      	bne.n	4059a6 <_fwalk_reent+0x12>
  4059d8:	4648      	mov	r0, r9
  4059da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4059de:	46b9      	mov	r9, r7
  4059e0:	4648      	mov	r0, r9
  4059e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4059e6:	bf00      	nop

004059e8 <__locale_charset>:
  4059e8:	4800      	ldr	r0, [pc, #0]	; (4059ec <__locale_charset+0x4>)
  4059ea:	4770      	bx	lr
  4059ec:	2040044c 	.word	0x2040044c

004059f0 <__locale_mb_cur_max>:
  4059f0:	4b01      	ldr	r3, [pc, #4]	; (4059f8 <__locale_mb_cur_max+0x8>)
  4059f2:	6818      	ldr	r0, [r3, #0]
  4059f4:	4770      	bx	lr
  4059f6:	bf00      	nop
  4059f8:	2040046c 	.word	0x2040046c

004059fc <__swhatbuf_r>:
  4059fc:	b570      	push	{r4, r5, r6, lr}
  4059fe:	460d      	mov	r5, r1
  405a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a04:	2900      	cmp	r1, #0
  405a06:	b090      	sub	sp, #64	; 0x40
  405a08:	4614      	mov	r4, r2
  405a0a:	461e      	mov	r6, r3
  405a0c:	db14      	blt.n	405a38 <__swhatbuf_r+0x3c>
  405a0e:	aa01      	add	r2, sp, #4
  405a10:	f001 f88e 	bl	406b30 <_fstat_r>
  405a14:	2800      	cmp	r0, #0
  405a16:	db0f      	blt.n	405a38 <__swhatbuf_r+0x3c>
  405a18:	9a02      	ldr	r2, [sp, #8]
  405a1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405a1e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405a22:	fab2 f282 	clz	r2, r2
  405a26:	0952      	lsrs	r2, r2, #5
  405a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a2c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405a30:	6032      	str	r2, [r6, #0]
  405a32:	6023      	str	r3, [r4, #0]
  405a34:	b010      	add	sp, #64	; 0x40
  405a36:	bd70      	pop	{r4, r5, r6, pc}
  405a38:	89a8      	ldrh	r0, [r5, #12]
  405a3a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  405a3e:	b282      	uxth	r2, r0
  405a40:	2000      	movs	r0, #0
  405a42:	6030      	str	r0, [r6, #0]
  405a44:	b11a      	cbz	r2, 405a4e <__swhatbuf_r+0x52>
  405a46:	2340      	movs	r3, #64	; 0x40
  405a48:	6023      	str	r3, [r4, #0]
  405a4a:	b010      	add	sp, #64	; 0x40
  405a4c:	bd70      	pop	{r4, r5, r6, pc}
  405a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a52:	4610      	mov	r0, r2
  405a54:	6023      	str	r3, [r4, #0]
  405a56:	b010      	add	sp, #64	; 0x40
  405a58:	bd70      	pop	{r4, r5, r6, pc}
  405a5a:	bf00      	nop

00405a5c <__smakebuf_r>:
  405a5c:	898a      	ldrh	r2, [r1, #12]
  405a5e:	0792      	lsls	r2, r2, #30
  405a60:	460b      	mov	r3, r1
  405a62:	d506      	bpl.n	405a72 <__smakebuf_r+0x16>
  405a64:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405a68:	2101      	movs	r1, #1
  405a6a:	601a      	str	r2, [r3, #0]
  405a6c:	611a      	str	r2, [r3, #16]
  405a6e:	6159      	str	r1, [r3, #20]
  405a70:	4770      	bx	lr
  405a72:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a74:	b083      	sub	sp, #12
  405a76:	ab01      	add	r3, sp, #4
  405a78:	466a      	mov	r2, sp
  405a7a:	460c      	mov	r4, r1
  405a7c:	4605      	mov	r5, r0
  405a7e:	f7ff ffbd 	bl	4059fc <__swhatbuf_r>
  405a82:	9900      	ldr	r1, [sp, #0]
  405a84:	4606      	mov	r6, r0
  405a86:	4628      	mov	r0, r5
  405a88:	f000 f834 	bl	405af4 <_malloc_r>
  405a8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a90:	b1d0      	cbz	r0, 405ac8 <__smakebuf_r+0x6c>
  405a92:	9a01      	ldr	r2, [sp, #4]
  405a94:	4f12      	ldr	r7, [pc, #72]	; (405ae0 <__smakebuf_r+0x84>)
  405a96:	9900      	ldr	r1, [sp, #0]
  405a98:	63ef      	str	r7, [r5, #60]	; 0x3c
  405a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405a9e:	81a3      	strh	r3, [r4, #12]
  405aa0:	6020      	str	r0, [r4, #0]
  405aa2:	6120      	str	r0, [r4, #16]
  405aa4:	6161      	str	r1, [r4, #20]
  405aa6:	b91a      	cbnz	r2, 405ab0 <__smakebuf_r+0x54>
  405aa8:	4333      	orrs	r3, r6
  405aaa:	81a3      	strh	r3, [r4, #12]
  405aac:	b003      	add	sp, #12
  405aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ab0:	4628      	mov	r0, r5
  405ab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405ab6:	f001 f84f 	bl	406b58 <_isatty_r>
  405aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405abe:	2800      	cmp	r0, #0
  405ac0:	d0f2      	beq.n	405aa8 <__smakebuf_r+0x4c>
  405ac2:	f043 0301 	orr.w	r3, r3, #1
  405ac6:	e7ef      	b.n	405aa8 <__smakebuf_r+0x4c>
  405ac8:	059a      	lsls	r2, r3, #22
  405aca:	d4ef      	bmi.n	405aac <__smakebuf_r+0x50>
  405acc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405ad0:	f043 0302 	orr.w	r3, r3, #2
  405ad4:	2101      	movs	r1, #1
  405ad6:	81a3      	strh	r3, [r4, #12]
  405ad8:	6022      	str	r2, [r4, #0]
  405ada:	6122      	str	r2, [r4, #16]
  405adc:	6161      	str	r1, [r4, #20]
  405ade:	e7e5      	b.n	405aac <__smakebuf_r+0x50>
  405ae0:	00405231 	.word	0x00405231

00405ae4 <malloc>:
  405ae4:	4b02      	ldr	r3, [pc, #8]	; (405af0 <malloc+0xc>)
  405ae6:	4601      	mov	r1, r0
  405ae8:	6818      	ldr	r0, [r3, #0]
  405aea:	f000 b803 	b.w	405af4 <_malloc_r>
  405aee:	bf00      	nop
  405af0:	20400448 	.word	0x20400448

00405af4 <_malloc_r>:
  405af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405af8:	f101 050b 	add.w	r5, r1, #11
  405afc:	2d16      	cmp	r5, #22
  405afe:	b083      	sub	sp, #12
  405b00:	4606      	mov	r6, r0
  405b02:	f240 809f 	bls.w	405c44 <_malloc_r+0x150>
  405b06:	f035 0507 	bics.w	r5, r5, #7
  405b0a:	f100 80bf 	bmi.w	405c8c <_malloc_r+0x198>
  405b0e:	42a9      	cmp	r1, r5
  405b10:	f200 80bc 	bhi.w	405c8c <_malloc_r+0x198>
  405b14:	f000 fbfa 	bl	40630c <__malloc_lock>
  405b18:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  405b1c:	f0c0 829c 	bcc.w	406058 <_malloc_r+0x564>
  405b20:	0a6b      	lsrs	r3, r5, #9
  405b22:	f000 80ba 	beq.w	405c9a <_malloc_r+0x1a6>
  405b26:	2b04      	cmp	r3, #4
  405b28:	f200 8183 	bhi.w	405e32 <_malloc_r+0x33e>
  405b2c:	09a8      	lsrs	r0, r5, #6
  405b2e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  405b32:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405b36:	3038      	adds	r0, #56	; 0x38
  405b38:	4fc4      	ldr	r7, [pc, #784]	; (405e4c <_malloc_r+0x358>)
  405b3a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  405b3e:	f1a3 0108 	sub.w	r1, r3, #8
  405b42:	685c      	ldr	r4, [r3, #4]
  405b44:	42a1      	cmp	r1, r4
  405b46:	d107      	bne.n	405b58 <_malloc_r+0x64>
  405b48:	e0ac      	b.n	405ca4 <_malloc_r+0x1b0>
  405b4a:	2a00      	cmp	r2, #0
  405b4c:	f280 80ac 	bge.w	405ca8 <_malloc_r+0x1b4>
  405b50:	68e4      	ldr	r4, [r4, #12]
  405b52:	42a1      	cmp	r1, r4
  405b54:	f000 80a6 	beq.w	405ca4 <_malloc_r+0x1b0>
  405b58:	6863      	ldr	r3, [r4, #4]
  405b5a:	f023 0303 	bic.w	r3, r3, #3
  405b5e:	1b5a      	subs	r2, r3, r5
  405b60:	2a0f      	cmp	r2, #15
  405b62:	ddf2      	ble.n	405b4a <_malloc_r+0x56>
  405b64:	49b9      	ldr	r1, [pc, #740]	; (405e4c <_malloc_r+0x358>)
  405b66:	693c      	ldr	r4, [r7, #16]
  405b68:	f101 0e08 	add.w	lr, r1, #8
  405b6c:	4574      	cmp	r4, lr
  405b6e:	f000 81b3 	beq.w	405ed8 <_malloc_r+0x3e4>
  405b72:	6863      	ldr	r3, [r4, #4]
  405b74:	f023 0303 	bic.w	r3, r3, #3
  405b78:	1b5a      	subs	r2, r3, r5
  405b7a:	2a0f      	cmp	r2, #15
  405b7c:	f300 8199 	bgt.w	405eb2 <_malloc_r+0x3be>
  405b80:	2a00      	cmp	r2, #0
  405b82:	f8c1 e014 	str.w	lr, [r1, #20]
  405b86:	f8c1 e010 	str.w	lr, [r1, #16]
  405b8a:	f280 809e 	bge.w	405cca <_malloc_r+0x1d6>
  405b8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405b92:	f080 8167 	bcs.w	405e64 <_malloc_r+0x370>
  405b96:	08db      	lsrs	r3, r3, #3
  405b98:	f103 0c01 	add.w	ip, r3, #1
  405b9c:	2201      	movs	r2, #1
  405b9e:	109b      	asrs	r3, r3, #2
  405ba0:	fa02 f303 	lsl.w	r3, r2, r3
  405ba4:	684a      	ldr	r2, [r1, #4]
  405ba6:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  405baa:	f8c4 8008 	str.w	r8, [r4, #8]
  405bae:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  405bb2:	431a      	orrs	r2, r3
  405bb4:	f1a9 0308 	sub.w	r3, r9, #8
  405bb8:	60e3      	str	r3, [r4, #12]
  405bba:	604a      	str	r2, [r1, #4]
  405bbc:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  405bc0:	f8c8 400c 	str.w	r4, [r8, #12]
  405bc4:	1083      	asrs	r3, r0, #2
  405bc6:	2401      	movs	r4, #1
  405bc8:	409c      	lsls	r4, r3
  405bca:	4294      	cmp	r4, r2
  405bcc:	f200 808a 	bhi.w	405ce4 <_malloc_r+0x1f0>
  405bd0:	4214      	tst	r4, r2
  405bd2:	d106      	bne.n	405be2 <_malloc_r+0xee>
  405bd4:	f020 0003 	bic.w	r0, r0, #3
  405bd8:	0064      	lsls	r4, r4, #1
  405bda:	4214      	tst	r4, r2
  405bdc:	f100 0004 	add.w	r0, r0, #4
  405be0:	d0fa      	beq.n	405bd8 <_malloc_r+0xe4>
  405be2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405be6:	46cc      	mov	ip, r9
  405be8:	4680      	mov	r8, r0
  405bea:	f8dc 100c 	ldr.w	r1, [ip, #12]
  405bee:	458c      	cmp	ip, r1
  405bf0:	d107      	bne.n	405c02 <_malloc_r+0x10e>
  405bf2:	e173      	b.n	405edc <_malloc_r+0x3e8>
  405bf4:	2a00      	cmp	r2, #0
  405bf6:	f280 8181 	bge.w	405efc <_malloc_r+0x408>
  405bfa:	68c9      	ldr	r1, [r1, #12]
  405bfc:	458c      	cmp	ip, r1
  405bfe:	f000 816d 	beq.w	405edc <_malloc_r+0x3e8>
  405c02:	684b      	ldr	r3, [r1, #4]
  405c04:	f023 0303 	bic.w	r3, r3, #3
  405c08:	1b5a      	subs	r2, r3, r5
  405c0a:	2a0f      	cmp	r2, #15
  405c0c:	ddf2      	ble.n	405bf4 <_malloc_r+0x100>
  405c0e:	460c      	mov	r4, r1
  405c10:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  405c14:	f854 8f08 	ldr.w	r8, [r4, #8]!
  405c18:	194b      	adds	r3, r1, r5
  405c1a:	f045 0501 	orr.w	r5, r5, #1
  405c1e:	604d      	str	r5, [r1, #4]
  405c20:	f042 0101 	orr.w	r1, r2, #1
  405c24:	f8c8 c00c 	str.w	ip, [r8, #12]
  405c28:	4630      	mov	r0, r6
  405c2a:	f8cc 8008 	str.w	r8, [ip, #8]
  405c2e:	617b      	str	r3, [r7, #20]
  405c30:	613b      	str	r3, [r7, #16]
  405c32:	f8c3 e00c 	str.w	lr, [r3, #12]
  405c36:	f8c3 e008 	str.w	lr, [r3, #8]
  405c3a:	6059      	str	r1, [r3, #4]
  405c3c:	509a      	str	r2, [r3, r2]
  405c3e:	f000 fb67 	bl	406310 <__malloc_unlock>
  405c42:	e01f      	b.n	405c84 <_malloc_r+0x190>
  405c44:	2910      	cmp	r1, #16
  405c46:	d821      	bhi.n	405c8c <_malloc_r+0x198>
  405c48:	f000 fb60 	bl	40630c <__malloc_lock>
  405c4c:	2510      	movs	r5, #16
  405c4e:	2306      	movs	r3, #6
  405c50:	2002      	movs	r0, #2
  405c52:	4f7e      	ldr	r7, [pc, #504]	; (405e4c <_malloc_r+0x358>)
  405c54:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  405c58:	f1a3 0208 	sub.w	r2, r3, #8
  405c5c:	685c      	ldr	r4, [r3, #4]
  405c5e:	4294      	cmp	r4, r2
  405c60:	f000 8145 	beq.w	405eee <_malloc_r+0x3fa>
  405c64:	6863      	ldr	r3, [r4, #4]
  405c66:	68e1      	ldr	r1, [r4, #12]
  405c68:	68a5      	ldr	r5, [r4, #8]
  405c6a:	f023 0303 	bic.w	r3, r3, #3
  405c6e:	4423      	add	r3, r4
  405c70:	4630      	mov	r0, r6
  405c72:	685a      	ldr	r2, [r3, #4]
  405c74:	60e9      	str	r1, [r5, #12]
  405c76:	f042 0201 	orr.w	r2, r2, #1
  405c7a:	608d      	str	r5, [r1, #8]
  405c7c:	605a      	str	r2, [r3, #4]
  405c7e:	f000 fb47 	bl	406310 <__malloc_unlock>
  405c82:	3408      	adds	r4, #8
  405c84:	4620      	mov	r0, r4
  405c86:	b003      	add	sp, #12
  405c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c8c:	2400      	movs	r4, #0
  405c8e:	230c      	movs	r3, #12
  405c90:	4620      	mov	r0, r4
  405c92:	6033      	str	r3, [r6, #0]
  405c94:	b003      	add	sp, #12
  405c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c9a:	2380      	movs	r3, #128	; 0x80
  405c9c:	f04f 0e40 	mov.w	lr, #64	; 0x40
  405ca0:	203f      	movs	r0, #63	; 0x3f
  405ca2:	e749      	b.n	405b38 <_malloc_r+0x44>
  405ca4:	4670      	mov	r0, lr
  405ca6:	e75d      	b.n	405b64 <_malloc_r+0x70>
  405ca8:	4423      	add	r3, r4
  405caa:	68e1      	ldr	r1, [r4, #12]
  405cac:	685a      	ldr	r2, [r3, #4]
  405cae:	68a5      	ldr	r5, [r4, #8]
  405cb0:	f042 0201 	orr.w	r2, r2, #1
  405cb4:	60e9      	str	r1, [r5, #12]
  405cb6:	4630      	mov	r0, r6
  405cb8:	608d      	str	r5, [r1, #8]
  405cba:	605a      	str	r2, [r3, #4]
  405cbc:	f000 fb28 	bl	406310 <__malloc_unlock>
  405cc0:	3408      	adds	r4, #8
  405cc2:	4620      	mov	r0, r4
  405cc4:	b003      	add	sp, #12
  405cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cca:	4423      	add	r3, r4
  405ccc:	4630      	mov	r0, r6
  405cce:	685a      	ldr	r2, [r3, #4]
  405cd0:	f042 0201 	orr.w	r2, r2, #1
  405cd4:	605a      	str	r2, [r3, #4]
  405cd6:	f000 fb1b 	bl	406310 <__malloc_unlock>
  405cda:	3408      	adds	r4, #8
  405cdc:	4620      	mov	r0, r4
  405cde:	b003      	add	sp, #12
  405ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ce4:	68bc      	ldr	r4, [r7, #8]
  405ce6:	6863      	ldr	r3, [r4, #4]
  405ce8:	f023 0803 	bic.w	r8, r3, #3
  405cec:	45a8      	cmp	r8, r5
  405cee:	d304      	bcc.n	405cfa <_malloc_r+0x206>
  405cf0:	ebc5 0308 	rsb	r3, r5, r8
  405cf4:	2b0f      	cmp	r3, #15
  405cf6:	f300 808c 	bgt.w	405e12 <_malloc_r+0x31e>
  405cfa:	4b55      	ldr	r3, [pc, #340]	; (405e50 <_malloc_r+0x35c>)
  405cfc:	f8df 9160 	ldr.w	r9, [pc, #352]	; 405e60 <_malloc_r+0x36c>
  405d00:	681a      	ldr	r2, [r3, #0]
  405d02:	f8d9 3000 	ldr.w	r3, [r9]
  405d06:	3301      	adds	r3, #1
  405d08:	442a      	add	r2, r5
  405d0a:	eb04 0a08 	add.w	sl, r4, r8
  405d0e:	f000 8160 	beq.w	405fd2 <_malloc_r+0x4de>
  405d12:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  405d16:	320f      	adds	r2, #15
  405d18:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  405d1c:	f022 020f 	bic.w	r2, r2, #15
  405d20:	4611      	mov	r1, r2
  405d22:	4630      	mov	r0, r6
  405d24:	9201      	str	r2, [sp, #4]
  405d26:	f000 fce5 	bl	4066f4 <_sbrk_r>
  405d2a:	f1b0 3fff 	cmp.w	r0, #4294967295
  405d2e:	4683      	mov	fp, r0
  405d30:	9a01      	ldr	r2, [sp, #4]
  405d32:	f000 8158 	beq.w	405fe6 <_malloc_r+0x4f2>
  405d36:	4582      	cmp	sl, r0
  405d38:	f200 80fc 	bhi.w	405f34 <_malloc_r+0x440>
  405d3c:	4b45      	ldr	r3, [pc, #276]	; (405e54 <_malloc_r+0x360>)
  405d3e:	6819      	ldr	r1, [r3, #0]
  405d40:	45da      	cmp	sl, fp
  405d42:	4411      	add	r1, r2
  405d44:	6019      	str	r1, [r3, #0]
  405d46:	f000 8153 	beq.w	405ff0 <_malloc_r+0x4fc>
  405d4a:	f8d9 0000 	ldr.w	r0, [r9]
  405d4e:	f8df e110 	ldr.w	lr, [pc, #272]	; 405e60 <_malloc_r+0x36c>
  405d52:	3001      	adds	r0, #1
  405d54:	bf1b      	ittet	ne
  405d56:	ebca 0a0b 	rsbne	sl, sl, fp
  405d5a:	4451      	addne	r1, sl
  405d5c:	f8ce b000 	streq.w	fp, [lr]
  405d60:	6019      	strne	r1, [r3, #0]
  405d62:	f01b 0107 	ands.w	r1, fp, #7
  405d66:	f000 8117 	beq.w	405f98 <_malloc_r+0x4a4>
  405d6a:	f1c1 0008 	rsb	r0, r1, #8
  405d6e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405d72:	4483      	add	fp, r0
  405d74:	3108      	adds	r1, #8
  405d76:	445a      	add	r2, fp
  405d78:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405d7c:	ebc2 0901 	rsb	r9, r2, r1
  405d80:	4649      	mov	r1, r9
  405d82:	4630      	mov	r0, r6
  405d84:	9301      	str	r3, [sp, #4]
  405d86:	f000 fcb5 	bl	4066f4 <_sbrk_r>
  405d8a:	1c43      	adds	r3, r0, #1
  405d8c:	9b01      	ldr	r3, [sp, #4]
  405d8e:	f000 813f 	beq.w	406010 <_malloc_r+0x51c>
  405d92:	ebcb 0200 	rsb	r2, fp, r0
  405d96:	444a      	add	r2, r9
  405d98:	f042 0201 	orr.w	r2, r2, #1
  405d9c:	6819      	ldr	r1, [r3, #0]
  405d9e:	f8c7 b008 	str.w	fp, [r7, #8]
  405da2:	4449      	add	r1, r9
  405da4:	42bc      	cmp	r4, r7
  405da6:	f8cb 2004 	str.w	r2, [fp, #4]
  405daa:	6019      	str	r1, [r3, #0]
  405dac:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 405e54 <_malloc_r+0x360>
  405db0:	d016      	beq.n	405de0 <_malloc_r+0x2ec>
  405db2:	f1b8 0f0f 	cmp.w	r8, #15
  405db6:	f240 80fd 	bls.w	405fb4 <_malloc_r+0x4c0>
  405dba:	6862      	ldr	r2, [r4, #4]
  405dbc:	f1a8 030c 	sub.w	r3, r8, #12
  405dc0:	f023 0307 	bic.w	r3, r3, #7
  405dc4:	18e0      	adds	r0, r4, r3
  405dc6:	f002 0201 	and.w	r2, r2, #1
  405dca:	f04f 0e05 	mov.w	lr, #5
  405dce:	431a      	orrs	r2, r3
  405dd0:	2b0f      	cmp	r3, #15
  405dd2:	6062      	str	r2, [r4, #4]
  405dd4:	f8c0 e004 	str.w	lr, [r0, #4]
  405dd8:	f8c0 e008 	str.w	lr, [r0, #8]
  405ddc:	f200 811c 	bhi.w	406018 <_malloc_r+0x524>
  405de0:	4b1d      	ldr	r3, [pc, #116]	; (405e58 <_malloc_r+0x364>)
  405de2:	68bc      	ldr	r4, [r7, #8]
  405de4:	681a      	ldr	r2, [r3, #0]
  405de6:	4291      	cmp	r1, r2
  405de8:	bf88      	it	hi
  405dea:	6019      	strhi	r1, [r3, #0]
  405dec:	4b1b      	ldr	r3, [pc, #108]	; (405e5c <_malloc_r+0x368>)
  405dee:	681a      	ldr	r2, [r3, #0]
  405df0:	4291      	cmp	r1, r2
  405df2:	6862      	ldr	r2, [r4, #4]
  405df4:	bf88      	it	hi
  405df6:	6019      	strhi	r1, [r3, #0]
  405df8:	f022 0203 	bic.w	r2, r2, #3
  405dfc:	4295      	cmp	r5, r2
  405dfe:	eba2 0305 	sub.w	r3, r2, r5
  405e02:	d801      	bhi.n	405e08 <_malloc_r+0x314>
  405e04:	2b0f      	cmp	r3, #15
  405e06:	dc04      	bgt.n	405e12 <_malloc_r+0x31e>
  405e08:	4630      	mov	r0, r6
  405e0a:	f000 fa81 	bl	406310 <__malloc_unlock>
  405e0e:	2400      	movs	r4, #0
  405e10:	e738      	b.n	405c84 <_malloc_r+0x190>
  405e12:	1962      	adds	r2, r4, r5
  405e14:	f043 0301 	orr.w	r3, r3, #1
  405e18:	f045 0501 	orr.w	r5, r5, #1
  405e1c:	6065      	str	r5, [r4, #4]
  405e1e:	4630      	mov	r0, r6
  405e20:	60ba      	str	r2, [r7, #8]
  405e22:	6053      	str	r3, [r2, #4]
  405e24:	f000 fa74 	bl	406310 <__malloc_unlock>
  405e28:	3408      	adds	r4, #8
  405e2a:	4620      	mov	r0, r4
  405e2c:	b003      	add	sp, #12
  405e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e32:	2b14      	cmp	r3, #20
  405e34:	d971      	bls.n	405f1a <_malloc_r+0x426>
  405e36:	2b54      	cmp	r3, #84	; 0x54
  405e38:	f200 80a4 	bhi.w	405f84 <_malloc_r+0x490>
  405e3c:	0b28      	lsrs	r0, r5, #12
  405e3e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  405e42:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405e46:	306e      	adds	r0, #110	; 0x6e
  405e48:	e676      	b.n	405b38 <_malloc_r+0x44>
  405e4a:	bf00      	nop
  405e4c:	20400470 	.word	0x20400470
  405e50:	20400f18 	.word	0x20400f18
  405e54:	20400f1c 	.word	0x20400f1c
  405e58:	20400f14 	.word	0x20400f14
  405e5c:	20400f10 	.word	0x20400f10
  405e60:	2040087c 	.word	0x2040087c
  405e64:	0a5a      	lsrs	r2, r3, #9
  405e66:	2a04      	cmp	r2, #4
  405e68:	d95e      	bls.n	405f28 <_malloc_r+0x434>
  405e6a:	2a14      	cmp	r2, #20
  405e6c:	f200 80b3 	bhi.w	405fd6 <_malloc_r+0x4e2>
  405e70:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405e74:	0049      	lsls	r1, r1, #1
  405e76:	325b      	adds	r2, #91	; 0x5b
  405e78:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  405e7c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  405e80:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 406060 <_malloc_r+0x56c>
  405e84:	f1ac 0c08 	sub.w	ip, ip, #8
  405e88:	458c      	cmp	ip, r1
  405e8a:	f000 8088 	beq.w	405f9e <_malloc_r+0x4aa>
  405e8e:	684a      	ldr	r2, [r1, #4]
  405e90:	f022 0203 	bic.w	r2, r2, #3
  405e94:	4293      	cmp	r3, r2
  405e96:	d202      	bcs.n	405e9e <_malloc_r+0x3aa>
  405e98:	6889      	ldr	r1, [r1, #8]
  405e9a:	458c      	cmp	ip, r1
  405e9c:	d1f7      	bne.n	405e8e <_malloc_r+0x39a>
  405e9e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  405ea2:	687a      	ldr	r2, [r7, #4]
  405ea4:	f8c4 c00c 	str.w	ip, [r4, #12]
  405ea8:	60a1      	str	r1, [r4, #8]
  405eaa:	f8cc 4008 	str.w	r4, [ip, #8]
  405eae:	60cc      	str	r4, [r1, #12]
  405eb0:	e688      	b.n	405bc4 <_malloc_r+0xd0>
  405eb2:	1963      	adds	r3, r4, r5
  405eb4:	f042 0701 	orr.w	r7, r2, #1
  405eb8:	f045 0501 	orr.w	r5, r5, #1
  405ebc:	6065      	str	r5, [r4, #4]
  405ebe:	4630      	mov	r0, r6
  405ec0:	614b      	str	r3, [r1, #20]
  405ec2:	610b      	str	r3, [r1, #16]
  405ec4:	f8c3 e00c 	str.w	lr, [r3, #12]
  405ec8:	f8c3 e008 	str.w	lr, [r3, #8]
  405ecc:	605f      	str	r7, [r3, #4]
  405ece:	509a      	str	r2, [r3, r2]
  405ed0:	3408      	adds	r4, #8
  405ed2:	f000 fa1d 	bl	406310 <__malloc_unlock>
  405ed6:	e6d5      	b.n	405c84 <_malloc_r+0x190>
  405ed8:	684a      	ldr	r2, [r1, #4]
  405eda:	e673      	b.n	405bc4 <_malloc_r+0xd0>
  405edc:	f108 0801 	add.w	r8, r8, #1
  405ee0:	f018 0f03 	tst.w	r8, #3
  405ee4:	f10c 0c08 	add.w	ip, ip, #8
  405ee8:	f47f ae7f 	bne.w	405bea <_malloc_r+0xf6>
  405eec:	e030      	b.n	405f50 <_malloc_r+0x45c>
  405eee:	68dc      	ldr	r4, [r3, #12]
  405ef0:	42a3      	cmp	r3, r4
  405ef2:	bf08      	it	eq
  405ef4:	3002      	addeq	r0, #2
  405ef6:	f43f ae35 	beq.w	405b64 <_malloc_r+0x70>
  405efa:	e6b3      	b.n	405c64 <_malloc_r+0x170>
  405efc:	440b      	add	r3, r1
  405efe:	460c      	mov	r4, r1
  405f00:	685a      	ldr	r2, [r3, #4]
  405f02:	68c9      	ldr	r1, [r1, #12]
  405f04:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405f08:	f042 0201 	orr.w	r2, r2, #1
  405f0c:	605a      	str	r2, [r3, #4]
  405f0e:	4630      	mov	r0, r6
  405f10:	60e9      	str	r1, [r5, #12]
  405f12:	608d      	str	r5, [r1, #8]
  405f14:	f000 f9fc 	bl	406310 <__malloc_unlock>
  405f18:	e6b4      	b.n	405c84 <_malloc_r+0x190>
  405f1a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  405f1e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  405f22:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405f26:	e607      	b.n	405b38 <_malloc_r+0x44>
  405f28:	099a      	lsrs	r2, r3, #6
  405f2a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405f2e:	0049      	lsls	r1, r1, #1
  405f30:	3238      	adds	r2, #56	; 0x38
  405f32:	e7a1      	b.n	405e78 <_malloc_r+0x384>
  405f34:	42bc      	cmp	r4, r7
  405f36:	4b4a      	ldr	r3, [pc, #296]	; (406060 <_malloc_r+0x56c>)
  405f38:	f43f af00 	beq.w	405d3c <_malloc_r+0x248>
  405f3c:	689c      	ldr	r4, [r3, #8]
  405f3e:	6862      	ldr	r2, [r4, #4]
  405f40:	f022 0203 	bic.w	r2, r2, #3
  405f44:	e75a      	b.n	405dfc <_malloc_r+0x308>
  405f46:	f859 3908 	ldr.w	r3, [r9], #-8
  405f4a:	4599      	cmp	r9, r3
  405f4c:	f040 8082 	bne.w	406054 <_malloc_r+0x560>
  405f50:	f010 0f03 	tst.w	r0, #3
  405f54:	f100 30ff 	add.w	r0, r0, #4294967295
  405f58:	d1f5      	bne.n	405f46 <_malloc_r+0x452>
  405f5a:	687b      	ldr	r3, [r7, #4]
  405f5c:	ea23 0304 	bic.w	r3, r3, r4
  405f60:	607b      	str	r3, [r7, #4]
  405f62:	0064      	lsls	r4, r4, #1
  405f64:	429c      	cmp	r4, r3
  405f66:	f63f aebd 	bhi.w	405ce4 <_malloc_r+0x1f0>
  405f6a:	2c00      	cmp	r4, #0
  405f6c:	f43f aeba 	beq.w	405ce4 <_malloc_r+0x1f0>
  405f70:	421c      	tst	r4, r3
  405f72:	4640      	mov	r0, r8
  405f74:	f47f ae35 	bne.w	405be2 <_malloc_r+0xee>
  405f78:	0064      	lsls	r4, r4, #1
  405f7a:	421c      	tst	r4, r3
  405f7c:	f100 0004 	add.w	r0, r0, #4
  405f80:	d0fa      	beq.n	405f78 <_malloc_r+0x484>
  405f82:	e62e      	b.n	405be2 <_malloc_r+0xee>
  405f84:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405f88:	d818      	bhi.n	405fbc <_malloc_r+0x4c8>
  405f8a:	0be8      	lsrs	r0, r5, #15
  405f8c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  405f90:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405f94:	3077      	adds	r0, #119	; 0x77
  405f96:	e5cf      	b.n	405b38 <_malloc_r+0x44>
  405f98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405f9c:	e6eb      	b.n	405d76 <_malloc_r+0x282>
  405f9e:	2101      	movs	r1, #1
  405fa0:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405fa4:	1092      	asrs	r2, r2, #2
  405fa6:	fa01 f202 	lsl.w	r2, r1, r2
  405faa:	431a      	orrs	r2, r3
  405fac:	f8c8 2004 	str.w	r2, [r8, #4]
  405fb0:	4661      	mov	r1, ip
  405fb2:	e777      	b.n	405ea4 <_malloc_r+0x3b0>
  405fb4:	2301      	movs	r3, #1
  405fb6:	f8cb 3004 	str.w	r3, [fp, #4]
  405fba:	e725      	b.n	405e08 <_malloc_r+0x314>
  405fbc:	f240 5254 	movw	r2, #1364	; 0x554
  405fc0:	4293      	cmp	r3, r2
  405fc2:	d820      	bhi.n	406006 <_malloc_r+0x512>
  405fc4:	0ca8      	lsrs	r0, r5, #18
  405fc6:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  405fca:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405fce:	307c      	adds	r0, #124	; 0x7c
  405fd0:	e5b2      	b.n	405b38 <_malloc_r+0x44>
  405fd2:	3210      	adds	r2, #16
  405fd4:	e6a4      	b.n	405d20 <_malloc_r+0x22c>
  405fd6:	2a54      	cmp	r2, #84	; 0x54
  405fd8:	d826      	bhi.n	406028 <_malloc_r+0x534>
  405fda:	0b1a      	lsrs	r2, r3, #12
  405fdc:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405fe0:	0049      	lsls	r1, r1, #1
  405fe2:	326e      	adds	r2, #110	; 0x6e
  405fe4:	e748      	b.n	405e78 <_malloc_r+0x384>
  405fe6:	68bc      	ldr	r4, [r7, #8]
  405fe8:	6862      	ldr	r2, [r4, #4]
  405fea:	f022 0203 	bic.w	r2, r2, #3
  405fee:	e705      	b.n	405dfc <_malloc_r+0x308>
  405ff0:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405ff4:	2800      	cmp	r0, #0
  405ff6:	f47f aea8 	bne.w	405d4a <_malloc_r+0x256>
  405ffa:	4442      	add	r2, r8
  405ffc:	68bb      	ldr	r3, [r7, #8]
  405ffe:	f042 0201 	orr.w	r2, r2, #1
  406002:	605a      	str	r2, [r3, #4]
  406004:	e6ec      	b.n	405de0 <_malloc_r+0x2ec>
  406006:	23fe      	movs	r3, #254	; 0xfe
  406008:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  40600c:	207e      	movs	r0, #126	; 0x7e
  40600e:	e593      	b.n	405b38 <_malloc_r+0x44>
  406010:	2201      	movs	r2, #1
  406012:	f04f 0900 	mov.w	r9, #0
  406016:	e6c1      	b.n	405d9c <_malloc_r+0x2a8>
  406018:	f104 0108 	add.w	r1, r4, #8
  40601c:	4630      	mov	r0, r6
  40601e:	f7ff fa4f 	bl	4054c0 <_free_r>
  406022:	f8d9 1000 	ldr.w	r1, [r9]
  406026:	e6db      	b.n	405de0 <_malloc_r+0x2ec>
  406028:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40602c:	d805      	bhi.n	40603a <_malloc_r+0x546>
  40602e:	0bda      	lsrs	r2, r3, #15
  406030:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406034:	0049      	lsls	r1, r1, #1
  406036:	3277      	adds	r2, #119	; 0x77
  406038:	e71e      	b.n	405e78 <_malloc_r+0x384>
  40603a:	f240 5154 	movw	r1, #1364	; 0x554
  40603e:	428a      	cmp	r2, r1
  406040:	d805      	bhi.n	40604e <_malloc_r+0x55a>
  406042:	0c9a      	lsrs	r2, r3, #18
  406044:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406048:	0049      	lsls	r1, r1, #1
  40604a:	327c      	adds	r2, #124	; 0x7c
  40604c:	e714      	b.n	405e78 <_malloc_r+0x384>
  40604e:	21fe      	movs	r1, #254	; 0xfe
  406050:	227e      	movs	r2, #126	; 0x7e
  406052:	e711      	b.n	405e78 <_malloc_r+0x384>
  406054:	687b      	ldr	r3, [r7, #4]
  406056:	e784      	b.n	405f62 <_malloc_r+0x46e>
  406058:	08e8      	lsrs	r0, r5, #3
  40605a:	1c43      	adds	r3, r0, #1
  40605c:	005b      	lsls	r3, r3, #1
  40605e:	e5f8      	b.n	405c52 <_malloc_r+0x15e>
  406060:	20400470 	.word	0x20400470
	...

00406070 <memchr>:
  406070:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406074:	2a10      	cmp	r2, #16
  406076:	db2b      	blt.n	4060d0 <memchr+0x60>
  406078:	f010 0f07 	tst.w	r0, #7
  40607c:	d008      	beq.n	406090 <memchr+0x20>
  40607e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406082:	3a01      	subs	r2, #1
  406084:	428b      	cmp	r3, r1
  406086:	d02d      	beq.n	4060e4 <memchr+0x74>
  406088:	f010 0f07 	tst.w	r0, #7
  40608c:	b342      	cbz	r2, 4060e0 <memchr+0x70>
  40608e:	d1f6      	bne.n	40607e <memchr+0xe>
  406090:	b4f0      	push	{r4, r5, r6, r7}
  406092:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406096:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40609a:	f022 0407 	bic.w	r4, r2, #7
  40609e:	f07f 0700 	mvns.w	r7, #0
  4060a2:	2300      	movs	r3, #0
  4060a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4060a8:	3c08      	subs	r4, #8
  4060aa:	ea85 0501 	eor.w	r5, r5, r1
  4060ae:	ea86 0601 	eor.w	r6, r6, r1
  4060b2:	fa85 f547 	uadd8	r5, r5, r7
  4060b6:	faa3 f587 	sel	r5, r3, r7
  4060ba:	fa86 f647 	uadd8	r6, r6, r7
  4060be:	faa5 f687 	sel	r6, r5, r7
  4060c2:	b98e      	cbnz	r6, 4060e8 <memchr+0x78>
  4060c4:	d1ee      	bne.n	4060a4 <memchr+0x34>
  4060c6:	bcf0      	pop	{r4, r5, r6, r7}
  4060c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4060cc:	f002 0207 	and.w	r2, r2, #7
  4060d0:	b132      	cbz	r2, 4060e0 <memchr+0x70>
  4060d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4060d6:	3a01      	subs	r2, #1
  4060d8:	ea83 0301 	eor.w	r3, r3, r1
  4060dc:	b113      	cbz	r3, 4060e4 <memchr+0x74>
  4060de:	d1f8      	bne.n	4060d2 <memchr+0x62>
  4060e0:	2000      	movs	r0, #0
  4060e2:	4770      	bx	lr
  4060e4:	3801      	subs	r0, #1
  4060e6:	4770      	bx	lr
  4060e8:	2d00      	cmp	r5, #0
  4060ea:	bf06      	itte	eq
  4060ec:	4635      	moveq	r5, r6
  4060ee:	3803      	subeq	r0, #3
  4060f0:	3807      	subne	r0, #7
  4060f2:	f015 0f01 	tst.w	r5, #1
  4060f6:	d107      	bne.n	406108 <memchr+0x98>
  4060f8:	3001      	adds	r0, #1
  4060fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4060fe:	bf02      	ittt	eq
  406100:	3001      	addeq	r0, #1
  406102:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406106:	3001      	addeq	r0, #1
  406108:	bcf0      	pop	{r4, r5, r6, r7}
  40610a:	3801      	subs	r0, #1
  40610c:	4770      	bx	lr
  40610e:	bf00      	nop

00406110 <memcpy>:
  406110:	4684      	mov	ip, r0
  406112:	ea41 0300 	orr.w	r3, r1, r0
  406116:	f013 0303 	ands.w	r3, r3, #3
  40611a:	d16d      	bne.n	4061f8 <memcpy+0xe8>
  40611c:	3a40      	subs	r2, #64	; 0x40
  40611e:	d341      	bcc.n	4061a4 <memcpy+0x94>
  406120:	f851 3b04 	ldr.w	r3, [r1], #4
  406124:	f840 3b04 	str.w	r3, [r0], #4
  406128:	f851 3b04 	ldr.w	r3, [r1], #4
  40612c:	f840 3b04 	str.w	r3, [r0], #4
  406130:	f851 3b04 	ldr.w	r3, [r1], #4
  406134:	f840 3b04 	str.w	r3, [r0], #4
  406138:	f851 3b04 	ldr.w	r3, [r1], #4
  40613c:	f840 3b04 	str.w	r3, [r0], #4
  406140:	f851 3b04 	ldr.w	r3, [r1], #4
  406144:	f840 3b04 	str.w	r3, [r0], #4
  406148:	f851 3b04 	ldr.w	r3, [r1], #4
  40614c:	f840 3b04 	str.w	r3, [r0], #4
  406150:	f851 3b04 	ldr.w	r3, [r1], #4
  406154:	f840 3b04 	str.w	r3, [r0], #4
  406158:	f851 3b04 	ldr.w	r3, [r1], #4
  40615c:	f840 3b04 	str.w	r3, [r0], #4
  406160:	f851 3b04 	ldr.w	r3, [r1], #4
  406164:	f840 3b04 	str.w	r3, [r0], #4
  406168:	f851 3b04 	ldr.w	r3, [r1], #4
  40616c:	f840 3b04 	str.w	r3, [r0], #4
  406170:	f851 3b04 	ldr.w	r3, [r1], #4
  406174:	f840 3b04 	str.w	r3, [r0], #4
  406178:	f851 3b04 	ldr.w	r3, [r1], #4
  40617c:	f840 3b04 	str.w	r3, [r0], #4
  406180:	f851 3b04 	ldr.w	r3, [r1], #4
  406184:	f840 3b04 	str.w	r3, [r0], #4
  406188:	f851 3b04 	ldr.w	r3, [r1], #4
  40618c:	f840 3b04 	str.w	r3, [r0], #4
  406190:	f851 3b04 	ldr.w	r3, [r1], #4
  406194:	f840 3b04 	str.w	r3, [r0], #4
  406198:	f851 3b04 	ldr.w	r3, [r1], #4
  40619c:	f840 3b04 	str.w	r3, [r0], #4
  4061a0:	3a40      	subs	r2, #64	; 0x40
  4061a2:	d2bd      	bcs.n	406120 <memcpy+0x10>
  4061a4:	3230      	adds	r2, #48	; 0x30
  4061a6:	d311      	bcc.n	4061cc <memcpy+0xbc>
  4061a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061ac:	f840 3b04 	str.w	r3, [r0], #4
  4061b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061b4:	f840 3b04 	str.w	r3, [r0], #4
  4061b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4061bc:	f840 3b04 	str.w	r3, [r0], #4
  4061c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061c4:	f840 3b04 	str.w	r3, [r0], #4
  4061c8:	3a10      	subs	r2, #16
  4061ca:	d2ed      	bcs.n	4061a8 <memcpy+0x98>
  4061cc:	320c      	adds	r2, #12
  4061ce:	d305      	bcc.n	4061dc <memcpy+0xcc>
  4061d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4061d4:	f840 3b04 	str.w	r3, [r0], #4
  4061d8:	3a04      	subs	r2, #4
  4061da:	d2f9      	bcs.n	4061d0 <memcpy+0xc0>
  4061dc:	3204      	adds	r2, #4
  4061de:	d008      	beq.n	4061f2 <memcpy+0xe2>
  4061e0:	07d2      	lsls	r2, r2, #31
  4061e2:	bf1c      	itt	ne
  4061e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4061e8:	f800 3b01 	strbne.w	r3, [r0], #1
  4061ec:	d301      	bcc.n	4061f2 <memcpy+0xe2>
  4061ee:	880b      	ldrh	r3, [r1, #0]
  4061f0:	8003      	strh	r3, [r0, #0]
  4061f2:	4660      	mov	r0, ip
  4061f4:	4770      	bx	lr
  4061f6:	bf00      	nop
  4061f8:	2a08      	cmp	r2, #8
  4061fa:	d313      	bcc.n	406224 <memcpy+0x114>
  4061fc:	078b      	lsls	r3, r1, #30
  4061fe:	d08d      	beq.n	40611c <memcpy+0xc>
  406200:	f010 0303 	ands.w	r3, r0, #3
  406204:	d08a      	beq.n	40611c <memcpy+0xc>
  406206:	f1c3 0304 	rsb	r3, r3, #4
  40620a:	1ad2      	subs	r2, r2, r3
  40620c:	07db      	lsls	r3, r3, #31
  40620e:	bf1c      	itt	ne
  406210:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406214:	f800 3b01 	strbne.w	r3, [r0], #1
  406218:	d380      	bcc.n	40611c <memcpy+0xc>
  40621a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40621e:	f820 3b02 	strh.w	r3, [r0], #2
  406222:	e77b      	b.n	40611c <memcpy+0xc>
  406224:	3a04      	subs	r2, #4
  406226:	d3d9      	bcc.n	4061dc <memcpy+0xcc>
  406228:	3a01      	subs	r2, #1
  40622a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40622e:	f800 3b01 	strb.w	r3, [r0], #1
  406232:	d2f9      	bcs.n	406228 <memcpy+0x118>
  406234:	780b      	ldrb	r3, [r1, #0]
  406236:	7003      	strb	r3, [r0, #0]
  406238:	784b      	ldrb	r3, [r1, #1]
  40623a:	7043      	strb	r3, [r0, #1]
  40623c:	788b      	ldrb	r3, [r1, #2]
  40623e:	7083      	strb	r3, [r0, #2]
  406240:	4660      	mov	r0, ip
  406242:	4770      	bx	lr

00406244 <memmove>:
  406244:	4288      	cmp	r0, r1
  406246:	b5f0      	push	{r4, r5, r6, r7, lr}
  406248:	d90d      	bls.n	406266 <memmove+0x22>
  40624a:	188b      	adds	r3, r1, r2
  40624c:	4298      	cmp	r0, r3
  40624e:	d20a      	bcs.n	406266 <memmove+0x22>
  406250:	1881      	adds	r1, r0, r2
  406252:	2a00      	cmp	r2, #0
  406254:	d051      	beq.n	4062fa <memmove+0xb6>
  406256:	1a9a      	subs	r2, r3, r2
  406258:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40625c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  406260:	4293      	cmp	r3, r2
  406262:	d1f9      	bne.n	406258 <memmove+0x14>
  406264:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406266:	2a0f      	cmp	r2, #15
  406268:	d948      	bls.n	4062fc <memmove+0xb8>
  40626a:	ea41 0300 	orr.w	r3, r1, r0
  40626e:	079b      	lsls	r3, r3, #30
  406270:	d146      	bne.n	406300 <memmove+0xbc>
  406272:	f100 0410 	add.w	r4, r0, #16
  406276:	f101 0310 	add.w	r3, r1, #16
  40627a:	4615      	mov	r5, r2
  40627c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406280:	f844 6c10 	str.w	r6, [r4, #-16]
  406284:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406288:	f844 6c0c 	str.w	r6, [r4, #-12]
  40628c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406290:	f844 6c08 	str.w	r6, [r4, #-8]
  406294:	3d10      	subs	r5, #16
  406296:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40629a:	f844 6c04 	str.w	r6, [r4, #-4]
  40629e:	2d0f      	cmp	r5, #15
  4062a0:	f103 0310 	add.w	r3, r3, #16
  4062a4:	f104 0410 	add.w	r4, r4, #16
  4062a8:	d8e8      	bhi.n	40627c <memmove+0x38>
  4062aa:	f1a2 0310 	sub.w	r3, r2, #16
  4062ae:	f023 030f 	bic.w	r3, r3, #15
  4062b2:	f002 0e0f 	and.w	lr, r2, #15
  4062b6:	3310      	adds	r3, #16
  4062b8:	f1be 0f03 	cmp.w	lr, #3
  4062bc:	4419      	add	r1, r3
  4062be:	4403      	add	r3, r0
  4062c0:	d921      	bls.n	406306 <memmove+0xc2>
  4062c2:	1f1e      	subs	r6, r3, #4
  4062c4:	460d      	mov	r5, r1
  4062c6:	4674      	mov	r4, lr
  4062c8:	3c04      	subs	r4, #4
  4062ca:	f855 7b04 	ldr.w	r7, [r5], #4
  4062ce:	f846 7f04 	str.w	r7, [r6, #4]!
  4062d2:	2c03      	cmp	r4, #3
  4062d4:	d8f8      	bhi.n	4062c8 <memmove+0x84>
  4062d6:	f1ae 0404 	sub.w	r4, lr, #4
  4062da:	f024 0403 	bic.w	r4, r4, #3
  4062de:	3404      	adds	r4, #4
  4062e0:	4423      	add	r3, r4
  4062e2:	4421      	add	r1, r4
  4062e4:	f002 0203 	and.w	r2, r2, #3
  4062e8:	b162      	cbz	r2, 406304 <memmove+0xc0>
  4062ea:	3b01      	subs	r3, #1
  4062ec:	440a      	add	r2, r1
  4062ee:	f811 4b01 	ldrb.w	r4, [r1], #1
  4062f2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4062f6:	428a      	cmp	r2, r1
  4062f8:	d1f9      	bne.n	4062ee <memmove+0xaa>
  4062fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4062fc:	4603      	mov	r3, r0
  4062fe:	e7f3      	b.n	4062e8 <memmove+0xa4>
  406300:	4603      	mov	r3, r0
  406302:	e7f2      	b.n	4062ea <memmove+0xa6>
  406304:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406306:	4672      	mov	r2, lr
  406308:	e7ee      	b.n	4062e8 <memmove+0xa4>
  40630a:	bf00      	nop

0040630c <__malloc_lock>:
  40630c:	4770      	bx	lr
  40630e:	bf00      	nop

00406310 <__malloc_unlock>:
  406310:	4770      	bx	lr
  406312:	bf00      	nop

00406314 <_realloc_r>:
  406314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406318:	4617      	mov	r7, r2
  40631a:	b083      	sub	sp, #12
  40631c:	2900      	cmp	r1, #0
  40631e:	f000 80c1 	beq.w	4064a4 <_realloc_r+0x190>
  406322:	460e      	mov	r6, r1
  406324:	4681      	mov	r9, r0
  406326:	f107 050b 	add.w	r5, r7, #11
  40632a:	f7ff ffef 	bl	40630c <__malloc_lock>
  40632e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  406332:	2d16      	cmp	r5, #22
  406334:	f02e 0403 	bic.w	r4, lr, #3
  406338:	f1a6 0808 	sub.w	r8, r6, #8
  40633c:	d840      	bhi.n	4063c0 <_realloc_r+0xac>
  40633e:	2210      	movs	r2, #16
  406340:	4615      	mov	r5, r2
  406342:	42af      	cmp	r7, r5
  406344:	d841      	bhi.n	4063ca <_realloc_r+0xb6>
  406346:	4294      	cmp	r4, r2
  406348:	da75      	bge.n	406436 <_realloc_r+0x122>
  40634a:	4bc9      	ldr	r3, [pc, #804]	; (406670 <_realloc_r+0x35c>)
  40634c:	6899      	ldr	r1, [r3, #8]
  40634e:	eb08 0004 	add.w	r0, r8, r4
  406352:	4288      	cmp	r0, r1
  406354:	6841      	ldr	r1, [r0, #4]
  406356:	f000 80d9 	beq.w	40650c <_realloc_r+0x1f8>
  40635a:	f021 0301 	bic.w	r3, r1, #1
  40635e:	4403      	add	r3, r0
  406360:	685b      	ldr	r3, [r3, #4]
  406362:	07db      	lsls	r3, r3, #31
  406364:	d57d      	bpl.n	406462 <_realloc_r+0x14e>
  406366:	f01e 0f01 	tst.w	lr, #1
  40636a:	d035      	beq.n	4063d8 <_realloc_r+0xc4>
  40636c:	4639      	mov	r1, r7
  40636e:	4648      	mov	r0, r9
  406370:	f7ff fbc0 	bl	405af4 <_malloc_r>
  406374:	4607      	mov	r7, r0
  406376:	b1e0      	cbz	r0, 4063b2 <_realloc_r+0x9e>
  406378:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40637c:	f023 0301 	bic.w	r3, r3, #1
  406380:	4443      	add	r3, r8
  406382:	f1a0 0208 	sub.w	r2, r0, #8
  406386:	429a      	cmp	r2, r3
  406388:	f000 8144 	beq.w	406614 <_realloc_r+0x300>
  40638c:	1f22      	subs	r2, r4, #4
  40638e:	2a24      	cmp	r2, #36	; 0x24
  406390:	f200 8131 	bhi.w	4065f6 <_realloc_r+0x2e2>
  406394:	2a13      	cmp	r2, #19
  406396:	f200 8104 	bhi.w	4065a2 <_realloc_r+0x28e>
  40639a:	4603      	mov	r3, r0
  40639c:	4632      	mov	r2, r6
  40639e:	6811      	ldr	r1, [r2, #0]
  4063a0:	6019      	str	r1, [r3, #0]
  4063a2:	6851      	ldr	r1, [r2, #4]
  4063a4:	6059      	str	r1, [r3, #4]
  4063a6:	6892      	ldr	r2, [r2, #8]
  4063a8:	609a      	str	r2, [r3, #8]
  4063aa:	4631      	mov	r1, r6
  4063ac:	4648      	mov	r0, r9
  4063ae:	f7ff f887 	bl	4054c0 <_free_r>
  4063b2:	4648      	mov	r0, r9
  4063b4:	f7ff ffac 	bl	406310 <__malloc_unlock>
  4063b8:	4638      	mov	r0, r7
  4063ba:	b003      	add	sp, #12
  4063bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063c0:	f025 0507 	bic.w	r5, r5, #7
  4063c4:	2d00      	cmp	r5, #0
  4063c6:	462a      	mov	r2, r5
  4063c8:	dabb      	bge.n	406342 <_realloc_r+0x2e>
  4063ca:	230c      	movs	r3, #12
  4063cc:	2000      	movs	r0, #0
  4063ce:	f8c9 3000 	str.w	r3, [r9]
  4063d2:	b003      	add	sp, #12
  4063d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063d8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4063dc:	ebc3 0a08 	rsb	sl, r3, r8
  4063e0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4063e4:	f023 0c03 	bic.w	ip, r3, #3
  4063e8:	eb04 030c 	add.w	r3, r4, ip
  4063ec:	4293      	cmp	r3, r2
  4063ee:	dbbd      	blt.n	40636c <_realloc_r+0x58>
  4063f0:	4657      	mov	r7, sl
  4063f2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4063f6:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4063fa:	1f22      	subs	r2, r4, #4
  4063fc:	2a24      	cmp	r2, #36	; 0x24
  4063fe:	60c1      	str	r1, [r0, #12]
  406400:	6088      	str	r0, [r1, #8]
  406402:	f200 8117 	bhi.w	406634 <_realloc_r+0x320>
  406406:	2a13      	cmp	r2, #19
  406408:	f240 8112 	bls.w	406630 <_realloc_r+0x31c>
  40640c:	6831      	ldr	r1, [r6, #0]
  40640e:	f8ca 1008 	str.w	r1, [sl, #8]
  406412:	6871      	ldr	r1, [r6, #4]
  406414:	f8ca 100c 	str.w	r1, [sl, #12]
  406418:	2a1b      	cmp	r2, #27
  40641a:	f200 812b 	bhi.w	406674 <_realloc_r+0x360>
  40641e:	3608      	adds	r6, #8
  406420:	f10a 0210 	add.w	r2, sl, #16
  406424:	6831      	ldr	r1, [r6, #0]
  406426:	6011      	str	r1, [r2, #0]
  406428:	6871      	ldr	r1, [r6, #4]
  40642a:	6051      	str	r1, [r2, #4]
  40642c:	68b1      	ldr	r1, [r6, #8]
  40642e:	6091      	str	r1, [r2, #8]
  406430:	463e      	mov	r6, r7
  406432:	461c      	mov	r4, r3
  406434:	46d0      	mov	r8, sl
  406436:	1b63      	subs	r3, r4, r5
  406438:	2b0f      	cmp	r3, #15
  40643a:	d81d      	bhi.n	406478 <_realloc_r+0x164>
  40643c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406440:	f003 0301 	and.w	r3, r3, #1
  406444:	4323      	orrs	r3, r4
  406446:	4444      	add	r4, r8
  406448:	f8c8 3004 	str.w	r3, [r8, #4]
  40644c:	6863      	ldr	r3, [r4, #4]
  40644e:	f043 0301 	orr.w	r3, r3, #1
  406452:	6063      	str	r3, [r4, #4]
  406454:	4648      	mov	r0, r9
  406456:	f7ff ff5b 	bl	406310 <__malloc_unlock>
  40645a:	4630      	mov	r0, r6
  40645c:	b003      	add	sp, #12
  40645e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406462:	f021 0103 	bic.w	r1, r1, #3
  406466:	4421      	add	r1, r4
  406468:	4291      	cmp	r1, r2
  40646a:	db21      	blt.n	4064b0 <_realloc_r+0x19c>
  40646c:	68c3      	ldr	r3, [r0, #12]
  40646e:	6882      	ldr	r2, [r0, #8]
  406470:	460c      	mov	r4, r1
  406472:	60d3      	str	r3, [r2, #12]
  406474:	609a      	str	r2, [r3, #8]
  406476:	e7de      	b.n	406436 <_realloc_r+0x122>
  406478:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40647c:	eb08 0105 	add.w	r1, r8, r5
  406480:	f002 0201 	and.w	r2, r2, #1
  406484:	4315      	orrs	r5, r2
  406486:	f043 0201 	orr.w	r2, r3, #1
  40648a:	440b      	add	r3, r1
  40648c:	f8c8 5004 	str.w	r5, [r8, #4]
  406490:	604a      	str	r2, [r1, #4]
  406492:	685a      	ldr	r2, [r3, #4]
  406494:	f042 0201 	orr.w	r2, r2, #1
  406498:	3108      	adds	r1, #8
  40649a:	605a      	str	r2, [r3, #4]
  40649c:	4648      	mov	r0, r9
  40649e:	f7ff f80f 	bl	4054c0 <_free_r>
  4064a2:	e7d7      	b.n	406454 <_realloc_r+0x140>
  4064a4:	4611      	mov	r1, r2
  4064a6:	b003      	add	sp, #12
  4064a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4064ac:	f7ff bb22 	b.w	405af4 <_malloc_r>
  4064b0:	f01e 0f01 	tst.w	lr, #1
  4064b4:	f47f af5a 	bne.w	40636c <_realloc_r+0x58>
  4064b8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4064bc:	ebc3 0a08 	rsb	sl, r3, r8
  4064c0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4064c4:	f023 0c03 	bic.w	ip, r3, #3
  4064c8:	eb01 0e0c 	add.w	lr, r1, ip
  4064cc:	4596      	cmp	lr, r2
  4064ce:	db8b      	blt.n	4063e8 <_realloc_r+0xd4>
  4064d0:	68c3      	ldr	r3, [r0, #12]
  4064d2:	6882      	ldr	r2, [r0, #8]
  4064d4:	4657      	mov	r7, sl
  4064d6:	60d3      	str	r3, [r2, #12]
  4064d8:	609a      	str	r2, [r3, #8]
  4064da:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4064de:	f8da 300c 	ldr.w	r3, [sl, #12]
  4064e2:	60cb      	str	r3, [r1, #12]
  4064e4:	1f22      	subs	r2, r4, #4
  4064e6:	2a24      	cmp	r2, #36	; 0x24
  4064e8:	6099      	str	r1, [r3, #8]
  4064ea:	f200 8099 	bhi.w	406620 <_realloc_r+0x30c>
  4064ee:	2a13      	cmp	r2, #19
  4064f0:	d962      	bls.n	4065b8 <_realloc_r+0x2a4>
  4064f2:	6833      	ldr	r3, [r6, #0]
  4064f4:	f8ca 3008 	str.w	r3, [sl, #8]
  4064f8:	6873      	ldr	r3, [r6, #4]
  4064fa:	f8ca 300c 	str.w	r3, [sl, #12]
  4064fe:	2a1b      	cmp	r2, #27
  406500:	f200 80a0 	bhi.w	406644 <_realloc_r+0x330>
  406504:	3608      	adds	r6, #8
  406506:	f10a 0310 	add.w	r3, sl, #16
  40650a:	e056      	b.n	4065ba <_realloc_r+0x2a6>
  40650c:	f021 0b03 	bic.w	fp, r1, #3
  406510:	44a3      	add	fp, r4
  406512:	f105 0010 	add.w	r0, r5, #16
  406516:	4583      	cmp	fp, r0
  406518:	da59      	bge.n	4065ce <_realloc_r+0x2ba>
  40651a:	f01e 0f01 	tst.w	lr, #1
  40651e:	f47f af25 	bne.w	40636c <_realloc_r+0x58>
  406522:	f856 1c08 	ldr.w	r1, [r6, #-8]
  406526:	ebc1 0a08 	rsb	sl, r1, r8
  40652a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40652e:	f021 0c03 	bic.w	ip, r1, #3
  406532:	44e3      	add	fp, ip
  406534:	4558      	cmp	r0, fp
  406536:	f73f af57 	bgt.w	4063e8 <_realloc_r+0xd4>
  40653a:	4657      	mov	r7, sl
  40653c:	f8da 100c 	ldr.w	r1, [sl, #12]
  406540:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406544:	1f22      	subs	r2, r4, #4
  406546:	2a24      	cmp	r2, #36	; 0x24
  406548:	60c1      	str	r1, [r0, #12]
  40654a:	6088      	str	r0, [r1, #8]
  40654c:	f200 80b4 	bhi.w	4066b8 <_realloc_r+0x3a4>
  406550:	2a13      	cmp	r2, #19
  406552:	f240 80a5 	bls.w	4066a0 <_realloc_r+0x38c>
  406556:	6831      	ldr	r1, [r6, #0]
  406558:	f8ca 1008 	str.w	r1, [sl, #8]
  40655c:	6871      	ldr	r1, [r6, #4]
  40655e:	f8ca 100c 	str.w	r1, [sl, #12]
  406562:	2a1b      	cmp	r2, #27
  406564:	f200 80af 	bhi.w	4066c6 <_realloc_r+0x3b2>
  406568:	3608      	adds	r6, #8
  40656a:	f10a 0210 	add.w	r2, sl, #16
  40656e:	6831      	ldr	r1, [r6, #0]
  406570:	6011      	str	r1, [r2, #0]
  406572:	6871      	ldr	r1, [r6, #4]
  406574:	6051      	str	r1, [r2, #4]
  406576:	68b1      	ldr	r1, [r6, #8]
  406578:	6091      	str	r1, [r2, #8]
  40657a:	eb0a 0105 	add.w	r1, sl, r5
  40657e:	ebc5 020b 	rsb	r2, r5, fp
  406582:	f042 0201 	orr.w	r2, r2, #1
  406586:	6099      	str	r1, [r3, #8]
  406588:	604a      	str	r2, [r1, #4]
  40658a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40658e:	f003 0301 	and.w	r3, r3, #1
  406592:	431d      	orrs	r5, r3
  406594:	4648      	mov	r0, r9
  406596:	f8ca 5004 	str.w	r5, [sl, #4]
  40659a:	f7ff feb9 	bl	406310 <__malloc_unlock>
  40659e:	4638      	mov	r0, r7
  4065a0:	e75c      	b.n	40645c <_realloc_r+0x148>
  4065a2:	6833      	ldr	r3, [r6, #0]
  4065a4:	6003      	str	r3, [r0, #0]
  4065a6:	6873      	ldr	r3, [r6, #4]
  4065a8:	6043      	str	r3, [r0, #4]
  4065aa:	2a1b      	cmp	r2, #27
  4065ac:	d827      	bhi.n	4065fe <_realloc_r+0x2ea>
  4065ae:	f100 0308 	add.w	r3, r0, #8
  4065b2:	f106 0208 	add.w	r2, r6, #8
  4065b6:	e6f2      	b.n	40639e <_realloc_r+0x8a>
  4065b8:	463b      	mov	r3, r7
  4065ba:	6832      	ldr	r2, [r6, #0]
  4065bc:	601a      	str	r2, [r3, #0]
  4065be:	6872      	ldr	r2, [r6, #4]
  4065c0:	605a      	str	r2, [r3, #4]
  4065c2:	68b2      	ldr	r2, [r6, #8]
  4065c4:	609a      	str	r2, [r3, #8]
  4065c6:	463e      	mov	r6, r7
  4065c8:	4674      	mov	r4, lr
  4065ca:	46d0      	mov	r8, sl
  4065cc:	e733      	b.n	406436 <_realloc_r+0x122>
  4065ce:	eb08 0105 	add.w	r1, r8, r5
  4065d2:	ebc5 0b0b 	rsb	fp, r5, fp
  4065d6:	f04b 0201 	orr.w	r2, fp, #1
  4065da:	6099      	str	r1, [r3, #8]
  4065dc:	604a      	str	r2, [r1, #4]
  4065de:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4065e2:	f003 0301 	and.w	r3, r3, #1
  4065e6:	431d      	orrs	r5, r3
  4065e8:	4648      	mov	r0, r9
  4065ea:	f846 5c04 	str.w	r5, [r6, #-4]
  4065ee:	f7ff fe8f 	bl	406310 <__malloc_unlock>
  4065f2:	4630      	mov	r0, r6
  4065f4:	e732      	b.n	40645c <_realloc_r+0x148>
  4065f6:	4631      	mov	r1, r6
  4065f8:	f7ff fe24 	bl	406244 <memmove>
  4065fc:	e6d5      	b.n	4063aa <_realloc_r+0x96>
  4065fe:	68b3      	ldr	r3, [r6, #8]
  406600:	6083      	str	r3, [r0, #8]
  406602:	68f3      	ldr	r3, [r6, #12]
  406604:	60c3      	str	r3, [r0, #12]
  406606:	2a24      	cmp	r2, #36	; 0x24
  406608:	d028      	beq.n	40665c <_realloc_r+0x348>
  40660a:	f100 0310 	add.w	r3, r0, #16
  40660e:	f106 0210 	add.w	r2, r6, #16
  406612:	e6c4      	b.n	40639e <_realloc_r+0x8a>
  406614:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406618:	f023 0303 	bic.w	r3, r3, #3
  40661c:	441c      	add	r4, r3
  40661e:	e70a      	b.n	406436 <_realloc_r+0x122>
  406620:	4631      	mov	r1, r6
  406622:	4638      	mov	r0, r7
  406624:	4674      	mov	r4, lr
  406626:	46d0      	mov	r8, sl
  406628:	f7ff fe0c 	bl	406244 <memmove>
  40662c:	463e      	mov	r6, r7
  40662e:	e702      	b.n	406436 <_realloc_r+0x122>
  406630:	463a      	mov	r2, r7
  406632:	e6f7      	b.n	406424 <_realloc_r+0x110>
  406634:	4631      	mov	r1, r6
  406636:	4638      	mov	r0, r7
  406638:	461c      	mov	r4, r3
  40663a:	46d0      	mov	r8, sl
  40663c:	f7ff fe02 	bl	406244 <memmove>
  406640:	463e      	mov	r6, r7
  406642:	e6f8      	b.n	406436 <_realloc_r+0x122>
  406644:	68b3      	ldr	r3, [r6, #8]
  406646:	f8ca 3010 	str.w	r3, [sl, #16]
  40664a:	68f3      	ldr	r3, [r6, #12]
  40664c:	f8ca 3014 	str.w	r3, [sl, #20]
  406650:	2a24      	cmp	r2, #36	; 0x24
  406652:	d01b      	beq.n	40668c <_realloc_r+0x378>
  406654:	3610      	adds	r6, #16
  406656:	f10a 0318 	add.w	r3, sl, #24
  40665a:	e7ae      	b.n	4065ba <_realloc_r+0x2a6>
  40665c:	6933      	ldr	r3, [r6, #16]
  40665e:	6103      	str	r3, [r0, #16]
  406660:	6973      	ldr	r3, [r6, #20]
  406662:	6143      	str	r3, [r0, #20]
  406664:	f106 0218 	add.w	r2, r6, #24
  406668:	f100 0318 	add.w	r3, r0, #24
  40666c:	e697      	b.n	40639e <_realloc_r+0x8a>
  40666e:	bf00      	nop
  406670:	20400470 	.word	0x20400470
  406674:	68b1      	ldr	r1, [r6, #8]
  406676:	f8ca 1010 	str.w	r1, [sl, #16]
  40667a:	68f1      	ldr	r1, [r6, #12]
  40667c:	f8ca 1014 	str.w	r1, [sl, #20]
  406680:	2a24      	cmp	r2, #36	; 0x24
  406682:	d00f      	beq.n	4066a4 <_realloc_r+0x390>
  406684:	3610      	adds	r6, #16
  406686:	f10a 0218 	add.w	r2, sl, #24
  40668a:	e6cb      	b.n	406424 <_realloc_r+0x110>
  40668c:	6933      	ldr	r3, [r6, #16]
  40668e:	f8ca 3018 	str.w	r3, [sl, #24]
  406692:	6973      	ldr	r3, [r6, #20]
  406694:	f8ca 301c 	str.w	r3, [sl, #28]
  406698:	3618      	adds	r6, #24
  40669a:	f10a 0320 	add.w	r3, sl, #32
  40669e:	e78c      	b.n	4065ba <_realloc_r+0x2a6>
  4066a0:	463a      	mov	r2, r7
  4066a2:	e764      	b.n	40656e <_realloc_r+0x25a>
  4066a4:	6932      	ldr	r2, [r6, #16]
  4066a6:	f8ca 2018 	str.w	r2, [sl, #24]
  4066aa:	6972      	ldr	r2, [r6, #20]
  4066ac:	f8ca 201c 	str.w	r2, [sl, #28]
  4066b0:	3618      	adds	r6, #24
  4066b2:	f10a 0220 	add.w	r2, sl, #32
  4066b6:	e6b5      	b.n	406424 <_realloc_r+0x110>
  4066b8:	4631      	mov	r1, r6
  4066ba:	4638      	mov	r0, r7
  4066bc:	9301      	str	r3, [sp, #4]
  4066be:	f7ff fdc1 	bl	406244 <memmove>
  4066c2:	9b01      	ldr	r3, [sp, #4]
  4066c4:	e759      	b.n	40657a <_realloc_r+0x266>
  4066c6:	68b1      	ldr	r1, [r6, #8]
  4066c8:	f8ca 1010 	str.w	r1, [sl, #16]
  4066cc:	68f1      	ldr	r1, [r6, #12]
  4066ce:	f8ca 1014 	str.w	r1, [sl, #20]
  4066d2:	2a24      	cmp	r2, #36	; 0x24
  4066d4:	d003      	beq.n	4066de <_realloc_r+0x3ca>
  4066d6:	3610      	adds	r6, #16
  4066d8:	f10a 0218 	add.w	r2, sl, #24
  4066dc:	e747      	b.n	40656e <_realloc_r+0x25a>
  4066de:	6932      	ldr	r2, [r6, #16]
  4066e0:	f8ca 2018 	str.w	r2, [sl, #24]
  4066e4:	6972      	ldr	r2, [r6, #20]
  4066e6:	f8ca 201c 	str.w	r2, [sl, #28]
  4066ea:	3618      	adds	r6, #24
  4066ec:	f10a 0220 	add.w	r2, sl, #32
  4066f0:	e73d      	b.n	40656e <_realloc_r+0x25a>
  4066f2:	bf00      	nop

004066f4 <_sbrk_r>:
  4066f4:	b538      	push	{r3, r4, r5, lr}
  4066f6:	4c07      	ldr	r4, [pc, #28]	; (406714 <_sbrk_r+0x20>)
  4066f8:	2300      	movs	r3, #0
  4066fa:	4605      	mov	r5, r0
  4066fc:	4608      	mov	r0, r1
  4066fe:	6023      	str	r3, [r4, #0]
  406700:	f7fd f936 	bl	403970 <_sbrk>
  406704:	1c43      	adds	r3, r0, #1
  406706:	d000      	beq.n	40670a <_sbrk_r+0x16>
  406708:	bd38      	pop	{r3, r4, r5, pc}
  40670a:	6823      	ldr	r3, [r4, #0]
  40670c:	2b00      	cmp	r3, #0
  40670e:	d0fb      	beq.n	406708 <_sbrk_r+0x14>
  406710:	602b      	str	r3, [r5, #0]
  406712:	bd38      	pop	{r3, r4, r5, pc}
  406714:	20401010 	.word	0x20401010

00406718 <__sread>:
  406718:	b510      	push	{r4, lr}
  40671a:	460c      	mov	r4, r1
  40671c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406720:	f000 fa42 	bl	406ba8 <_read_r>
  406724:	2800      	cmp	r0, #0
  406726:	db03      	blt.n	406730 <__sread+0x18>
  406728:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40672a:	4403      	add	r3, r0
  40672c:	6523      	str	r3, [r4, #80]	; 0x50
  40672e:	bd10      	pop	{r4, pc}
  406730:	89a3      	ldrh	r3, [r4, #12]
  406732:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406736:	81a3      	strh	r3, [r4, #12]
  406738:	bd10      	pop	{r4, pc}
  40673a:	bf00      	nop

0040673c <__swrite>:
  40673c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406740:	4616      	mov	r6, r2
  406742:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406746:	461f      	mov	r7, r3
  406748:	05d3      	lsls	r3, r2, #23
  40674a:	460c      	mov	r4, r1
  40674c:	4605      	mov	r5, r0
  40674e:	d507      	bpl.n	406760 <__swrite+0x24>
  406750:	2200      	movs	r2, #0
  406752:	2302      	movs	r3, #2
  406754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406758:	f000 fa10 	bl	406b7c <_lseek_r>
  40675c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406760:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406764:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406768:	81a2      	strh	r2, [r4, #12]
  40676a:	463b      	mov	r3, r7
  40676c:	4632      	mov	r2, r6
  40676e:	4628      	mov	r0, r5
  406770:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406774:	f000 b920 	b.w	4069b8 <_write_r>

00406778 <__sseek>:
  406778:	b510      	push	{r4, lr}
  40677a:	460c      	mov	r4, r1
  40677c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406780:	f000 f9fc 	bl	406b7c <_lseek_r>
  406784:	89a3      	ldrh	r3, [r4, #12]
  406786:	1c42      	adds	r2, r0, #1
  406788:	bf0e      	itee	eq
  40678a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40678e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406792:	6520      	strne	r0, [r4, #80]	; 0x50
  406794:	81a3      	strh	r3, [r4, #12]
  406796:	bd10      	pop	{r4, pc}

00406798 <__sclose>:
  406798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40679c:	f000 b974 	b.w	406a88 <_close_r>
	...

004067c0 <strlen>:
  4067c0:	f890 f000 	pld	[r0]
  4067c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4067c8:	f020 0107 	bic.w	r1, r0, #7
  4067cc:	f06f 0c00 	mvn.w	ip, #0
  4067d0:	f010 0407 	ands.w	r4, r0, #7
  4067d4:	f891 f020 	pld	[r1, #32]
  4067d8:	f040 8049 	bne.w	40686e <strlen+0xae>
  4067dc:	f04f 0400 	mov.w	r4, #0
  4067e0:	f06f 0007 	mvn.w	r0, #7
  4067e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4067e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4067ec:	f100 0008 	add.w	r0, r0, #8
  4067f0:	fa82 f24c 	uadd8	r2, r2, ip
  4067f4:	faa4 f28c 	sel	r2, r4, ip
  4067f8:	fa83 f34c 	uadd8	r3, r3, ip
  4067fc:	faa2 f38c 	sel	r3, r2, ip
  406800:	bb4b      	cbnz	r3, 406856 <strlen+0x96>
  406802:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406806:	fa82 f24c 	uadd8	r2, r2, ip
  40680a:	f100 0008 	add.w	r0, r0, #8
  40680e:	faa4 f28c 	sel	r2, r4, ip
  406812:	fa83 f34c 	uadd8	r3, r3, ip
  406816:	faa2 f38c 	sel	r3, r2, ip
  40681a:	b9e3      	cbnz	r3, 406856 <strlen+0x96>
  40681c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406820:	fa82 f24c 	uadd8	r2, r2, ip
  406824:	f100 0008 	add.w	r0, r0, #8
  406828:	faa4 f28c 	sel	r2, r4, ip
  40682c:	fa83 f34c 	uadd8	r3, r3, ip
  406830:	faa2 f38c 	sel	r3, r2, ip
  406834:	b97b      	cbnz	r3, 406856 <strlen+0x96>
  406836:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40683a:	f101 0120 	add.w	r1, r1, #32
  40683e:	fa82 f24c 	uadd8	r2, r2, ip
  406842:	f100 0008 	add.w	r0, r0, #8
  406846:	faa4 f28c 	sel	r2, r4, ip
  40684a:	fa83 f34c 	uadd8	r3, r3, ip
  40684e:	faa2 f38c 	sel	r3, r2, ip
  406852:	2b00      	cmp	r3, #0
  406854:	d0c6      	beq.n	4067e4 <strlen+0x24>
  406856:	2a00      	cmp	r2, #0
  406858:	bf04      	itt	eq
  40685a:	3004      	addeq	r0, #4
  40685c:	461a      	moveq	r2, r3
  40685e:	ba12      	rev	r2, r2
  406860:	fab2 f282 	clz	r2, r2
  406864:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406868:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40686c:	4770      	bx	lr
  40686e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406872:	f004 0503 	and.w	r5, r4, #3
  406876:	f1c4 0000 	rsb	r0, r4, #0
  40687a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40687e:	f014 0f04 	tst.w	r4, #4
  406882:	f891 f040 	pld	[r1, #64]	; 0x40
  406886:	fa0c f505 	lsl.w	r5, ip, r5
  40688a:	ea62 0205 	orn	r2, r2, r5
  40688e:	bf1c      	itt	ne
  406890:	ea63 0305 	ornne	r3, r3, r5
  406894:	4662      	movne	r2, ip
  406896:	f04f 0400 	mov.w	r4, #0
  40689a:	e7a9      	b.n	4067f0 <strlen+0x30>

0040689c <__swbuf_r>:
  40689c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40689e:	460e      	mov	r6, r1
  4068a0:	4614      	mov	r4, r2
  4068a2:	4607      	mov	r7, r0
  4068a4:	b110      	cbz	r0, 4068ac <__swbuf_r+0x10>
  4068a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4068a8:	2b00      	cmp	r3, #0
  4068aa:	d04a      	beq.n	406942 <__swbuf_r+0xa6>
  4068ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4068b0:	69a3      	ldr	r3, [r4, #24]
  4068b2:	60a3      	str	r3, [r4, #8]
  4068b4:	b291      	uxth	r1, r2
  4068b6:	0708      	lsls	r0, r1, #28
  4068b8:	d538      	bpl.n	40692c <__swbuf_r+0x90>
  4068ba:	6923      	ldr	r3, [r4, #16]
  4068bc:	2b00      	cmp	r3, #0
  4068be:	d035      	beq.n	40692c <__swbuf_r+0x90>
  4068c0:	0489      	lsls	r1, r1, #18
  4068c2:	b2f5      	uxtb	r5, r6
  4068c4:	d515      	bpl.n	4068f2 <__swbuf_r+0x56>
  4068c6:	6822      	ldr	r2, [r4, #0]
  4068c8:	6961      	ldr	r1, [r4, #20]
  4068ca:	1ad3      	subs	r3, r2, r3
  4068cc:	428b      	cmp	r3, r1
  4068ce:	da1c      	bge.n	40690a <__swbuf_r+0x6e>
  4068d0:	3301      	adds	r3, #1
  4068d2:	68a1      	ldr	r1, [r4, #8]
  4068d4:	1c50      	adds	r0, r2, #1
  4068d6:	3901      	subs	r1, #1
  4068d8:	60a1      	str	r1, [r4, #8]
  4068da:	6020      	str	r0, [r4, #0]
  4068dc:	7016      	strb	r6, [r2, #0]
  4068de:	6962      	ldr	r2, [r4, #20]
  4068e0:	429a      	cmp	r2, r3
  4068e2:	d01a      	beq.n	40691a <__swbuf_r+0x7e>
  4068e4:	89a3      	ldrh	r3, [r4, #12]
  4068e6:	07db      	lsls	r3, r3, #31
  4068e8:	d501      	bpl.n	4068ee <__swbuf_r+0x52>
  4068ea:	2d0a      	cmp	r5, #10
  4068ec:	d015      	beq.n	40691a <__swbuf_r+0x7e>
  4068ee:	4628      	mov	r0, r5
  4068f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4068f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4068f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4068f8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4068fc:	81a2      	strh	r2, [r4, #12]
  4068fe:	6822      	ldr	r2, [r4, #0]
  406900:	6661      	str	r1, [r4, #100]	; 0x64
  406902:	6961      	ldr	r1, [r4, #20]
  406904:	1ad3      	subs	r3, r2, r3
  406906:	428b      	cmp	r3, r1
  406908:	dbe2      	blt.n	4068d0 <__swbuf_r+0x34>
  40690a:	4621      	mov	r1, r4
  40690c:	4638      	mov	r0, r7
  40690e:	f7fe fc79 	bl	405204 <_fflush_r>
  406912:	b940      	cbnz	r0, 406926 <__swbuf_r+0x8a>
  406914:	6822      	ldr	r2, [r4, #0]
  406916:	2301      	movs	r3, #1
  406918:	e7db      	b.n	4068d2 <__swbuf_r+0x36>
  40691a:	4621      	mov	r1, r4
  40691c:	4638      	mov	r0, r7
  40691e:	f7fe fc71 	bl	405204 <_fflush_r>
  406922:	2800      	cmp	r0, #0
  406924:	d0e3      	beq.n	4068ee <__swbuf_r+0x52>
  406926:	f04f 30ff 	mov.w	r0, #4294967295
  40692a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40692c:	4621      	mov	r1, r4
  40692e:	4638      	mov	r0, r7
  406930:	f7fe fb50 	bl	404fd4 <__swsetup_r>
  406934:	2800      	cmp	r0, #0
  406936:	d1f6      	bne.n	406926 <__swbuf_r+0x8a>
  406938:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40693c:	6923      	ldr	r3, [r4, #16]
  40693e:	b291      	uxth	r1, r2
  406940:	e7be      	b.n	4068c0 <__swbuf_r+0x24>
  406942:	f7fe fcf3 	bl	40532c <__sinit>
  406946:	e7b1      	b.n	4068ac <__swbuf_r+0x10>

00406948 <_wcrtomb_r>:
  406948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40694c:	4605      	mov	r5, r0
  40694e:	b086      	sub	sp, #24
  406950:	461e      	mov	r6, r3
  406952:	460c      	mov	r4, r1
  406954:	b1a1      	cbz	r1, 406980 <_wcrtomb_r+0x38>
  406956:	4b10      	ldr	r3, [pc, #64]	; (406998 <_wcrtomb_r+0x50>)
  406958:	4617      	mov	r7, r2
  40695a:	f8d3 8000 	ldr.w	r8, [r3]
  40695e:	f7ff f843 	bl	4059e8 <__locale_charset>
  406962:	9600      	str	r6, [sp, #0]
  406964:	4603      	mov	r3, r0
  406966:	463a      	mov	r2, r7
  406968:	4621      	mov	r1, r4
  40696a:	4628      	mov	r0, r5
  40696c:	47c0      	blx	r8
  40696e:	1c43      	adds	r3, r0, #1
  406970:	d103      	bne.n	40697a <_wcrtomb_r+0x32>
  406972:	2200      	movs	r2, #0
  406974:	238a      	movs	r3, #138	; 0x8a
  406976:	6032      	str	r2, [r6, #0]
  406978:	602b      	str	r3, [r5, #0]
  40697a:	b006      	add	sp, #24
  40697c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406980:	4b05      	ldr	r3, [pc, #20]	; (406998 <_wcrtomb_r+0x50>)
  406982:	681f      	ldr	r7, [r3, #0]
  406984:	f7ff f830 	bl	4059e8 <__locale_charset>
  406988:	9600      	str	r6, [sp, #0]
  40698a:	4603      	mov	r3, r0
  40698c:	4622      	mov	r2, r4
  40698e:	a903      	add	r1, sp, #12
  406990:	4628      	mov	r0, r5
  406992:	47b8      	blx	r7
  406994:	e7eb      	b.n	40696e <_wcrtomb_r+0x26>
  406996:	bf00      	nop
  406998:	20400880 	.word	0x20400880

0040699c <__ascii_wctomb>:
  40699c:	b121      	cbz	r1, 4069a8 <__ascii_wctomb+0xc>
  40699e:	2aff      	cmp	r2, #255	; 0xff
  4069a0:	d804      	bhi.n	4069ac <__ascii_wctomb+0x10>
  4069a2:	700a      	strb	r2, [r1, #0]
  4069a4:	2001      	movs	r0, #1
  4069a6:	4770      	bx	lr
  4069a8:	4608      	mov	r0, r1
  4069aa:	4770      	bx	lr
  4069ac:	238a      	movs	r3, #138	; 0x8a
  4069ae:	6003      	str	r3, [r0, #0]
  4069b0:	f04f 30ff 	mov.w	r0, #4294967295
  4069b4:	4770      	bx	lr
  4069b6:	bf00      	nop

004069b8 <_write_r>:
  4069b8:	b570      	push	{r4, r5, r6, lr}
  4069ba:	460d      	mov	r5, r1
  4069bc:	4c08      	ldr	r4, [pc, #32]	; (4069e0 <_write_r+0x28>)
  4069be:	4611      	mov	r1, r2
  4069c0:	4606      	mov	r6, r0
  4069c2:	461a      	mov	r2, r3
  4069c4:	4628      	mov	r0, r5
  4069c6:	2300      	movs	r3, #0
  4069c8:	6023      	str	r3, [r4, #0]
  4069ca:	f7fc f993 	bl	402cf4 <_write>
  4069ce:	1c43      	adds	r3, r0, #1
  4069d0:	d000      	beq.n	4069d4 <_write_r+0x1c>
  4069d2:	bd70      	pop	{r4, r5, r6, pc}
  4069d4:	6823      	ldr	r3, [r4, #0]
  4069d6:	2b00      	cmp	r3, #0
  4069d8:	d0fb      	beq.n	4069d2 <_write_r+0x1a>
  4069da:	6033      	str	r3, [r6, #0]
  4069dc:	bd70      	pop	{r4, r5, r6, pc}
  4069de:	bf00      	nop
  4069e0:	20401010 	.word	0x20401010

004069e4 <__register_exitproc>:
  4069e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4069e8:	4c25      	ldr	r4, [pc, #148]	; (406a80 <__register_exitproc+0x9c>)
  4069ea:	6825      	ldr	r5, [r4, #0]
  4069ec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4069f0:	4606      	mov	r6, r0
  4069f2:	4688      	mov	r8, r1
  4069f4:	4692      	mov	sl, r2
  4069f6:	4699      	mov	r9, r3
  4069f8:	b3c4      	cbz	r4, 406a6c <__register_exitproc+0x88>
  4069fa:	6860      	ldr	r0, [r4, #4]
  4069fc:	281f      	cmp	r0, #31
  4069fe:	dc17      	bgt.n	406a30 <__register_exitproc+0x4c>
  406a00:	1c43      	adds	r3, r0, #1
  406a02:	b176      	cbz	r6, 406a22 <__register_exitproc+0x3e>
  406a04:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  406a08:	2201      	movs	r2, #1
  406a0a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  406a0e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  406a12:	4082      	lsls	r2, r0
  406a14:	4311      	orrs	r1, r2
  406a16:	2e02      	cmp	r6, #2
  406a18:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  406a1c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406a20:	d01e      	beq.n	406a60 <__register_exitproc+0x7c>
  406a22:	3002      	adds	r0, #2
  406a24:	6063      	str	r3, [r4, #4]
  406a26:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  406a2a:	2000      	movs	r0, #0
  406a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a30:	4b14      	ldr	r3, [pc, #80]	; (406a84 <__register_exitproc+0xa0>)
  406a32:	b303      	cbz	r3, 406a76 <__register_exitproc+0x92>
  406a34:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406a38:	f7ff f854 	bl	405ae4 <malloc>
  406a3c:	4604      	mov	r4, r0
  406a3e:	b1d0      	cbz	r0, 406a76 <__register_exitproc+0x92>
  406a40:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406a44:	2700      	movs	r7, #0
  406a46:	e880 0088 	stmia.w	r0, {r3, r7}
  406a4a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406a4e:	4638      	mov	r0, r7
  406a50:	2301      	movs	r3, #1
  406a52:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406a56:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406a5a:	2e00      	cmp	r6, #0
  406a5c:	d0e1      	beq.n	406a22 <__register_exitproc+0x3e>
  406a5e:	e7d1      	b.n	406a04 <__register_exitproc+0x20>
  406a60:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  406a64:	430a      	orrs	r2, r1
  406a66:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406a6a:	e7da      	b.n	406a22 <__register_exitproc+0x3e>
  406a6c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  406a70:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406a74:	e7c1      	b.n	4069fa <__register_exitproc+0x16>
  406a76:	f04f 30ff 	mov.w	r0, #4294967295
  406a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a7e:	bf00      	nop
  406a80:	00407fe8 	.word	0x00407fe8
  406a84:	00405ae5 	.word	0x00405ae5

00406a88 <_close_r>:
  406a88:	b538      	push	{r3, r4, r5, lr}
  406a8a:	4c07      	ldr	r4, [pc, #28]	; (406aa8 <_close_r+0x20>)
  406a8c:	2300      	movs	r3, #0
  406a8e:	4605      	mov	r5, r0
  406a90:	4608      	mov	r0, r1
  406a92:	6023      	str	r3, [r4, #0]
  406a94:	f7fc ff86 	bl	4039a4 <_close>
  406a98:	1c43      	adds	r3, r0, #1
  406a9a:	d000      	beq.n	406a9e <_close_r+0x16>
  406a9c:	bd38      	pop	{r3, r4, r5, pc}
  406a9e:	6823      	ldr	r3, [r4, #0]
  406aa0:	2b00      	cmp	r3, #0
  406aa2:	d0fb      	beq.n	406a9c <_close_r+0x14>
  406aa4:	602b      	str	r3, [r5, #0]
  406aa6:	bd38      	pop	{r3, r4, r5, pc}
  406aa8:	20401010 	.word	0x20401010

00406aac <_fclose_r>:
  406aac:	2900      	cmp	r1, #0
  406aae:	d03d      	beq.n	406b2c <_fclose_r+0x80>
  406ab0:	b570      	push	{r4, r5, r6, lr}
  406ab2:	4605      	mov	r5, r0
  406ab4:	460c      	mov	r4, r1
  406ab6:	b108      	cbz	r0, 406abc <_fclose_r+0x10>
  406ab8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406aba:	b37b      	cbz	r3, 406b1c <_fclose_r+0x70>
  406abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ac0:	b90b      	cbnz	r3, 406ac6 <_fclose_r+0x1a>
  406ac2:	2000      	movs	r0, #0
  406ac4:	bd70      	pop	{r4, r5, r6, pc}
  406ac6:	4621      	mov	r1, r4
  406ac8:	4628      	mov	r0, r5
  406aca:	f7fe faf7 	bl	4050bc <__sflush_r>
  406ace:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406ad0:	4606      	mov	r6, r0
  406ad2:	b133      	cbz	r3, 406ae2 <_fclose_r+0x36>
  406ad4:	69e1      	ldr	r1, [r4, #28]
  406ad6:	4628      	mov	r0, r5
  406ad8:	4798      	blx	r3
  406ada:	2800      	cmp	r0, #0
  406adc:	bfb8      	it	lt
  406ade:	f04f 36ff 	movlt.w	r6, #4294967295
  406ae2:	89a3      	ldrh	r3, [r4, #12]
  406ae4:	061b      	lsls	r3, r3, #24
  406ae6:	d41c      	bmi.n	406b22 <_fclose_r+0x76>
  406ae8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406aea:	b141      	cbz	r1, 406afe <_fclose_r+0x52>
  406aec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406af0:	4299      	cmp	r1, r3
  406af2:	d002      	beq.n	406afa <_fclose_r+0x4e>
  406af4:	4628      	mov	r0, r5
  406af6:	f7fe fce3 	bl	4054c0 <_free_r>
  406afa:	2300      	movs	r3, #0
  406afc:	6323      	str	r3, [r4, #48]	; 0x30
  406afe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406b00:	b121      	cbz	r1, 406b0c <_fclose_r+0x60>
  406b02:	4628      	mov	r0, r5
  406b04:	f7fe fcdc 	bl	4054c0 <_free_r>
  406b08:	2300      	movs	r3, #0
  406b0a:	6463      	str	r3, [r4, #68]	; 0x44
  406b0c:	f7fe fc14 	bl	405338 <__sfp_lock_acquire>
  406b10:	2300      	movs	r3, #0
  406b12:	81a3      	strh	r3, [r4, #12]
  406b14:	f7fe fc12 	bl	40533c <__sfp_lock_release>
  406b18:	4630      	mov	r0, r6
  406b1a:	bd70      	pop	{r4, r5, r6, pc}
  406b1c:	f7fe fc06 	bl	40532c <__sinit>
  406b20:	e7cc      	b.n	406abc <_fclose_r+0x10>
  406b22:	6921      	ldr	r1, [r4, #16]
  406b24:	4628      	mov	r0, r5
  406b26:	f7fe fccb 	bl	4054c0 <_free_r>
  406b2a:	e7dd      	b.n	406ae8 <_fclose_r+0x3c>
  406b2c:	2000      	movs	r0, #0
  406b2e:	4770      	bx	lr

00406b30 <_fstat_r>:
  406b30:	b538      	push	{r3, r4, r5, lr}
  406b32:	460b      	mov	r3, r1
  406b34:	4c07      	ldr	r4, [pc, #28]	; (406b54 <_fstat_r+0x24>)
  406b36:	4605      	mov	r5, r0
  406b38:	4611      	mov	r1, r2
  406b3a:	4618      	mov	r0, r3
  406b3c:	2300      	movs	r3, #0
  406b3e:	6023      	str	r3, [r4, #0]
  406b40:	f7fc ff34 	bl	4039ac <_fstat>
  406b44:	1c43      	adds	r3, r0, #1
  406b46:	d000      	beq.n	406b4a <_fstat_r+0x1a>
  406b48:	bd38      	pop	{r3, r4, r5, pc}
  406b4a:	6823      	ldr	r3, [r4, #0]
  406b4c:	2b00      	cmp	r3, #0
  406b4e:	d0fb      	beq.n	406b48 <_fstat_r+0x18>
  406b50:	602b      	str	r3, [r5, #0]
  406b52:	bd38      	pop	{r3, r4, r5, pc}
  406b54:	20401010 	.word	0x20401010

00406b58 <_isatty_r>:
  406b58:	b538      	push	{r3, r4, r5, lr}
  406b5a:	4c07      	ldr	r4, [pc, #28]	; (406b78 <_isatty_r+0x20>)
  406b5c:	2300      	movs	r3, #0
  406b5e:	4605      	mov	r5, r0
  406b60:	4608      	mov	r0, r1
  406b62:	6023      	str	r3, [r4, #0]
  406b64:	f7fc ff28 	bl	4039b8 <_isatty>
  406b68:	1c43      	adds	r3, r0, #1
  406b6a:	d000      	beq.n	406b6e <_isatty_r+0x16>
  406b6c:	bd38      	pop	{r3, r4, r5, pc}
  406b6e:	6823      	ldr	r3, [r4, #0]
  406b70:	2b00      	cmp	r3, #0
  406b72:	d0fb      	beq.n	406b6c <_isatty_r+0x14>
  406b74:	602b      	str	r3, [r5, #0]
  406b76:	bd38      	pop	{r3, r4, r5, pc}
  406b78:	20401010 	.word	0x20401010

00406b7c <_lseek_r>:
  406b7c:	b570      	push	{r4, r5, r6, lr}
  406b7e:	460d      	mov	r5, r1
  406b80:	4c08      	ldr	r4, [pc, #32]	; (406ba4 <_lseek_r+0x28>)
  406b82:	4611      	mov	r1, r2
  406b84:	4606      	mov	r6, r0
  406b86:	461a      	mov	r2, r3
  406b88:	4628      	mov	r0, r5
  406b8a:	2300      	movs	r3, #0
  406b8c:	6023      	str	r3, [r4, #0]
  406b8e:	f7fc ff15 	bl	4039bc <_lseek>
  406b92:	1c43      	adds	r3, r0, #1
  406b94:	d000      	beq.n	406b98 <_lseek_r+0x1c>
  406b96:	bd70      	pop	{r4, r5, r6, pc}
  406b98:	6823      	ldr	r3, [r4, #0]
  406b9a:	2b00      	cmp	r3, #0
  406b9c:	d0fb      	beq.n	406b96 <_lseek_r+0x1a>
  406b9e:	6033      	str	r3, [r6, #0]
  406ba0:	bd70      	pop	{r4, r5, r6, pc}
  406ba2:	bf00      	nop
  406ba4:	20401010 	.word	0x20401010

00406ba8 <_read_r>:
  406ba8:	b570      	push	{r4, r5, r6, lr}
  406baa:	460d      	mov	r5, r1
  406bac:	4c08      	ldr	r4, [pc, #32]	; (406bd0 <_read_r+0x28>)
  406bae:	4611      	mov	r1, r2
  406bb0:	4606      	mov	r6, r0
  406bb2:	461a      	mov	r2, r3
  406bb4:	4628      	mov	r0, r5
  406bb6:	2300      	movs	r3, #0
  406bb8:	6023      	str	r3, [r4, #0]
  406bba:	f7fc f87d 	bl	402cb8 <_read>
  406bbe:	1c43      	adds	r3, r0, #1
  406bc0:	d000      	beq.n	406bc4 <_read_r+0x1c>
  406bc2:	bd70      	pop	{r4, r5, r6, pc}
  406bc4:	6823      	ldr	r3, [r4, #0]
  406bc6:	2b00      	cmp	r3, #0
  406bc8:	d0fb      	beq.n	406bc2 <_read_r+0x1a>
  406bca:	6033      	str	r3, [r6, #0]
  406bcc:	bd70      	pop	{r4, r5, r6, pc}
  406bce:	bf00      	nop
  406bd0:	20401010 	.word	0x20401010

00406bd4 <__aeabi_uldivmod>:
  406bd4:	b953      	cbnz	r3, 406bec <__aeabi_uldivmod+0x18>
  406bd6:	b94a      	cbnz	r2, 406bec <__aeabi_uldivmod+0x18>
  406bd8:	2900      	cmp	r1, #0
  406bda:	bf08      	it	eq
  406bdc:	2800      	cmpeq	r0, #0
  406bde:	bf1c      	itt	ne
  406be0:	f04f 31ff 	movne.w	r1, #4294967295
  406be4:	f04f 30ff 	movne.w	r0, #4294967295
  406be8:	f000 b97e 	b.w	406ee8 <__aeabi_idiv0>
  406bec:	f1ad 0c08 	sub.w	ip, sp, #8
  406bf0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406bf4:	f000 f806 	bl	406c04 <__udivmoddi4>
  406bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
  406bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c00:	b004      	add	sp, #16
  406c02:	4770      	bx	lr

00406c04 <__udivmoddi4>:
  406c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406c08:	468c      	mov	ip, r1
  406c0a:	460e      	mov	r6, r1
  406c0c:	4604      	mov	r4, r0
  406c0e:	9d08      	ldr	r5, [sp, #32]
  406c10:	2b00      	cmp	r3, #0
  406c12:	d150      	bne.n	406cb6 <__udivmoddi4+0xb2>
  406c14:	428a      	cmp	r2, r1
  406c16:	4617      	mov	r7, r2
  406c18:	d96c      	bls.n	406cf4 <__udivmoddi4+0xf0>
  406c1a:	fab2 fe82 	clz	lr, r2
  406c1e:	f1be 0f00 	cmp.w	lr, #0
  406c22:	d00b      	beq.n	406c3c <__udivmoddi4+0x38>
  406c24:	f1ce 0420 	rsb	r4, lr, #32
  406c28:	fa20 f404 	lsr.w	r4, r0, r4
  406c2c:	fa01 f60e 	lsl.w	r6, r1, lr
  406c30:	ea44 0c06 	orr.w	ip, r4, r6
  406c34:	fa02 f70e 	lsl.w	r7, r2, lr
  406c38:	fa00 f40e 	lsl.w	r4, r0, lr
  406c3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  406c40:	0c22      	lsrs	r2, r4, #16
  406c42:	fbbc f0f9 	udiv	r0, ip, r9
  406c46:	fa1f f887 	uxth.w	r8, r7
  406c4a:	fb09 c610 	mls	r6, r9, r0, ip
  406c4e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406c52:	fb00 f308 	mul.w	r3, r0, r8
  406c56:	42b3      	cmp	r3, r6
  406c58:	d909      	bls.n	406c6e <__udivmoddi4+0x6a>
  406c5a:	19f6      	adds	r6, r6, r7
  406c5c:	f100 32ff 	add.w	r2, r0, #4294967295
  406c60:	f080 8122 	bcs.w	406ea8 <__udivmoddi4+0x2a4>
  406c64:	42b3      	cmp	r3, r6
  406c66:	f240 811f 	bls.w	406ea8 <__udivmoddi4+0x2a4>
  406c6a:	3802      	subs	r0, #2
  406c6c:	443e      	add	r6, r7
  406c6e:	1af6      	subs	r6, r6, r3
  406c70:	b2a2      	uxth	r2, r4
  406c72:	fbb6 f3f9 	udiv	r3, r6, r9
  406c76:	fb09 6613 	mls	r6, r9, r3, r6
  406c7a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  406c7e:	fb03 f808 	mul.w	r8, r3, r8
  406c82:	45a0      	cmp	r8, r4
  406c84:	d909      	bls.n	406c9a <__udivmoddi4+0x96>
  406c86:	19e4      	adds	r4, r4, r7
  406c88:	f103 32ff 	add.w	r2, r3, #4294967295
  406c8c:	f080 810a 	bcs.w	406ea4 <__udivmoddi4+0x2a0>
  406c90:	45a0      	cmp	r8, r4
  406c92:	f240 8107 	bls.w	406ea4 <__udivmoddi4+0x2a0>
  406c96:	3b02      	subs	r3, #2
  406c98:	443c      	add	r4, r7
  406c9a:	ebc8 0404 	rsb	r4, r8, r4
  406c9e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406ca2:	2100      	movs	r1, #0
  406ca4:	2d00      	cmp	r5, #0
  406ca6:	d062      	beq.n	406d6e <__udivmoddi4+0x16a>
  406ca8:	fa24 f40e 	lsr.w	r4, r4, lr
  406cac:	2300      	movs	r3, #0
  406cae:	602c      	str	r4, [r5, #0]
  406cb0:	606b      	str	r3, [r5, #4]
  406cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cb6:	428b      	cmp	r3, r1
  406cb8:	d907      	bls.n	406cca <__udivmoddi4+0xc6>
  406cba:	2d00      	cmp	r5, #0
  406cbc:	d055      	beq.n	406d6a <__udivmoddi4+0x166>
  406cbe:	2100      	movs	r1, #0
  406cc0:	e885 0041 	stmia.w	r5, {r0, r6}
  406cc4:	4608      	mov	r0, r1
  406cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cca:	fab3 f183 	clz	r1, r3
  406cce:	2900      	cmp	r1, #0
  406cd0:	f040 8090 	bne.w	406df4 <__udivmoddi4+0x1f0>
  406cd4:	42b3      	cmp	r3, r6
  406cd6:	d302      	bcc.n	406cde <__udivmoddi4+0xda>
  406cd8:	4282      	cmp	r2, r0
  406cda:	f200 80f8 	bhi.w	406ece <__udivmoddi4+0x2ca>
  406cde:	1a84      	subs	r4, r0, r2
  406ce0:	eb66 0603 	sbc.w	r6, r6, r3
  406ce4:	2001      	movs	r0, #1
  406ce6:	46b4      	mov	ip, r6
  406ce8:	2d00      	cmp	r5, #0
  406cea:	d040      	beq.n	406d6e <__udivmoddi4+0x16a>
  406cec:	e885 1010 	stmia.w	r5, {r4, ip}
  406cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cf4:	b912      	cbnz	r2, 406cfc <__udivmoddi4+0xf8>
  406cf6:	2701      	movs	r7, #1
  406cf8:	fbb7 f7f2 	udiv	r7, r7, r2
  406cfc:	fab7 fe87 	clz	lr, r7
  406d00:	f1be 0f00 	cmp.w	lr, #0
  406d04:	d135      	bne.n	406d72 <__udivmoddi4+0x16e>
  406d06:	1bf3      	subs	r3, r6, r7
  406d08:	ea4f 4817 	mov.w	r8, r7, lsr #16
  406d0c:	fa1f fc87 	uxth.w	ip, r7
  406d10:	2101      	movs	r1, #1
  406d12:	fbb3 f0f8 	udiv	r0, r3, r8
  406d16:	0c22      	lsrs	r2, r4, #16
  406d18:	fb08 3610 	mls	r6, r8, r0, r3
  406d1c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406d20:	fb0c f300 	mul.w	r3, ip, r0
  406d24:	42b3      	cmp	r3, r6
  406d26:	d907      	bls.n	406d38 <__udivmoddi4+0x134>
  406d28:	19f6      	adds	r6, r6, r7
  406d2a:	f100 32ff 	add.w	r2, r0, #4294967295
  406d2e:	d202      	bcs.n	406d36 <__udivmoddi4+0x132>
  406d30:	42b3      	cmp	r3, r6
  406d32:	f200 80ce 	bhi.w	406ed2 <__udivmoddi4+0x2ce>
  406d36:	4610      	mov	r0, r2
  406d38:	1af6      	subs	r6, r6, r3
  406d3a:	b2a2      	uxth	r2, r4
  406d3c:	fbb6 f3f8 	udiv	r3, r6, r8
  406d40:	fb08 6613 	mls	r6, r8, r3, r6
  406d44:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  406d48:	fb0c fc03 	mul.w	ip, ip, r3
  406d4c:	45a4      	cmp	ip, r4
  406d4e:	d907      	bls.n	406d60 <__udivmoddi4+0x15c>
  406d50:	19e4      	adds	r4, r4, r7
  406d52:	f103 32ff 	add.w	r2, r3, #4294967295
  406d56:	d202      	bcs.n	406d5e <__udivmoddi4+0x15a>
  406d58:	45a4      	cmp	ip, r4
  406d5a:	f200 80b5 	bhi.w	406ec8 <__udivmoddi4+0x2c4>
  406d5e:	4613      	mov	r3, r2
  406d60:	ebcc 0404 	rsb	r4, ip, r4
  406d64:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406d68:	e79c      	b.n	406ca4 <__udivmoddi4+0xa0>
  406d6a:	4629      	mov	r1, r5
  406d6c:	4628      	mov	r0, r5
  406d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d72:	f1ce 0120 	rsb	r1, lr, #32
  406d76:	fa06 f30e 	lsl.w	r3, r6, lr
  406d7a:	fa07 f70e 	lsl.w	r7, r7, lr
  406d7e:	fa20 f901 	lsr.w	r9, r0, r1
  406d82:	ea4f 4817 	mov.w	r8, r7, lsr #16
  406d86:	40ce      	lsrs	r6, r1
  406d88:	ea49 0903 	orr.w	r9, r9, r3
  406d8c:	fbb6 faf8 	udiv	sl, r6, r8
  406d90:	ea4f 4419 	mov.w	r4, r9, lsr #16
  406d94:	fb08 661a 	mls	r6, r8, sl, r6
  406d98:	fa1f fc87 	uxth.w	ip, r7
  406d9c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  406da0:	fb0a f20c 	mul.w	r2, sl, ip
  406da4:	429a      	cmp	r2, r3
  406da6:	fa00 f40e 	lsl.w	r4, r0, lr
  406daa:	d90a      	bls.n	406dc2 <__udivmoddi4+0x1be>
  406dac:	19db      	adds	r3, r3, r7
  406dae:	f10a 31ff 	add.w	r1, sl, #4294967295
  406db2:	f080 8087 	bcs.w	406ec4 <__udivmoddi4+0x2c0>
  406db6:	429a      	cmp	r2, r3
  406db8:	f240 8084 	bls.w	406ec4 <__udivmoddi4+0x2c0>
  406dbc:	f1aa 0a02 	sub.w	sl, sl, #2
  406dc0:	443b      	add	r3, r7
  406dc2:	1a9b      	subs	r3, r3, r2
  406dc4:	fa1f f989 	uxth.w	r9, r9
  406dc8:	fbb3 f1f8 	udiv	r1, r3, r8
  406dcc:	fb08 3311 	mls	r3, r8, r1, r3
  406dd0:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  406dd4:	fb01 f60c 	mul.w	r6, r1, ip
  406dd8:	429e      	cmp	r6, r3
  406dda:	d907      	bls.n	406dec <__udivmoddi4+0x1e8>
  406ddc:	19db      	adds	r3, r3, r7
  406dde:	f101 32ff 	add.w	r2, r1, #4294967295
  406de2:	d26b      	bcs.n	406ebc <__udivmoddi4+0x2b8>
  406de4:	429e      	cmp	r6, r3
  406de6:	d969      	bls.n	406ebc <__udivmoddi4+0x2b8>
  406de8:	3902      	subs	r1, #2
  406dea:	443b      	add	r3, r7
  406dec:	1b9b      	subs	r3, r3, r6
  406dee:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  406df2:	e78e      	b.n	406d12 <__udivmoddi4+0x10e>
  406df4:	f1c1 0e20 	rsb	lr, r1, #32
  406df8:	fa22 f40e 	lsr.w	r4, r2, lr
  406dfc:	408b      	lsls	r3, r1
  406dfe:	4323      	orrs	r3, r4
  406e00:	fa20 f70e 	lsr.w	r7, r0, lr
  406e04:	fa06 f401 	lsl.w	r4, r6, r1
  406e08:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406e0c:	fa26 f60e 	lsr.w	r6, r6, lr
  406e10:	433c      	orrs	r4, r7
  406e12:	fbb6 f9fc 	udiv	r9, r6, ip
  406e16:	0c27      	lsrs	r7, r4, #16
  406e18:	fb0c 6619 	mls	r6, ip, r9, r6
  406e1c:	fa1f f883 	uxth.w	r8, r3
  406e20:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  406e24:	fb09 f708 	mul.w	r7, r9, r8
  406e28:	42b7      	cmp	r7, r6
  406e2a:	fa02 f201 	lsl.w	r2, r2, r1
  406e2e:	fa00 fa01 	lsl.w	sl, r0, r1
  406e32:	d908      	bls.n	406e46 <__udivmoddi4+0x242>
  406e34:	18f6      	adds	r6, r6, r3
  406e36:	f109 30ff 	add.w	r0, r9, #4294967295
  406e3a:	d241      	bcs.n	406ec0 <__udivmoddi4+0x2bc>
  406e3c:	42b7      	cmp	r7, r6
  406e3e:	d93f      	bls.n	406ec0 <__udivmoddi4+0x2bc>
  406e40:	f1a9 0902 	sub.w	r9, r9, #2
  406e44:	441e      	add	r6, r3
  406e46:	1bf6      	subs	r6, r6, r7
  406e48:	b2a0      	uxth	r0, r4
  406e4a:	fbb6 f4fc 	udiv	r4, r6, ip
  406e4e:	fb0c 6614 	mls	r6, ip, r4, r6
  406e52:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  406e56:	fb04 f808 	mul.w	r8, r4, r8
  406e5a:	45b8      	cmp	r8, r7
  406e5c:	d907      	bls.n	406e6e <__udivmoddi4+0x26a>
  406e5e:	18ff      	adds	r7, r7, r3
  406e60:	f104 30ff 	add.w	r0, r4, #4294967295
  406e64:	d228      	bcs.n	406eb8 <__udivmoddi4+0x2b4>
  406e66:	45b8      	cmp	r8, r7
  406e68:	d926      	bls.n	406eb8 <__udivmoddi4+0x2b4>
  406e6a:	3c02      	subs	r4, #2
  406e6c:	441f      	add	r7, r3
  406e6e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  406e72:	ebc8 0707 	rsb	r7, r8, r7
  406e76:	fba0 8902 	umull	r8, r9, r0, r2
  406e7a:	454f      	cmp	r7, r9
  406e7c:	4644      	mov	r4, r8
  406e7e:	464e      	mov	r6, r9
  406e80:	d314      	bcc.n	406eac <__udivmoddi4+0x2a8>
  406e82:	d029      	beq.n	406ed8 <__udivmoddi4+0x2d4>
  406e84:	b365      	cbz	r5, 406ee0 <__udivmoddi4+0x2dc>
  406e86:	ebba 0304 	subs.w	r3, sl, r4
  406e8a:	eb67 0706 	sbc.w	r7, r7, r6
  406e8e:	fa07 fe0e 	lsl.w	lr, r7, lr
  406e92:	40cb      	lsrs	r3, r1
  406e94:	40cf      	lsrs	r7, r1
  406e96:	ea4e 0303 	orr.w	r3, lr, r3
  406e9a:	e885 0088 	stmia.w	r5, {r3, r7}
  406e9e:	2100      	movs	r1, #0
  406ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ea4:	4613      	mov	r3, r2
  406ea6:	e6f8      	b.n	406c9a <__udivmoddi4+0x96>
  406ea8:	4610      	mov	r0, r2
  406eaa:	e6e0      	b.n	406c6e <__udivmoddi4+0x6a>
  406eac:	ebb8 0402 	subs.w	r4, r8, r2
  406eb0:	eb69 0603 	sbc.w	r6, r9, r3
  406eb4:	3801      	subs	r0, #1
  406eb6:	e7e5      	b.n	406e84 <__udivmoddi4+0x280>
  406eb8:	4604      	mov	r4, r0
  406eba:	e7d8      	b.n	406e6e <__udivmoddi4+0x26a>
  406ebc:	4611      	mov	r1, r2
  406ebe:	e795      	b.n	406dec <__udivmoddi4+0x1e8>
  406ec0:	4681      	mov	r9, r0
  406ec2:	e7c0      	b.n	406e46 <__udivmoddi4+0x242>
  406ec4:	468a      	mov	sl, r1
  406ec6:	e77c      	b.n	406dc2 <__udivmoddi4+0x1be>
  406ec8:	3b02      	subs	r3, #2
  406eca:	443c      	add	r4, r7
  406ecc:	e748      	b.n	406d60 <__udivmoddi4+0x15c>
  406ece:	4608      	mov	r0, r1
  406ed0:	e70a      	b.n	406ce8 <__udivmoddi4+0xe4>
  406ed2:	3802      	subs	r0, #2
  406ed4:	443e      	add	r6, r7
  406ed6:	e72f      	b.n	406d38 <__udivmoddi4+0x134>
  406ed8:	45c2      	cmp	sl, r8
  406eda:	d3e7      	bcc.n	406eac <__udivmoddi4+0x2a8>
  406edc:	463e      	mov	r6, r7
  406ede:	e7d1      	b.n	406e84 <__udivmoddi4+0x280>
  406ee0:	4629      	mov	r1, r5
  406ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ee6:	bf00      	nop

00406ee8 <__aeabi_idiv0>:
  406ee8:	4770      	bx	lr
  406eea:	bf00      	nop
  406eec:	50504128 	.word	0x50504128
  406ef0:	52452829 	.word	0x52452829
  406ef4:	255b2952 	.word	0x255b2952
  406ef8:	255b5d73 	.word	0x255b5d73
  406efc:	00005d64 	.word	0x00005d64
  406f00:	61766e49 	.word	0x61766e49
  406f04:	2064696c 	.word	0x2064696c
  406f08:	54434f49 	.word	0x54434f49
  406f0c:	6f63204c 	.word	0x6f63204c
  406f10:	6e616d6d 	.word	0x6e616d6d
  406f14:	000a2164 	.word	0x000a2164
  406f18:	0000000d 	.word	0x0000000d

00406f1c <__FUNCTION__.9672>:
  406f1c:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....

00406f2c <__FUNCTION__.8784>:
  406f2c:	5f666968 00727369                       hif_isr.

00406f34 <__FUNCTION__.8805>:
  406f34:	5f666968 65636572 00657669 46494828     hif_receive.(HIF
  406f44:	69614629 6f74206c 6b617720 74207075     )Fail to wakup t
  406f54:	63206568 0a706968 00000000 66696828     he chip.....(hif
  406f64:	49572029 485f4946 5f54534f 5f564352     ) WIFI_HOST_RCV_
  406f74:	4c525443 6220315f 66207375 0a6c6961     CTRL_1 bus fail.
  406f84:	00000000 66696828 64612029 73657264     ....(hif) addres
  406f94:	75622073 61662073 000a6c69 66696828     s bus fail..(hif
  406fa4:	6f432029 70757272 20646574 6b636170     ) Corrupted pack
  406fb4:	53207465 20657a69 7525203d 204c3c20     et Size = %u <L 
  406fc4:	7525203d 2047202c 7525203d 504f202c     = %u, G = %u, OP
  406fd4:	25203d20 3e583230 0000000a 66696828      = %02X>....(hif
  406fe4:	6e692029 696c6176 72672064 2070756f     ) invalid group 
  406ff4:	000a4449 66696828 6f682029 61207473     ID..(hif) host a
  407004:	64207070 276e6469 65732074 58522074     pp didn't set RX
  407014:	6e6f4420 00000a65 66696828 72572029      Done...(hif) Wr
  407024:	20676e6f 657a6953 0000000a 66696828     ong Size....(hif
  407034:	61462029 2065736c 65746e69 70757272     ) False interrup
  407044:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
  407054:	74206c69 6552206f 69206461 7265746e     il to Read inter
  407064:	74707572 67657220 0000000a 66696828     rupt reg....(hif
  407074:	41462029 74204c49 6177206f 7075656b     ) FAIL to wakeup
  407084:	65687420 69686320 00000a70 46494828      the chip...(HIF
  407094:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
  4070a4:	746e6920 75727265 25207470 72742064      interrupt %d tr
  4070b4:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
  4070c4:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
  4070d4:	72612064 656d7567 000a746e 20505041     d argument..APP 
  4070e4:	75716552 65747365 69532064 6920657a     Requested Size i
  4070f4:	616c2073 72656772 61687420 6874206e     s larger than th
  407104:	65722065 65766963 75622064 72656666     e recived buffer
  407114:	7a697320 253c2065 253c3e64 000a3e64      size <%d><%d>..
  407124:	20505041 75716552 65747365 64412064     APP Requested Ad
  407134:	73657264 65622073 646e6f79 65687420     dress beyond the
  407144:	63657220 64657669 66756220 20726566      recived buffer 
  407154:	72646461 20737365 20646e61 676e656c     address and leng
  407164:	000a6874 20705247 6425203f 0000000a     th..GRp ? %d....

00407174 <__FUNCTION__.8820>:
  407174:	5f666968 69676572 72657473 0062635f     hif_register_cb.

00407184 <__FUNCTION__.8774>:
  407184:	5f666968 646e6573 00000000              hif_send....

00407190 <__FUNCTION__.8790>:
  407190:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

004071a0 <__FUNCTION__.8799>:
  4071a0:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
  4071b0:	0063735f                                _sc.

004071b4 <__FUNCTION__.8747>:
  4071b4:	5f6d326d 69666977 0062635f 50504128     m2m_wifi_cb.(APP
  4071c4:	4e492829 00294f46 666e6f43 7463696c     )(INFO).Conflict
  4071d4:	49206465 20222050 252e7525 75252e75     ed IP " %u.%u.%u
  4071e4:	2075252e 000a2022 20514552 20746f4e     .%u " ..REQ Not 
  4071f4:	69666564 2064656e 000a6425 41564e49     defined %d..INVA
  407204:	2044494c 4e494f50 0a524554 00000000     LID POINTER.....
  407214:	41564e49 2044494c 44495353 0000000a     INVALID SSID....
  407224:	41564e49 2044494c 000a4843 41564e49     INVALID CH..INVA
  407234:	2044494c 50434844 52455320 20524556     LID DHCP SERVER 
  407244:	000a5049 41564e49 2044494c 2059454b     IP..INVALID KEY 
  407254:	45444e49 00000a58 41564e49 2044494c     INDEX...INVALID 
  407264:	2059454b 455a4953 0000000a 41564e49     KEY SIZE....INVA
  407274:	2044494c 20504557 0a59454b 00000000     LID WEP KEY.....
  407284:	41564e49 2044494c 48545541 49544e45     INVALID AUTHENTI
  407294:	49544143 4d204e4f 0a45444f 00000000     CATION MODE.....
  4072a4:	6d726946 65726177 72657620 3a202020     Firmware ver   :
  4072b4:	2e752520 252e7525 00000a75 206e694d      %u.%u.%u...Min 
  4072c4:	76697264 76207265 3a207265 2e752520     driver ver : %u.
  4072d4:	252e7525 00000a75 72727543 69726420     %u.%u...Curr dri
  4072e4:	20726576 3a726576 2e752520 252e7525     ver ver: %u.%u.%
  4072f4:	00000a75 6d73694d 68637461 72694620     u...Mismatch Fir
  407304:	7277616d 65562065 6f697372 00000a6e     mawre Version...
  407314:	2079654b 6e207369 7620746f 64696c61     Key is not valid
  407324:	0000000a 61766e49 2064696c 0a79654b     ....Invalid Key.
  407334:	00000000 44495353 4e454c20 564e4920     ....SSID LEN INV
  407344:	44494c41 0000000a 49204843 4c41564e     ALID....CH INVAL
  407354:	000a4449 61766e49 2064696c 20706557     ID..Invalid Wep 
  407364:	2079656b 65646e69 64252078 0000000a     key index %d....
  407374:	61766e49 2064696c 20706557 2079656b     Invalid Wep key 
  407384:	676e656c 25206874 00000a64 6f636e49     length %d...Inco
  407394:	63657272 53502074 656b204b 656c2079     rrect PSK key le
  4073a4:	6874676e 0000000a 65646e75 656e6966     ngth....undefine
  4073b4:	65732064 79742063 000a6570 41564e49     d sec type..INVA
  4073c4:	2044494c 6f206f4e 63732066 73206e61     LID No of scan s
  4073d4:	73746f6c 00000a21 41564e49 2044494c     lots!...INVALID 
  4073e4:	6e616373 6f6c7320 69742074 0a21656d     scan slot time!.
  4073f4:	00000000 41564e49 2044494c 6f206f4e     ....INVALID No o
  407404:	72702066 2065626f 75716572 73747365     f probe requests
  407414:	72657020 61637320 6c73206e 000a746f      per scan slot..
  407424:	41564e49 2044494c 49535352 72687420     INVALID RSSI thr
  407434:	6f687365 2520646c 000a2064 5f53505f     eshold %d .._PS_
  407444:	56524553 205f5245 6e207369 6420746f     SERVER_ is not d
  407454:	6e696665 000a6465 7473694c 63206e65     efined..Listen c
  407464:	6e6e6168 73206c65 6c756f68 6e6f2064     hannel should on
  407474:	6220796c 2c312065 6f203620 31312072     ly be 1, 6 or 11
  407484:	0000000a 45574f50 41532052 25204556     ....POWER SAVE %
  407494:	00000a64 41564e49 2044494c 414d4f44     d...INVALID DOMA
  4074a4:	4e204e49 0a454d41 00000000 474e5250     IN NAME.....PRNG
  4074b4:	66754220 20726566 65637865 64656465      Buffer exceeded
  4074c4:	78616d20 6d756d69 7a697320 64252065      maximum size %d
  4074d4:	20726f20 4c4c554e 66754220 0a726566      or NULL Buffer.
  4074e4:	00000000                                ....

004074e8 <__FUNCTION__.8771>:
  4074e8:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

004074f8 <__FUNCTION__.8678>:
  4074f8:	70696863 6965645f 0074696e              chip_deinit.

00407504 <__FUNCTION__.8584>:
  407504:	635f6d6e 656c6b6c 775f7373 00656b61     nm_clkless_wake.
  407514:	20737542 6f727265 31282072 57202e29     Bus error (1). W
  407524:	20656b61 66207075 656c6961 00000a64     ake up failed...
  407534:	20737542 6f727265 32282072 57202e29     Bus error (2). W
  407544:	20656b61 66207075 656c6961 00000a64     ake up failed...
  407554:	636f6c63 7320736b 6c6c6974 46464f20     clocks still OFF
  407564:	6157202e 7520656b 61662070 64656c69     . Wake up failed
  407574:	0000000a 696d6e5b 61747320 3a5d7472     ....[nmi start]:
  407584:	69616620 6572206c 72206461 30206765      fail read reg 0
  407594:	31313178 2e2e2038 00000a2e 3a676572     x1118 ......reg:
  4075a4:	2f207825 20782520 0000000a 6c696166     %x / %x ....fail
  4075b4:	74206465 6564206f 696e692d 6c616974     ed to de-initial
  4075c4:	0a657a69 00000000 6f727245 68772072     ize.....Error wh
  4075d4:	20656c69 74697277 20676e69 0a676572     ile writing reg.
  4075e4:	00000000 6f727245 68772072 20656c69     ....Error while 
  4075f4:	64616572 20676e69 0a676572 00000000     reading reg.....
  407604:	6c75705b 5f70756c 6c727463 66203a5d     [pullup_ctrl]: f
  407614:	656c6961 6f742064 61657220 00000a64     ailed to read...
  407624:	6c75705b 5f70756c 6c727463 66203a5d     [pullup_ctrl]: f
  407634:	656c6961 6f742064 69727720 000a6574     ailed to write..
  407644:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
  407654:	6e69206c 62207469 000a7375 70696843     l init bus..Chip
  407664:	20444920 0a786c25 00000000 6c696166      ID %lx.....fail
  407674:	74206465 6e65206f 656c6261 746e6920     ed to enable int
  407684:	75727265 2e737470 00000a2e 696d6e5b     errupts.....[nmi
  407694:	6f747320 203a5d70 70696863 6965645f      stop]: chip_dei
  4076a4:	2074696e 6c696166 0000000a 696d6e5b     nit fail....[nmi
  4076b4:	6f747320 203a5d70 20495053 73616c66      stop]: SPI flas
  4076c4:	69642068 6c626173 61662065 000a6c69     h disable fail..
  4076d4:	696d6e5b 6f747320 203a5d70 6c696166     [nmi stop]: fail
  4076e4:	696e6920 75622074 00000a73               init bus...

004076f0 <__FUNCTION__.8665>:
  4076f0:	645f6d6e 695f7672 0074696e              nm_drv_init.

004076fc <__FUNCTION__.8672>:
  4076fc:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...

0040770c <__FUNCTION__.8073>:
  40770c:	5f697073 61746164 6165725f 00000064     spi_data_read...

0040771c <crc7_syndrome_table>:
  40771c:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
  40772c:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
  40773c:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
  40774c:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
  40775c:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
  40776c:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
  40777c:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
  40778c:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
  40779c:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
  4077ac:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
  4077bc:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
  4077cc:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
  4077dc:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
  4077ec:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
  4077fc:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
  40780c:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy

0040781c <__FUNCTION__.8140>:
  40781c:	735f6d6e 695f6970 0074696e              nm_spi_init.

00407828 <__FUNCTION__.8088>:
  407828:	5f697073 61746164 6972775f 00006574     spi_data_write..

00407838 <__FUNCTION__.8123>:
  407838:	735f6d6e 725f6970 00646165 696d6e5b     nm_spi_read.[nmi
  407848:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  407858:	65722064 6e6f7073 72206573 2c646165     d response read,
  407868:	73756220 72726520 2e2e726f 00000a2e      bus error......
  407878:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407888:	61642064 72206174 6f707365 2065736e     d data response 
  407898:	64616572 7562202c 72652073 2e726f72     read, bus error.
  4078a8:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  4078b8:	656c6961 61642064 72206174 6f707365     ailed data respo
  4078c8:	2065736e 64616572 282e2e2e 78323025     nse read...(%02x
  4078d8:	00000a29 696d6e5b 69707320 46203a5d     )...[nmi spi]: F
  4078e8:	656c6961 61642064 62206174 6b636f6c     ailed data block
  4078f8:	61657220 62202c64 65207375 726f7272      read, bus error
  407908:	0a2e2e2e 00000000 696d6e5b 69707320     ........[nmi spi
  407918:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
  407928:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
  407938:	65207375 726f7272 0a2e2e2e 00000000     us error........
  407948:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407958:	6d632064 72772064 2c657469 73756220     d cmd write, bus
  407968:	72726520 2e2e726f 00000a2e 696d6e5b      error......[nmi
  407978:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  407988:	77202c64 65746972 67657220 30252820     d, write reg (%0
  407998:	2e297838 000a2e2e 696d6e5b 69707320     8x).....[nmi spi
  4079a8:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
  4079b8:	6e6f7073 202c6573 74697277 65722065     sponse, write re
  4079c8:	25282067 29783830 0a2e2e2e 00000000     g (%08x)........
  4079d8:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  4079e8:	6d632064 72202c64 20646165 20676572     d cmd, read reg 
  4079f8:	38302528 2e2e2978 00000a2e 696d6e5b     (%08x)......[nmi
  407a08:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  407a18:	65722064 6e6f7073 202c6573 64616572     d response, read
  407a28:	67657220 30252820 2e297838 000a2e2e      reg (%08x).....
  407a38:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407a48:	61642064 72206174 2e646165 000a2e2e     d data read.....
  407a58:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407a68:	6e692064 6e726574 72206c61 20646165     d internal read 
  407a78:	746f7270 6c6f636f 74697720 52432068     protocol with CR
  407a88:	6e6f2043 6572202c 69727974 7720676e     C on, retyring w
  407a98:	20687469 20435243 2e66666f 000a2e2e     ith CRC off.....
  407aa8:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407ab8:	6e692064 6e726574 72206c61 20646165     d internal read 
  407ac8:	746f7270 6c6f636f 0a2e2e2e 00000000     protocol........
  407ad8:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407ae8:	6e692064 6e726574 77206c61 65746972     d internal write
  407af8:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
  407b08:	0000000a 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  407b18:	206c6961 20646d63 64616572 69686320     ail cmd read chi
  407b28:	64692070 0a2e2e2e 00000000 696d6e5b     p id........[nmi
  407b38:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  407b48:	72202c64 20646165 636f6c62 2528206b     d, read block (%
  407b58:	29783830 0a2e2e2e 00000000 696d6e5b     08x)........[nmi
  407b68:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  407b78:	65722064 6e6f7073 202c6573 64616572     d response, read
  407b88:	6f6c6220 28206b63 78383025 2e2e2e29      block (%08x)...
  407b98:	0000000a 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  407ba8:	656c6961 6c622064 206b636f 61746164     ailed block data
  407bb8:	61657220 2e2e2e64 0000000a 696d6e5b      read.......[nmi
  407bc8:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  407bd8:	77202c64 65746972 6f6c6220 28206b63     d, write block (
  407be8:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
  407bf8:	69707320 203a5d20 6c696146 63206465      spi ]: Failed c
  407c08:	7220646d 6f707365 2c65736e 69727720     md response, wri
  407c18:	62206574 6b636f6c 30252820 2e297838     te block (%08x).
  407c28:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  407c38:	656c6961 61642064 62206174 6b636f6c     ailed data block
  407c48:	646d6320 69727720 202c6574 20737562      cmd write, bus 
  407c58:	6f727265 2e2e2e72 0000000a 696d6e5b     error.......[nmi
  407c68:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
  407c78:	62206174 6b636f6c 69727720 202c6574     ta block write, 
  407c88:	20737562 6f727265 2e2e2e72 0000000a     bus error.......
  407c98:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  407ca8:	61642064 62206174 6b636f6c 63726320     d data block crc
  407cb8:	69727720 202c6574 20737562 6f727265      write, bus erro
  407cc8:	2e2e2e72 0000000a 696d6e5b 69707320     r.......[nmi spi
  407cd8:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
  407ce8:	61746164 69727720 2e2e6574 00000a2e     data write......

00407cf8 <__FUNCTION__.8098>:
  407cf8:	5f697073 74697277 65725f65 00000067     spi_write_reg...

00407d08 <__FUNCTION__.8049>:
  407d08:	5f697073 00646d63                       spi_cmd.

00407d10 <__FUNCTION__.8106>:
  407d10:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

00407d20 <__FUNCTION__.8057>:
  407d20:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00407d2c <__FUNCTION__.8115>:
  407d2c:	5f697073 64616572 6765725f 00000000     spi_read_reg....
  407d3c:	52524528 75432952 6e657272 253c2074     (ERRR)Current <%
  407d4c:	000a3e64 20494e53 65637845 20736465     d>..SNI Exceeds 
  407d5c:	2078614d 676e654c 000a6874 6e6b6e55     Max Length..Unkn
  407d6c:	206e776f 204c5353 6b636f53 4f207465     own SSL Socket O
  407d7c:	6f697470 6425206e 0000000a 20746f4e     ption %d....Not 
  407d8c:	204c5353 6b636f53 000a7465 6b636f73     SSL Socket..sock
  407d9c:	635f7465 63203a62 656e6e6f 73207463     et_cb: connect s
  407dac:	65636375 0d217373 0000000a 20544547     uccess!.....GET 
  407dbc:	656c3f2f 74733d64 73757461 00000000     /?led=status....
  407dcc:	6b636f73 635f7465 63203a62 656e6e6f     socket_cb: conne
  407ddc:	65207463 726f7272 000a0d21 6b636f73     ct error!...sock
  407dec:	635f7465 73203a62 20646e65 63637573     et_cb: send succ
  407dfc:	21737365 00000a0d 0d207325 0000000a     ess!....%s .....
  407e0c:	6b636f73 635f7465 72203a62 20766365     socket_cb: recv 
  407e1c:	6f727265 0a0d2172 00000000 69666977     error!......wifi
  407e2c:	3a62635f 4d324d20 4649575f 45525f49     _cb: M2M_WIFI_RE
  407e3c:	435f5053 535f4e4f 45544154 4148435f     SP_CON_STATE_CHA
  407e4c:	4445474e 4f43203a 43454e4e 0d444554     NGED: CONNECTED.
  407e5c:	0000000a 69666977 3a62635f 4d324d20     ....wifi_cb: M2M
  407e6c:	4649575f 45525f49 435f5053 535f4e4f     _WIFI_RESP_CON_S
  407e7c:	45544154 4148435f 4445474e 4944203a     TATE_CHANGED: DI
  407e8c:	4e4f4353 5443454e 0a0d4445 00000000     SCONNECTED......
  407e9c:	30303131 31373832 00000000 4c2d5054     11002871....TP-L
  407eac:	5f4b4e49 38454139 00000000 69666977     INK_9AE8....wifi
  407ebc:	3a62635f 4d324d20 4649575f 45525f49     _cb: M2M_WIFI_RE
  407ecc:	48445f51 435f5043 3a464e4f 20504920     Q_DHCP_CONF: IP 
  407edc:	25207369 75252e75 2e75252e 0a0d7525     is %u.%u.%u.%u..
  407eec:	00000000 57202d2d 31434e49 20303035     ....-- WINC1500 
  407efc:	20504354 76726573 65207265 706d6178     TCP server examp
  407f0c:	2d20656c 2d0a0d2d 4153202d 3037454d     le --..-- SAME70
  407f1c:	4c50582d 2d2d2044 2d2d0a0d 6d6f4320     -XPLD --..-- Com
  407f2c:	656c6970 4d203a64 20207961 30322035     piled: May  5 20
  407f3c:	31203731 30303a34 2034353a 0a0d2d2d     17 14:00:54 --..
  407f4c:	00000000 6e69616d 326d203a 69775f6d     ....main: m2m_wi
  407f5c:	695f6966 2074696e 6c6c6163 72726520     fi_init call err
  407f6c:	2821726f 0d296425 0000000a 6e69616d     or!(%d).....main
  407f7c:	6166203a 64656c69 206f7420 61657263     : failed to crea
  407f8c:	54206574 63205043 6e65696c 6f732074     te TCP client so
  407f9c:	74656b63 72726520 0d21726f 0000000a     cket error!.....
  407fac:	6e69616d 6166203a 64656c69 206f7420     main: failed to 
  407fbc:	6e6e6f63 20746365 6b636f73 65207465     connect socket e
  407fcc:	726f7272 000a0d21 656e6f43 64617463     rror!...Conectad
  407fdc:	2021206f 0000000a 00000043              o ! ....C...

00407fe8 <_global_impure_ptr>:
  407fe8:	20400020                                 .@ 

00407fec <zeroes.6993>:
  407fec:	30303030 30303030 30303030 30303030     0000000000000000
  407ffc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40800c:	00000000 33323130 37363534 62613938     ....0123456789ab
  40801c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

0040802c <blanks.6992>:
  40802c:	20202020 20202020 20202020 20202020                     

0040803c <_init>:
  40803c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40803e:	bf00      	nop
  408040:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408042:	bc08      	pop	{r3}
  408044:	469e      	mov	lr, r3
  408046:	4770      	bx	lr

00408048 <__init_array_start>:
  408048:	0040509d 	.word	0x0040509d

0040804c <__frame_dummy_init_array_entry>:
  40804c:	00400165                                e.@.

00408050 <_fini>:
  408050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408052:	bf00      	nop
  408054:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408056:	bc08      	pop	{r3}
  408058:	469e      	mov	lr, r3
  40805a:	4770      	bx	lr

0040805c <__fini_array_start>:
  40805c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <egstrNmBusCapabilities>:
2040000c:	1000 0000                                   ....

20400010 <clk_status_reg_adr>:
20400010:	000f 0000                                   ....

20400014 <g_interrupt_enabled>:
20400014:	0001 0000                                   ....

20400018 <SystemCoreClock>:
20400018:	0900 003d                                   ..=.

2040001c <tcp_client_socket>:
2040001c:	00ff 0000                                   ....

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
20400054:	7fe4 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <_impure_ptr>:
20400448:	0020 2040                                    .@ 

2040044c <lc_ctype_charset>:
2040044c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2040046c <__mb_cur_max>:
2040046c:	0001 0000                                   ....

20400470 <__malloc_av_>:
	...
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 

20400878 <__malloc_trim_threshold>:
20400878:	0000 0002                                   ....

2040087c <__malloc_sbrk_base>:
2040087c:	ffff ffff                                   ....

20400880 <__wctomb>:
20400880:	699d 0040                                   .i@.
