{"vcs1":{"timestamp_begin":1731247757.898908169, "rt":4.22, "ut":2.38, "st":0.28}}
{"vcselab":{"timestamp_begin":1731247762.202332151, "rt":1.36, "ut":0.33, "st":0.13}}
{"link":{"timestamp_begin":1731247763.641947902, "rt":0.39, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731247757.259398957}
{"VCS_COMP_START_TIME": 1731247757.259398957}
{"VCS_COMP_END_TIME": 1731247769.614660526}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336472}}
{"stitch_vcselab": {"peak_mem": 231628}}
