//
// File created by:  irun
// Do not modify this file
//
+prog_path=/home/LiauYiShang/VLSI2024/hw3/P76131084/./sim/prog4
+rdcycle=1
+incdir+/home/LiauYiShang/VLSI2024/hw3/P76131084/./src+/home/LiauYiShang/VLSI2024/hw3/P76131084/./src/AXI+/home/LiauYiShang/VLSI2024/hw3/P76131084/./include+/home/LiauYiShang/VLSI2024/hw3/P76131084/./sim
+define+prog4
+define+CYCLE=5.0
+define+CYCLE2=50.0
+define+MAX=30000000
+access+r
+nc64bit
+notimingcheck
-ACCESS
+r
-NOTIMINGCHECKS
-MESSAGES
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cds.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdl.var
-WORK
worklib
-HASXLMODE
