INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/FIFO/FIFO.srcs/sources_1/new/fifo_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/FIFO/FIFO.srcs/sim_1/new/fifo_example_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_example_tb
