===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.0658 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3831 ( 10.1%)    4.3831 ( 14.6%)  FIR Parser
   22.5015 ( 52.0%)   13.6883 ( 45.5%)  'firrtl.circuit' Pipeline
    2.6921 (  6.2%)    1.5104 (  5.0%)    'firrtl.module' Pipeline
    2.4029 (  5.5%)    1.3514 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2892 (  0.7%)    0.1590 (  0.5%)      LowerCHIRRTL
    0.2962 (  0.7%)    0.2962 (  1.0%)    InferWidths
    1.3065 (  3.0%)    1.3065 (  4.3%)    InferResets
    0.0808 (  0.2%)    0.0808 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0918 (  0.2%)    0.0918 (  0.3%)    PrefixModules
    1.4458 (  3.3%)    1.4458 (  4.8%)    LowerFIRRTLTypes
    9.9548 ( 23.0%)    5.5393 ( 18.4%)    'firrtl.module' Pipeline
    3.3223 (  7.7%)    1.8203 (  6.1%)      ExpandWhens
    6.6324 ( 15.3%)    3.7190 ( 12.4%)      Canonicalizer
    0.2862 (  0.7%)    0.2862 (  1.0%)    Inliner
    1.0832 (  2.5%)    1.0832 (  3.6%)    IMConstProp
    0.0406 (  0.1%)    0.0406 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.2056 (  7.4%)    1.7636 (  5.9%)    'firrtl.module' Pipeline
    3.2056 (  7.4%)    1.7636 (  5.9%)      Canonicalizer
    0.2256 (  0.5%)    0.2256 (  0.8%)    CreateSiFiveMetadata
    0.1356 (  0.3%)    0.1356 (  0.5%)    EmitOMIR
    0.0374 (  0.1%)    0.0374 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.4443 (  5.6%)    2.4443 (  8.1%)  LowerFIRRTLToHW
    1.5815 (  3.7%)    1.5815 (  5.3%)  HWMemSimImpl
    8.1954 ( 18.9%)    4.4314 ( 14.7%)  'hw.module' Pipeline
    0.1428 (  0.3%)    0.0766 (  0.3%)    HWCleanup
    2.6139 (  6.0%)    1.4425 (  4.8%)    CSE
    0.0062 (  0.0%)    0.0031 (  0.0%)      (A) DominanceInfo
    3.1139 (  7.2%)    1.6254 (  5.4%)    Canonicalizer
    0.0136 (  0.0%)    0.0070 (  0.0%)    HWLegalizeModules
    2.2516 (  5.2%)    1.2503 (  4.2%)    PrettifyVerilog
    3.5213 (  8.1%)    3.5213 ( 11.7%)  ExportVerilog
    0.0038 (  0.0%)    0.0038 (  0.0%)  Rest
   43.3104 (100.0%)   30.0658 (100.0%)  Total

{
  totalTime: 30.102,
  maxMemory: 911302656
}
