{
  "module_name": "gcc-msm8996.c",
  "hash_id": "1f5e2aaf6baa5ecc8d73895f49b4d71ecf9286eb70abb74bba86b644659bae25",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8996.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8996.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_GPLL0_EARLY_DIV,\n\tP_SLEEP_CLK,\n\tP_GPLL4,\n\tP_AUD_REF_CLK,\n};\n\nstatic struct clk_fixed_factor xo = {\n\t.mult = 1,\n\t.div = 1,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"xo\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"cxo\", .name = \"xo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll0_early = {\n\t.offset = 0x00000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo\", .name = \"xo_board\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll0_early_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_early_div\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0x00000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_gpll0_div_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_gpll0_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_gpll0_div_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_gpll0_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4_early = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo\", .name = \"xo_board\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4 = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll4_early.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_sleep_clk_map[] = {\n\t{ P_SLEEP_CLK, 5 }\n};\n\nstatic const struct clk_parent_data gcc_sleep_clk[] = {\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" }\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0.clkr.hw }\n};\n\nstatic const struct parent_map gcc_xo_sleep_clk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 5 }\n};\n\nstatic const struct clk_parent_data gcc_xo_sleep_clk[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" }\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll0_early_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_EARLY_DIV, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll0_early_div[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw }\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 5 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll4[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw }\n};\n\nstatic const struct parent_map gcc_xo_gpll0_aud_ref_clk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_AUD_REF_CLK, 2 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_aud_ref_clk[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .fw_name = \"aud_ref_clk\", .name = \"aud_ref_clk\" }\n};\n\nstatic const struct parent_map gcc_xo_gpll0_sleep_clk_gpll0_early_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GPLL0_EARLY_DIV, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_sleep_clk_gpll0_early_div[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n\t{ .hw = &gpll0_early_div.hw }\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll4_gpll0_early_div_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 5 },\n\t{ P_GPLL0_EARLY_DIV, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll4_gpll0_early_div[] = {\n\t{ .fw_name = \"cxo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0_early_div.hw }\n};\n\nstatic const struct freq_tbl ftbl_usb30_master_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0x0f014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_early_div_map,\n\t.freq_tbl = ftbl_usb30_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb30_mock_utmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x0f028,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_early_div_map,\n\t.freq_tbl = ftbl_usb30_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb3_phy_aux_clk_src[] = {\n\tF(1200000, P_XO, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x5000c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_sleep_clk_map,\n\t.freq_tbl = ftbl_usb3_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb3_phy_aux_clk_src\",\n\t\t.parent_data = gcc_xo_sleep_clk,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_sleep_clk),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb20_master_clk_src[] = {\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb20_master_clk_src = {\n\t.cmd_rcgr = 0x12010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_early_div_map,\n\t.freq_tbl = ftbl_usb20_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb20_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 usb20_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x12024,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_early_div_map,\n\t.freq_tbl = ftbl_usb30_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb20_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(96000000, P_GPLL4, 4, 0, 0),\n\tF(192000000, P_GPLL4, 2, 0, 0),\n\tF(384000000, P_GPLL4, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x13010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_gpll0_early_div_map,\n\t.freq_tbl = ftbl_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4_gpll0_early_div),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_sdcc1_ice_core_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x13024,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_gpll0_early_div_map,\n\t.freq_tbl = ftbl_sdcc1_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc2_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x14010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_map,\n\t.freq_tbl = ftbl_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc3_apps_clk_src = {\n\t.cmd_rcgr = 0x15010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_map,\n\t.freq_tbl = ftbl_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc4_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x16010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_sdcc4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1900c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x19020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_uart1_apps_clk_src[] = {\n\tF(3686400, P_GPLL0, 1, 96, 15625),\n\tF(7372800, P_GPLL0, 1, 192, 15625),\n\tF(14745600, P_GPLL0, 1, 384, 15625),\n\tF(16000000, P_GPLL0, 5, 2, 15),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(32000000, P_GPLL0, 1, 4, 75),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(46400000, P_GPLL0, 1, 29, 375),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(51200000, P_GPLL0, 1, 32, 375),\n\tF(56000000, P_GPLL0, 1, 7, 75),\n\tF(58982400, P_GPLL0, 1, 1536, 15625),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(63157895, P_GPLL0, 9.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x1a00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1b00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1b020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x1c00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1d00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1d020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x1e00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1f00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1f020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x2000c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2100c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x21020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x2200c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2300c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x23020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x2400c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2600c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x26020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x2700c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2800c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x28020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x2900c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2a00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2a020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x2b00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2c00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2c020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x2d00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2e00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2e020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x2f00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x3000c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x30020,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x3100c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_tsif_ref_clk_src[] = {\n\tF(105495, P_XO, 1, 1, 182),\n\t{ }\n};\n\nstatic struct clk_rcg2 tsif_ref_clk_src = {\n\t.cmd_rcgr = 0x36010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_aud_ref_clk_map,\n\t.freq_tbl = ftbl_tsif_ref_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"tsif_ref_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_aud_ref_clk,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_aud_ref_clk),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_sleep_clk_src = {\n\t.cmd_rcgr = 0x43014,\n\t.hid_width = 5,\n\t.parent_map = gcc_sleep_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sleep_clk_src\",\n\t\t.parent_data = gcc_sleep_clk,\n\t\t.num_parents = ARRAY_SIZE(gcc_sleep_clk),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 hmss_rbcpr_clk_src = {\n\t.cmd_rcgr = 0x48040,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_usb30_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_rbcpr_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 hmss_gpll0_clk_src = {\n\t.cmd_rcgr = 0x48058,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_gpll0_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gp1_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_sleep_clk_gpll0_early_div_map,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_sleep_clk_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_sleep_clk_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_sleep_clk_gpll0_early_div_map,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_sleep_clk_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_sleep_clk_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_sleep_clk_gpll0_early_div_map,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_sleep_clk_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_sleep_clk_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcie_aux_clk_src[] = {\n\tF(1010526, P_XO, 1, 1, 19),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_aux_clk_src = {\n\t.cmd_rcgr = 0x6c000,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_sleep_clk_map,\n\t.freq_tbl = ftbl_pcie_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_aux_clk_src\",\n\t\t.parent_data = gcc_xo_sleep_clk,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_sleep_clk),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_axi_clk_src[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_axi_clk_src = {\n\t.cmd_rcgr = 0x75024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_ufs_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_axi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_ice_core_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_ice_core_clk_src = {\n\t.cmd_rcgr = 0x76014,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_ufs_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_ice_core_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_qspi_ser_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(256000000, P_GPLL4, 1.5, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 qspi_ser_clk_src = {\n\t.cmd_rcgr = 0x8b00c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_gpll0_early_div_map,\n\t.freq_tbl = ftbl_qspi_ser_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"qspi_ser_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4_gpll0_early_div,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4_gpll0_early_div),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb3_axi_clk = {\n\t.halt_reg = 0x0f03c,\n\t.clkr = {\n\t\t.enable_reg = 0x0f03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_ufs_axi_clk = {\n\t.halt_reg = 0x75038,\n\t.clkr = {\n\t\t.enable_reg = 0x75038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_periph_noc_usb20_ahb_clk = {\n\t.halt_reg = 0x6010,\n\t.clkr = {\n\t\t.enable_reg = 0x6010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_periph_noc_usb20_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x9008,\n\t.clkr = {\n\t\t.enable_reg = 0x9008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_noc_cfg_ahb_clk\",\n\t\t\t.flags = CLK_IGNORE_UNUSED,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_bimc_gfx_clk = {\n\t.halt_reg = 0x9010,\n\t.clkr = {\n\t\t.enable_reg = 0x9010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_bimc_gfx_clk\",\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x0f008,\n\t.clkr = {\n\t\t.enable_reg = 0x0f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x0f00c,\n\t.clkr = {\n\t\t.enable_reg = 0x0f00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x0f010,\n\t.clkr = {\n\t\t.enable_reg = 0x0f010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x50000,\n\t.clkr = {\n\t\t.enable_reg = 0x50000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb3_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_reg = 0x50004,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x50004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"usb3_phy_pipe_clk_src\", .name = \"usb3_phy_pipe_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_master_clk = {\n\t.halt_reg = 0x12004,\n\t.clkr = {\n\t\t.enable_reg = 0x12004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_sleep_clk = {\n\t.halt_reg = 0x12008,\n\t.clkr = {\n\t\t.enable_reg = 0x12008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_mock_utmi_clk = {\n\t.halt_reg = 0x1200c,\n\t.clkr = {\n\t\t.enable_reg = 0x1200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb20_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x6a004,\n\t.clkr = {\n\t\t.enable_reg = 0x6a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x13004,\n\t.clkr = {\n\t\t.enable_reg = 0x13004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x13008,\n\t.clkr = {\n\t\t.enable_reg = 0x13008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x13038,\n\t.clkr = {\n\t\t.enable_reg = 0x13038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14008,\n\t.clkr = {\n\t\t.enable_reg = 0x14008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc3_apps_clk = {\n\t.halt_reg = 0x15004,\n\t.clkr = {\n\t\t.enable_reg = 0x15004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc3_ahb_clk = {\n\t.halt_reg = 0x15008,\n\t.clkr = {\n\t\t.enable_reg = 0x15008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc3_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x16008,\n\t.clkr = {\n\t\t.enable_reg = 0x16008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_sleep_clk = {\n\t.halt_reg = 0x17008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x19004,\n\t.clkr = {\n\t\t.enable_reg = 0x19004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x19008,\n\t.clkr = {\n\t\t.enable_reg = 0x19008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x1a004,\n\t.clkr = {\n\t\t.enable_reg = 0x1a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x1b004,\n\t.clkr = {\n\t\t.enable_reg = 0x1b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x1b008,\n\t.clkr = {\n\t\t.enable_reg = 0x1b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x1c004,\n\t.clkr = {\n\t\t.enable_reg = 0x1c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x1d004,\n\t.clkr = {\n\t\t.enable_reg = 0x1d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x1d008,\n\t.clkr = {\n\t\t.enable_reg = 0x1d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x1e004,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x1f004,\n\t.clkr = {\n\t\t.enable_reg = 0x1f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x1f008,\n\t.clkr = {\n\t\t.enable_reg = 0x1f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart4_apps_clk = {\n\t.halt_reg = 0x20004,\n\t.clkr = {\n\t\t.enable_reg = 0x20004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x21004,\n\t.clkr = {\n\t\t.enable_reg = 0x21004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x21008,\n\t.clkr = {\n\t\t.enable_reg = 0x21008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart5_apps_clk = {\n\t.halt_reg = 0x22004,\n\t.clkr = {\n\t\t.enable_reg = 0x22004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart5_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x23004,\n\t.clkr = {\n\t\t.enable_reg = 0x23004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x23008,\n\t.clkr = {\n\t\t.enable_reg = 0x23008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart6_apps_clk = {\n\t.halt_reg = 0x24004,\n\t.clkr = {\n\t\t.enable_reg = 0x24004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart6_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0x25004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_sleep_clk = {\n\t.halt_reg = 0x25008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {\n\t.halt_reg = 0x26004,\n\t.clkr = {\n\t\t.enable_reg = 0x26004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x26008,\n\t.clkr = {\n\t\t.enable_reg = 0x26008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart1_apps_clk = {\n\t.halt_reg = 0x27004,\n\t.clkr = {\n\t\t.enable_reg = 0x27004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {\n\t.halt_reg = 0x28004,\n\t.clkr = {\n\t\t.enable_reg = 0x28004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x28008,\n\t.clkr = {\n\t\t.enable_reg = 0x28008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart2_apps_clk = {\n\t.halt_reg = 0x29004,\n\t.clkr = {\n\t\t.enable_reg = 0x29004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {\n\t.halt_reg = 0x2a004,\n\t.clkr = {\n\t\t.enable_reg = 0x2a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x2a008,\n\t.clkr = {\n\t\t.enable_reg = 0x2a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart3_apps_clk = {\n\t.halt_reg = 0x2b004,\n\t.clkr = {\n\t\t.enable_reg = 0x2b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {\n\t.halt_reg = 0x2c004,\n\t.clkr = {\n\t\t.enable_reg = 0x2c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x2c008,\n\t.clkr = {\n\t\t.enable_reg = 0x2c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart4_apps_clk = {\n\t.halt_reg = 0x2d004,\n\t.clkr = {\n\t\t.enable_reg = 0x2d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_spi_apps_clk = {\n\t.halt_reg = 0x2e004,\n\t.clkr = {\n\t\t.enable_reg = 0x2e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x2e008,\n\t.clkr = {\n\t\t.enable_reg = 0x2e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart5_apps_clk = {\n\t.halt_reg = 0x2f004,\n\t.clkr = {\n\t\t.enable_reg = 0x2f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart5_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_spi_apps_clk = {\n\t.halt_reg = 0x30004,\n\t.clkr = {\n\t\t.enable_reg = 0x30004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x30008,\n\t.clkr = {\n\t\t.enable_reg = 0x30008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart6_apps_clk = {\n\t.halt_reg = 0x31004,\n\t.clkr = {\n\t\t.enable_reg = 0x31004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart6_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x34004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ahb_clk = {\n\t.halt_reg = 0x36004,\n\t.clkr = {\n\t\t.enable_reg = 0x36004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ref_clk = {\n\t.halt_reg = 0x36008,\n\t.clkr = {\n\t\t.enable_reg = 0x36008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&tsif_ref_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_inactivity_timers_clk = {\n\t.halt_reg = 0x3600c,\n\t.clkr = {\n\t\t.enable_reg = 0x3600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_inactivity_timers_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x46018,\n\t.clkr = {\n\t\t.enable_reg = 0x46018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_rbcpr_clk = {\n\t.halt_reg = 0x4800c,\n\t.clkr = {\n\t\t.enable_reg = 0x4800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&hmss_rbcpr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x6b008,\n\t.clkr = {\n\t\t.enable_reg = 0x6b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x6b00c,\n\t.clkr = {\n\t\t.enable_reg = 0x6b00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x6b010,\n\t.clkr = {\n\t\t.enable_reg = 0x6b010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x6b014,\n\t.clkr = {\n\t\t.enable_reg = 0x6b014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x6b018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x6b018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"pcie_0_pipe_clk_src\", .name = \"pcie_0_pipe_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x6d008,\n\t.clkr = {\n\t\t.enable_reg = 0x6d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x6d00c,\n\t.clkr = {\n\t\t.enable_reg = 0x6d00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x6d010,\n\t.clkr = {\n\t\t.enable_reg = 0x6d010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x6d014,\n\t.clkr = {\n\t\t.enable_reg = 0x6d014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x6d018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x6d018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"pcie_1_pipe_clk_src\", .name = \"pcie_1_pipe_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_slv_axi_clk = {\n\t.halt_reg = 0x6e008,\n\t.clkr = {\n\t\t.enable_reg = 0x6e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_mstr_axi_clk = {\n\t.halt_reg = 0x6e00c,\n\t.clkr = {\n\t\t.enable_reg = 0x6e00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_cfg_ahb_clk = {\n\t.halt_reg = 0x6e010,\n\t.clkr = {\n\t\t.enable_reg = 0x6e010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_aux_clk = {\n\t.halt_reg = 0x6e014,\n\t.clkr = {\n\t\t.enable_reg = 0x6e014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_pipe_clk = {\n\t.halt_reg = 0x6e018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x6e018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_2_pipe_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"pcie_2_pipe_clk_src\", .name = \"pcie_2_pipe_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x6f004,\n\t.clkr = {\n\t\t.enable_reg = 0x6f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_phy_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_phy_aux_clk = {\n\t.halt_reg = 0x6f008,\n\t.clkr = {\n\t\t.enable_reg = 0x6f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_axi_clk = {\n\t.halt_reg = 0x75008,\n\t.clkr = {\n\t\t.enable_reg = 0x75008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ahb_clk = {\n\t.halt_reg = 0x7500c,\n\t.clkr = {\n\t\t.enable_reg = 0x7500c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor ufs_tx_cfg_clk_src = {\n\t.mult = 1,\n\t.div = 16,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_tx_cfg_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_cfg_clk = {\n\t.halt_reg = 0x75010,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_tx_cfg_clk_src.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor ufs_rx_cfg_clk_src = {\n\t.mult = 1,\n\t.div = 16,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_rx_cfg_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_hlos1_vote_lpass_core_smmu_clk = {\n\t.halt_reg = 0x7d010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"hlos1_vote_lpass_core_smmu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hlos1_vote_lpass_adsp_smmu_clk = {\n\t.halt_reg = 0x7d014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"hlos1_vote_lpass_adsp_smmu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_cfg_clk = {\n\t.halt_reg = 0x75014,\n\t.clkr = {\n\t\t.enable_reg = 0x75014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_rx_cfg_clk_src.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_0_clk = {\n\t.halt_reg = 0x75018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x75018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_0_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_tx_symbol_0_clk_src\", .name = \"ufs_tx_symbol_0_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_0_clk = {\n\t.halt_reg = 0x7501c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x7501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_0_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_rx_symbol_0_clk_src\", .name = \"ufs_rx_symbol_0_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_1_clk = {\n\t.halt_reg = 0x75020,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x75020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_1_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_rx_symbol_1_clk_src\", .name = \"ufs_rx_symbol_1_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor ufs_ice_core_postdiv_clk_src = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_ice_core_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&ufs_ice_core_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_unipro_core_clk = {\n\t.halt_reg = 0x7600c,\n\t.clkr = {\n\t\t.enable_reg = 0x7600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_ice_core_postdiv_clk_src.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ice_core_clk = {\n\t.halt_reg = 0x76010,\n\t.clkr = {\n\t\t.enable_reg = 0x76010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_sys_clk_core_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x76030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_sys_clk_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_clk_core_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x76034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_clk_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre0_snoc_axi_clk = {\n\t.halt_reg = 0x81008,\n\t.clkr = {\n\t\t.enable_reg = 0x81008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre0_snoc_axi_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre0_cnoc_ahb_clk = {\n\t.halt_reg = 0x8100c,\n\t.clkr = {\n\t\t.enable_reg = 0x8100c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre0_cnoc_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_smmu_aggre0_axi_clk = {\n\t.halt_reg = 0x81014,\n\t.clkr = {\n\t\t.enable_reg = 0x81014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_smmu_aggre0_axi_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_smmu_aggre0_ahb_clk = {\n\t.halt_reg = 0x81018,\n\t.clkr = {\n\t\t.enable_reg = 0x81018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_smmu_aggre0_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre2_ufs_axi_clk = {\n\t.halt_reg = 0x83014,\n\t.clkr = {\n\t\t.enable_reg = 0x83014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre2_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre2_usb3_axi_clk = {\n\t.halt_reg = 0x83018,\n\t.clkr = {\n\t\t.enable_reg = 0x83018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre2_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_dcc_ahb_clk = {\n\t.halt_reg = 0x84004,\n\t.clkr = {\n\t\t.enable_reg = 0x84004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_dcc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre0_noc_mpu_cfg_ahb_clk = {\n\t.halt_reg = 0x85000,\n\t.clkr = {\n\t\t.enable_reg = 0x85000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre0_noc_mpu_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_ahb_clk = {\n\t.halt_reg = 0x8b004,\n\t.clkr = {\n\t\t.enable_reg = 0x8b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qspi_ser_clk = {\n\t.halt_reg = 0x8b008,\n\t.clkr = {\n\t\t.enable_reg = 0x8b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qspi_ser_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&qspi_ser_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_clkref_clk = {\n\t.halt_reg = 0x8800C,\n\t.clkr = {\n\t\t.enable_reg = 0x8800C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hdmi_clkref_clk = {\n\t.halt_reg = 0x88000,\n\t.clkr = {\n\t\t.enable_reg = 0x88000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hdmi_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_edp_clkref_clk = {\n\t.halt_reg = 0x88004,\n\t.clkr = {\n\t\t.enable_reg = 0x88004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_edp_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_clkref_clk = {\n\t.halt_reg = 0x88008,\n\t.clkr = {\n\t\t.enable_reg = 0x88008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_clkref_clk = {\n\t.halt_reg = 0x88010,\n\t.clkr = {\n\t\t.enable_reg = 0x88010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_rx2_usb2_clkref_clk = {\n\t.halt_reg = 0x88014,\n\t.clkr = {\n\t\t.enable_reg = 0x88014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_rx2_usb2_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_rx1_usb2_clkref_clk = {\n\t.halt_reg = 0x88018,\n\t.clkr = {\n\t\t.enable_reg = 0x88018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_rx1_usb2_clkref_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"cxo2\",\n\t\t\t\t.name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x8a000,\n\t.clkr = {\n\t\t.enable_reg = 0x8a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_mnoc_bimc_axi_clk = {\n\t.halt_reg = 0x8a004,\n\t.clkr = {\n\t\t.enable_reg = 0x8a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_mnoc_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_snoc_axi_clk = {\n\t.halt_reg = 0x8a024,\n\t.clkr = {\n\t\t.enable_reg = 0x8a024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_snoc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_q6_bimc_axi_clk = {\n\t.halt_reg = 0x8a028,\n\t.clkr = {\n\t\t.enable_reg = 0x8a028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_q6_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_hw *gcc_msm8996_hws[] = {\n\t&xo.hw,\n\t&gpll0_early_div.hw,\n\t&ufs_tx_cfg_clk_src.hw,\n\t&ufs_rx_cfg_clk_src.hw,\n\t&ufs_ice_core_postdiv_clk_src.hw,\n};\n\nstatic struct gdsc aggre0_noc_gdsc = {\n\t.gdscr = 0x81004,\n\t.gds_hw_ctrl = 0x81028,\n\t.pd = {\n\t\t.name = \"aggre0_noc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | ALWAYS_ON,\n};\n\nstatic struct gdsc hlos1_vote_aggre0_noc_gdsc = {\n\t.gdscr = 0x7d024,\n\t.pd = {\n\t\t.name = \"hlos1_vote_aggre0_noc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_lpass_adsp_gdsc = {\n\t.gdscr = 0x7d034,\n\t.pd = {\n\t\t.name = \"hlos1_vote_lpass_adsp\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_lpass_core_gdsc = {\n\t.gdscr = 0x7d038,\n\t.pd = {\n\t\t.name = \"hlos1_vote_lpass_core\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc usb30_gdsc = {\n\t.gdscr = 0xf004,\n\t.pd = {\n\t\t.name = \"usb30\",\n\t},\n\t \n\t.pwrsts = PWRSTS_RET_ON,\n};\n\nstatic struct gdsc pcie0_gdsc = {\n\t.gdscr = 0x6b004,\n\t.pd = {\n\t\t.name = \"pcie0\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie1_gdsc = {\n\t.gdscr = 0x6d004,\n\t.pd = {\n\t\t.name = \"pcie1\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie2_gdsc = {\n\t.gdscr = 0x6e004,\n\t.pd = {\n\t\t.name = \"pcie2\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ufs_gdsc = {\n\t.gdscr = 0x75004,\n\t.pd = {\n\t\t.name = \"ufs\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_msm8996_clocks[] = {\n\t[GPLL0_EARLY] = &gpll0_early.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL4_EARLY] = &gpll4_early.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[USB3_PHY_AUX_CLK_SRC] = &usb3_phy_aux_clk_src.clkr,\n\t[USB20_MASTER_CLK_SRC] = &usb20_master_clk_src.clkr,\n\t[USB20_MOCK_UTMI_CLK_SRC] = &usb20_mock_utmi_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC1_ICE_CORE_CLK_SRC] = &sdcc1_ice_core_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[SDCC3_APPS_CLK_SRC] = &sdcc3_apps_clk_src.clkr,\n\t[SDCC4_APPS_CLK_SRC] = &sdcc4_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_UART4_APPS_CLK_SRC] = &blsp1_uart4_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_UART5_APPS_CLK_SRC] = &blsp1_uart5_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_UART6_APPS_CLK_SRC] = &blsp1_uart6_apps_clk_src.clkr,\n\t[BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,\n\t[BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,\n\t[BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP2_UART3_APPS_CLK_SRC] = &blsp2_uart3_apps_clk_src.clkr,\n\t[BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP2_UART4_APPS_CLK_SRC] = &blsp2_uart4_apps_clk_src.clkr,\n\t[BLSP2_QUP5_SPI_APPS_CLK_SRC] = &blsp2_qup5_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP5_I2C_APPS_CLK_SRC] = &blsp2_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP2_UART5_APPS_CLK_SRC] = &blsp2_uart5_apps_clk_src.clkr,\n\t[BLSP2_QUP6_SPI_APPS_CLK_SRC] = &blsp2_qup6_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP6_I2C_APPS_CLK_SRC] = &blsp2_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP2_UART6_APPS_CLK_SRC] = &blsp2_uart6_apps_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[TSIF_REF_CLK_SRC] = &tsif_ref_clk_src.clkr,\n\t[GCC_SLEEP_CLK_SRC] = &gcc_sleep_clk_src.clkr,\n\t[HMSS_RBCPR_CLK_SRC] = &hmss_rbcpr_clk_src.clkr,\n\t[HMSS_GPLL0_CLK_SRC] = &hmss_gpll0_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[PCIE_AUX_CLK_SRC] = &pcie_aux_clk_src.clkr,\n\t[UFS_AXI_CLK_SRC] = &ufs_axi_clk_src.clkr,\n\t[UFS_ICE_CORE_CLK_SRC] = &ufs_ice_core_clk_src.clkr,\n\t[QSPI_SER_CLK_SRC] = &qspi_ser_clk_src.clkr,\n\t[GCC_SYS_NOC_USB3_AXI_CLK] = &gcc_sys_noc_usb3_axi_clk.clkr,\n\t[GCC_SYS_NOC_UFS_AXI_CLK] = &gcc_sys_noc_ufs_axi_clk.clkr,\n\t[GCC_PERIPH_NOC_USB20_AHB_CLK] = &gcc_periph_noc_usb20_ahb_clk.clkr,\n\t[GCC_MMSS_NOC_CFG_AHB_CLK] = &gcc_mmss_noc_cfg_ahb_clk.clkr,\n\t[GCC_MMSS_BIMC_GFX_CLK] = &gcc_mmss_bimc_gfx_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB20_MASTER_CLK] = &gcc_usb20_master_clk.clkr,\n\t[GCC_USB20_SLEEP_CLK] = &gcc_usb20_sleep_clk.clkr,\n\t[GCC_USB20_MOCK_UTMI_CLK] = &gcc_usb20_mock_utmi_clk.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC3_APPS_CLK] = &gcc_sdcc3_apps_clk.clkr,\n\t[GCC_SDCC3_AHB_CLK] = &gcc_sdcc3_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_SLEEP_CLK] = &gcc_blsp1_sleep_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK] = &gcc_blsp1_uart4_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_UART5_APPS_CLK] = &gcc_blsp1_uart5_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_UART6_APPS_CLK] = &gcc_blsp1_uart6_apps_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BLSP2_SLEEP_CLK] = &gcc_blsp2_sleep_clk.clkr,\n\t[GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_UART3_APPS_CLK] = &gcc_blsp2_uart3_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_UART4_APPS_CLK] = &gcc_blsp2_uart4_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_SPI_APPS_CLK] = &gcc_blsp2_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_I2C_APPS_CLK] = &gcc_blsp2_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_UART5_APPS_CLK] = &gcc_blsp2_uart5_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_SPI_APPS_CLK] = &gcc_blsp2_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_I2C_APPS_CLK] = &gcc_blsp2_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_UART6_APPS_CLK] = &gcc_blsp2_uart6_apps_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,\n\t[GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,\n\t[GCC_TSIF_INACTIVITY_TIMERS_CLK] = &gcc_tsif_inactivity_timers_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_HMSS_RBCPR_CLK] = &gcc_hmss_rbcpr_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_2_SLV_AXI_CLK] = &gcc_pcie_2_slv_axi_clk.clkr,\n\t[GCC_PCIE_2_MSTR_AXI_CLK] = &gcc_pcie_2_mstr_axi_clk.clkr,\n\t[GCC_PCIE_2_CFG_AHB_CLK] = &gcc_pcie_2_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_2_AUX_CLK] = &gcc_pcie_2_aux_clk.clkr,\n\t[GCC_PCIE_2_PIPE_CLK] = &gcc_pcie_2_pipe_clk.clkr,\n\t[GCC_PCIE_PHY_CFG_AHB_CLK] = &gcc_pcie_phy_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_PHY_AUX_CLK] = &gcc_pcie_phy_aux_clk.clkr,\n\t[GCC_UFS_AXI_CLK] = &gcc_ufs_axi_clk.clkr,\n\t[GCC_UFS_AHB_CLK] = &gcc_ufs_ahb_clk.clkr,\n\t[GCC_UFS_TX_CFG_CLK] = &gcc_ufs_tx_cfg_clk.clkr,\n\t[GCC_UFS_RX_CFG_CLK] = &gcc_ufs_rx_cfg_clk.clkr,\n\t[GCC_HLOS1_VOTE_LPASS_CORE_SMMU_CLK] = &gcc_hlos1_vote_lpass_core_smmu_clk.clkr,\n\t[GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK] = &gcc_hlos1_vote_lpass_adsp_smmu_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_0_CLK] = &gcc_ufs_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_0_CLK] = &gcc_ufs_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_1_CLK] = &gcc_ufs_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_UNIPRO_CORE_CLK] = &gcc_ufs_unipro_core_clk.clkr,\n\t[GCC_UFS_ICE_CORE_CLK] = &gcc_ufs_ice_core_clk.clkr,\n\t[GCC_UFS_SYS_CLK_CORE_CLK] = &gcc_ufs_sys_clk_core_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_CLK_CORE_CLK] = &gcc_ufs_tx_symbol_clk_core_clk.clkr,\n\t[GCC_AGGRE0_SNOC_AXI_CLK] = &gcc_aggre0_snoc_axi_clk.clkr,\n\t[GCC_AGGRE0_CNOC_AHB_CLK] = &gcc_aggre0_cnoc_ahb_clk.clkr,\n\t[GCC_SMMU_AGGRE0_AXI_CLK] = &gcc_smmu_aggre0_axi_clk.clkr,\n\t[GCC_SMMU_AGGRE0_AHB_CLK] = &gcc_smmu_aggre0_ahb_clk.clkr,\n\t[GCC_AGGRE2_UFS_AXI_CLK] = &gcc_aggre2_ufs_axi_clk.clkr,\n\t[GCC_AGGRE2_USB3_AXI_CLK] = &gcc_aggre2_usb3_axi_clk.clkr,\n\t[GCC_QSPI_AHB_CLK] = &gcc_qspi_ahb_clk.clkr,\n\t[GCC_QSPI_SER_CLK] = &gcc_qspi_ser_clk.clkr,\n\t[GCC_USB3_CLKREF_CLK] = &gcc_usb3_clkref_clk.clkr,\n\t[GCC_HDMI_CLKREF_CLK] = &gcc_hdmi_clkref_clk.clkr,\n\t[GCC_UFS_CLKREF_CLK] = &gcc_ufs_clkref_clk.clkr,\n\t[GCC_PCIE_CLKREF_CLK] = &gcc_pcie_clkref_clk.clkr,\n\t[GCC_RX2_USB2_CLKREF_CLK] = &gcc_rx2_usb2_clkref_clk.clkr,\n\t[GCC_RX1_USB2_CLKREF_CLK] = &gcc_rx1_usb2_clkref_clk.clkr,\n\t[GCC_EDP_CLKREF_CLK] = &gcc_edp_clkref_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_MSS_Q6_BIMC_AXI_CLK] = &gcc_mss_q6_bimc_axi_clk.clkr,\n\t[GCC_MSS_SNOC_AXI_CLK] = &gcc_mss_snoc_axi_clk.clkr,\n\t[GCC_MSS_MNOC_BIMC_AXI_CLK] = &gcc_mss_mnoc_bimc_axi_clk.clkr,\n\t[GCC_DCC_AHB_CLK] = &gcc_dcc_ahb_clk.clkr,\n\t[GCC_AGGRE0_NOC_MPU_CFG_AHB_CLK] = &gcc_aggre0_noc_mpu_cfg_ahb_clk.clkr,\n\t[GCC_MMSS_GPLL0_DIV_CLK] = &gcc_mmss_gpll0_div_clk.clkr,\n\t[GCC_MSS_GPLL0_DIV_CLK] = &gcc_mss_gpll0_div_clk.clkr,\n};\n\nstatic struct gdsc *gcc_msm8996_gdscs[] = {\n\t[AGGRE0_NOC_GDSC] = &aggre0_noc_gdsc,\n\t[HLOS1_VOTE_AGGRE0_NOC_GDSC] = &hlos1_vote_aggre0_noc_gdsc,\n\t[HLOS1_VOTE_LPASS_ADSP_GDSC] = &hlos1_vote_lpass_adsp_gdsc,\n\t[HLOS1_VOTE_LPASS_CORE_GDSC] = &hlos1_vote_lpass_core_gdsc,\n\t[USB30_GDSC] = &usb30_gdsc,\n\t[PCIE0_GDSC] = &pcie0_gdsc,\n\t[PCIE1_GDSC] = &pcie1_gdsc,\n\t[PCIE2_GDSC] = &pcie2_gdsc,\n\t[UFS_GDSC] = &ufs_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_msm8996_resets[] = {\n\t[GCC_SYSTEM_NOC_BCR] = { 0x4000 },\n\t[GCC_CONFIG_NOC_BCR] = { 0x5000 },\n\t[GCC_PERIPH_NOC_BCR] = { 0x6000 },\n\t[GCC_IMEM_BCR] = { 0x8000 },\n\t[GCC_MMSS_BCR] = { 0x9000 },\n\t[GCC_PIMEM_BCR] = { 0x0a000 },\n\t[GCC_QDSS_BCR] = { 0x0c000 },\n\t[GCC_USB_30_BCR] = { 0x0f000 },\n\t[GCC_USB_20_BCR] = { 0x12000 },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x12038 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x1203c },\n\t[GCC_USB3_PHY_BCR] = { 0x50020 },\n\t[GCC_USB3PHY_PHY_BCR] = { 0x50024 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },\n\t[GCC_SDCC1_BCR] = { 0x13000 },\n\t[GCC_SDCC2_BCR] = { 0x14000 },\n\t[GCC_SDCC3_BCR] = { 0x15000 },\n\t[GCC_SDCC4_BCR] = { 0x16000 },\n\t[GCC_BLSP1_BCR] = { 0x17000 },\n\t[GCC_BLSP1_QUP1_BCR] = { 0x19000 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x1a000 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x1b000 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x1c000 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x1d000 },\n\t[GCC_BLSP1_UART3_BCR] = { 0x1e000 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x1f000 },\n\t[GCC_BLSP1_UART4_BCR] = { 0x20000 },\n\t[GCC_BLSP1_QUP5_BCR] = { 0x21000 },\n\t[GCC_BLSP1_UART5_BCR] = { 0x22000 },\n\t[GCC_BLSP1_QUP6_BCR] = { 0x23000 },\n\t[GCC_BLSP1_UART6_BCR] = { 0x24000 },\n\t[GCC_BLSP2_BCR] = { 0x25000 },\n\t[GCC_BLSP2_QUP1_BCR] = { 0x26000 },\n\t[GCC_BLSP2_UART1_BCR] = { 0x27000 },\n\t[GCC_BLSP2_QUP2_BCR] = { 0x28000 },\n\t[GCC_BLSP2_UART2_BCR] = { 0x29000 },\n\t[GCC_BLSP2_QUP3_BCR] = { 0x2a000 },\n\t[GCC_BLSP2_UART3_BCR] = { 0x2b000 },\n\t[GCC_BLSP2_QUP4_BCR] = { 0x2c000 },\n\t[GCC_BLSP2_UART4_BCR] = { 0x2d000 },\n\t[GCC_BLSP2_QUP5_BCR] = { 0x2e000 },\n\t[GCC_BLSP2_UART5_BCR] = { 0x2f000 },\n\t[GCC_BLSP2_QUP6_BCR] = { 0x30000 },\n\t[GCC_BLSP2_UART6_BCR] = { 0x31000 },\n\t[GCC_PDM_BCR] = { 0x33000 },\n\t[GCC_PRNG_BCR] = { 0x34000 },\n\t[GCC_TSIF_BCR] = { 0x36000 },\n\t[GCC_TCSR_BCR] = { 0x37000 },\n\t[GCC_BOOT_ROM_BCR] = { 0x38000 },\n\t[GCC_MSG_RAM_BCR] = { 0x39000 },\n\t[GCC_TLMM_BCR] = { 0x3a000 },\n\t[GCC_MPM_BCR] = { 0x3b000 },\n\t[GCC_SEC_CTRL_BCR] = { 0x3d000 },\n\t[GCC_SPMI_BCR] = { 0x3f000 },\n\t[GCC_SPDM_BCR] = { 0x40000 },\n\t[GCC_CE1_BCR] = { 0x41000 },\n\t[GCC_BIMC_BCR] = { 0x44000 },\n\t[GCC_SNOC_BUS_TIMEOUT0_BCR] = { 0x49000 },\n\t[GCC_SNOC_BUS_TIMEOUT2_BCR] = { 0x49008 },\n\t[GCC_SNOC_BUS_TIMEOUT1_BCR] = { 0x49010 },\n\t[GCC_SNOC_BUS_TIMEOUT3_BCR] = { 0x49018 },\n\t[GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR] = { 0x49020 },\n\t[GCC_PNOC_BUS_TIMEOUT0_BCR] = { 0x4a000 },\n\t[GCC_PNOC_BUS_TIMEOUT1_BCR] = { 0x4a008 },\n\t[GCC_PNOC_BUS_TIMEOUT2_BCR] = { 0x4a010 },\n\t[GCC_PNOC_BUS_TIMEOUT3_BCR] = { 0x4a018 },\n\t[GCC_PNOC_BUS_TIMEOUT4_BCR] = { 0x4a020 },\n\t[GCC_CNOC_BUS_TIMEOUT0_BCR] = { 0x4b000 },\n\t[GCC_CNOC_BUS_TIMEOUT1_BCR] = { 0x4b008 },\n\t[GCC_CNOC_BUS_TIMEOUT2_BCR] = { 0x4b010 },\n\t[GCC_CNOC_BUS_TIMEOUT3_BCR] = { 0x4b018 },\n\t[GCC_CNOC_BUS_TIMEOUT4_BCR] = { 0x4b020 },\n\t[GCC_CNOC_BUS_TIMEOUT5_BCR] = { 0x4b028 },\n\t[GCC_CNOC_BUS_TIMEOUT6_BCR] = { 0x4b030 },\n\t[GCC_CNOC_BUS_TIMEOUT7_BCR] = { 0x4b038 },\n\t[GCC_CNOC_BUS_TIMEOUT8_BCR] = { 0x80000 },\n\t[GCC_CNOC_BUS_TIMEOUT9_BCR] = { 0x80008 },\n\t[GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR] = { 0x80010 },\n\t[GCC_APB2JTAG_BCR] = { 0x4c000 },\n\t[GCC_RBCPR_CX_BCR] = { 0x4e000 },\n\t[GCC_RBCPR_MX_BCR] = { 0x4f000 },\n\t[GCC_PCIE_0_BCR] = { 0x6b000 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x6c01c },\n\t[GCC_PCIE_1_BCR] = { 0x6d000 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0x6d038 },\n\t[GCC_PCIE_2_BCR] = { 0x6e000 },\n\t[GCC_PCIE_2_PHY_BCR] = { 0x6e038 },\n\t[GCC_PCIE_PHY_BCR] = { 0x6f000 },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x6f014 },\n\t[GCC_PCIE_PHY_COM_NOCSR_BCR] = { 0x6f00c },\n\t[GCC_DCD_BCR] = { 0x70000 },\n\t[GCC_OBT_ODT_BCR] = { 0x73000 },\n\t[GCC_UFS_BCR] = { 0x75000 },\n\t[GCC_SSC_BCR] = { 0x63000 },\n\t[GCC_VS_BCR] = { 0x7a000 },\n\t[GCC_AGGRE0_NOC_BCR] = { 0x81000 },\n\t[GCC_AGGRE1_NOC_BCR] = { 0x82000 },\n\t[GCC_AGGRE2_NOC_BCR] = { 0x83000 },\n\t[GCC_DCC_BCR] = { 0x84000 },\n\t[GCC_IPA_BCR] = { 0x89000 },\n\t[GCC_QSPI_BCR] = { 0x8b000 },\n\t[GCC_SKL_BCR] = { 0x8c000 },\n\t[GCC_MSMPU_BCR] = { 0x8d000 },\n\t[GCC_MSS_Q6_BCR] = { 0x8e000 },\n\t[GCC_QREFS_VBG_CAL_BCR] = { 0x88020 },\n\t[GCC_MSS_RESTART] = { 0x8f008 },\n};\n\nstatic const struct regmap_config gcc_msm8996_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x8f010,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8996_desc = {\n\t.config = &gcc_msm8996_regmap_config,\n\t.clks = gcc_msm8996_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8996_clocks),\n\t.resets = gcc_msm8996_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8996_resets),\n\t.gdscs = gcc_msm8996_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_msm8996_gdscs),\n\t.clk_hws = gcc_msm8996_hws,\n\t.num_clk_hws = ARRAY_SIZE(gcc_msm8996_hws),\n};\n\nstatic const struct of_device_id gcc_msm8996_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8996\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_msm8996_match_table);\n\nstatic int gcc_msm8996_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_msm8996_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0x52008, BIT(21), BIT(21));\n\n\treturn qcom_cc_really_probe(pdev, &gcc_msm8996_desc, regmap);\n}\n\nstatic struct platform_driver gcc_msm8996_driver = {\n\t.probe\t\t= gcc_msm8996_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-msm8996\",\n\t\t.of_match_table = gcc_msm8996_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8996_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8996_driver);\n}\ncore_initcall(gcc_msm8996_init);\n\nstatic void __exit gcc_msm8996_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8996_driver);\n}\nmodule_exit(gcc_msm8996_exit);\n\nMODULE_DESCRIPTION(\"QCOM GCC MSM8996 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-msm8996\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}