
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EZEKIEL
Date:        Wed Dec 27 14:51:12 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro vend_mealy_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "vend_mealy_syn.tcl"
New HDL Analyst: enabled
log file: "C:\EDA\vend_mealy\synthesis\vend_mealy.srr"
Running: synthesis in foreground

Running vend_mealy_syn|synthesis

Running: compile (Compile) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:25 2023

Running: compile_flow (Compile Process) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:25 2023

Running: compiler (Compile Input) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:25 2023
Copied C:\EDA\vend_mealy\synthesis\synwork\vend_mealy_comp.srs to C:\EDA\vend_mealy\synthesis\vend_mealy.srs

compiler completed
# Wed Dec 27 14:51:29 2023

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:29 2023

multi_srs_gen completed
# Wed Dec 27 14:51:29 2023

Return Code: 0
Run Time:00h:00m:00s
Copied C:\EDA\vend_mealy\synthesis\synwork\vend_mealy_mult.srs to C:\EDA\vend_mealy\synthesis\vend_mealy.srs
Complete: Compile Process on vend_mealy_syn|synthesis

Running: premap (Pre-mapping) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:29 2023

premap completed with warnings
# Wed Dec 27 14:51:31 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on vend_mealy_syn|synthesis

Running: map (Map) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:31 2023

Running: fpga_mapper (Map & Optimize) on vend_mealy_syn|synthesis
# Wed Dec 27 14:51:31 2023
Copied C:\EDA\vend_mealy\synthesis\synwork\vend_mealy_m.srm to C:\EDA\vend_mealy\synthesis\vend_mealy.srm

fpga_mapper completed with warnings
# Wed Dec 27 14:51:32 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on vend_mealy_syn|synthesis
Complete: Logic Synthesis on vend_mealy_syn|synthesis
Note: Opening local project RTL file 'C:\EDA\vend_mealy\synthesis\vend_mealy.srs'
exit status=0
License checkin: synplifypro_actel
