# compile vhdl design source files
vhdl xil_defaultlib  "../../../FSM.srcs/sources_1/new/Control_1.vhd"
vhdl xil_defaultlib  "../../../FSM.srcs/sources_1/new/ex1_tb.vhd"

# Do not sort compile order
nosort
