

================================================================
== Vitis HLS Report for 'NonMaximalSuppresion'
================================================================
* Date:           Thu Sep 23 14:11:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Non_maximal_suppression
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_stream_element_data_V = alloca i32 1"   --->   Operation 13 'alloca' 'input_stream_element_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 14 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 15 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%add = add i32 %image_h_read, i32 1"   --->   Operation 16 'add' 'add' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%add19 = add i32 %image_w_read, i32 1"   --->   Operation 17 'add' 'add19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_response_reg_V_load = load i16 %max_response_reg_V"   --->   Operation 18 'load' 'max_response_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln34 = store i16 %max_response_reg_V_load, i16 %input_stream_element_data_V" [src/non_maximal_suppresion.cpp:34]   --->   Operation 19 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast = zext i32 %add"   --->   Operation 20 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %add19"   --->   Operation 21 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_keep_V, i8 %stream_out_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i2 %stream_in_V_strb_V, i2 %stream_in_V_keep_V, i16 %stream_in_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%beta_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %beta"   --->   Operation 25 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%alpha_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %alpha"   --->   Operation 26 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i16 %alpha_read" [src/non_maximal_suppresion.cpp:34]   --->   Operation 27 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [src/non_maximal_suppresion.cpp:34]   --->   Operation 29 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.61>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph36, i64 %add_ln34, void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i._crit_edge" [src/non_maximal_suppresion.cpp:34]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%h = phi i31 0, void %.lr.ph36, i31 %select_ln34_4, void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i._crit_edge" [src/non_maximal_suppresion.cpp:34]   --->   Operation 31 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%w = phi i12 0, void %.lr.ph36, i12 %add_ln35, void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i._crit_edge" [src/non_maximal_suppresion.cpp:35]   --->   Operation 32 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (3.52ns)   --->   "%add_ln34 = add i64 %indvar_flatten, i64 1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 33 'add' 'add_ln34' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i31 %h" [src/non_maximal_suppresion.cpp:34]   --->   Operation 34 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.47ns)   --->   "%slt = icmp_slt  i32 %zext_ln34_2, i32 %image_h_read" [src/non_maximal_suppresion.cpp:34]   --->   Operation 35 'icmp' 'slt' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.97ns)   --->   "%rev44 = xor i1 %slt, i1 1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 36 'xor' 'rev44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %h, i32 1, i32 30" [src/non_maximal_suppresion.cpp:34]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.46ns)   --->   "%icmp = icmp_ne  i30 %tmp, i30 0" [src/non_maximal_suppresion.cpp:34]   --->   Operation 38 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.47ns)   --->   "%notrhs = icmp_slt  i32 %zext_ln34_2, i32 %image_h_read" [src/non_maximal_suppresion.cpp:34]   --->   Operation 39 'icmp' 'notrhs' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.47ns)   --->   "%notlhs1 = icmp_ne  i31 %h, i31 0" [src/non_maximal_suppresion.cpp:34]   --->   Operation 40 'icmp' 'notlhs1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.47ns)   --->   "%slt45 = icmp_slt  i32 %image_h_read, i32 %zext_ln34_2" [src/non_maximal_suppresion.cpp:34]   --->   Operation 41 'icmp' 'slt45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln85)   --->   "%rev46 = xor i1 %slt45, i1 1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 42 'xor' 'rev46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.97ns)   --->   "%and_ln79 = and i1 %notrhs, i1 %icmp" [src/non_maximal_suppresion.cpp:79]   --->   Operation 43 'and' 'and_ln79' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln85 = and i1 %rev46, i1 %notlhs1" [src/non_maximal_suppresion.cpp:85]   --->   Operation 44 'and' 'and_ln85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i12 %w" [src/non_maximal_suppresion.cpp:35]   --->   Operation 45 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %zext_ln35_1, i32 %add19" [src/non_maximal_suppresion.cpp:35]   --->   Operation 46 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.77ns)   --->   "%icmp_ln34 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/non_maximal_suppresion.cpp:34]   --->   Operation 47 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %._crit_edge.loopexit, void %._crit_edge37.loopexit" [src/non_maximal_suppresion.cpp:34]   --->   Operation 48 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.52ns)   --->   "%add_ln34_1 = add i31 %h, i31 1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 49 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i31 %add_ln34_1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 50 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.69ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i12 0, i12 %w" [src/non_maximal_suppresion.cpp:34]   --->   Operation 51 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.47ns)   --->   "%slt49 = icmp_slt  i32 %zext_ln34_1, i32 %image_h_read" [src/non_maximal_suppresion.cpp:34]   --->   Operation 52 'icmp' 'slt49' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln38)   --->   "%rev50 = xor i1 %slt49, i1 1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 53 'xor' 'rev50' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln38)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i1 %rev50, i1 %rev44" [src/non_maximal_suppresion.cpp:34]   --->   Operation 54 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln34_1, i32 1, i32 30" [src/non_maximal_suppresion.cpp:34]   --->   Operation 55 'partselect' 'tmp_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.46ns)   --->   "%icmp37 = icmp_ne  i30 %tmp_1, i30 0" [src/non_maximal_suppresion.cpp:34]   --->   Operation 56 'icmp' 'icmp37' <Predicate = (!icmp_ln34)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (2.47ns)   --->   "%notrhs_mid1 = icmp_slt  i32 %zext_ln34_1, i32 %image_h_read" [src/non_maximal_suppresion.cpp:34]   --->   Operation 57 'icmp' 'notrhs_mid1' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.47ns)   --->   "%notlhs1_mid1 = icmp_ne  i31 %add_ln34_1, i31 0" [src/non_maximal_suppresion.cpp:34]   --->   Operation 58 'icmp' 'notlhs1_mid1' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.47ns)   --->   "%slt51 = icmp_slt  i32 %image_h_read, i32 %zext_ln34_1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 59 'icmp' 'slt51' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%rev52 = xor i1 %slt51, i1 1" [src/non_maximal_suppresion.cpp:34]   --->   Operation 60 'xor' 'rev52' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln79_3 = and i1 %notrhs_mid1, i1 %icmp37" [src/non_maximal_suppresion.cpp:79]   --->   Operation 61 'and' 'and_ln79_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %icmp_ln35, i1 %and_ln79_3, i1 %and_ln79" [src/non_maximal_suppresion.cpp:34]   --->   Operation 62 'select' 'select_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln85_3 = and i1 %rev52, i1 %notlhs1_mid1" [src/non_maximal_suppresion.cpp:85]   --->   Operation 63 'and' 'and_ln85_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %icmp_ln35, i1 %and_ln85_3, i1 %and_ln85" [src/non_maximal_suppresion.cpp:34]   --->   Operation 64 'select' 'select_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i12 %select_ln34" [src/non_maximal_suppresion.cpp:34]   --->   Operation 65 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.73ns)   --->   "%select_ln34_4 = select i1 %icmp_ln35, i31 %add_ln34_1, i31 %h" [src/non_maximal_suppresion.cpp:34]   --->   Operation 66 'select' 'select_ln34_4' <Predicate = (!icmp_ln34)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %select_ln34" [src/non_maximal_suppresion.cpp:35]   --->   Operation 67 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_slt  i32 %zext_ln34_3, i32 %image_w_read" [src/non_maximal_suppresion.cpp:38]   --->   Operation 68 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln38, i1 1" [src/non_maximal_suppresion.cpp:38]   --->   Operation 69 'xor' 'xor_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln38 = or i1 %xor_ln38, i1 %select_ln34_1" [src/non_maximal_suppresion.cpp:38]   --->   Operation 70 'or' 'or_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty = read i22 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_in_V_data_V, i2 %stream_in_V_keep_V, i2 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V"   --->   Operation 71 'read' 'empty' <Predicate = (!icmp_ln34 & !or_ln38)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_2 = extractvalue i22 %empty"   --->   Operation 72 'extractvalue' 'input_stream_element_data_V_2' <Predicate = (!icmp_ln34 & !or_ln38)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr i16 %line_buffer_V_1, i64 0, i64 %zext_ln35" [src/non_maximal_suppresion.cpp:44]   --->   Operation 73 'getelementptr' 'line_buffer_V_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr" [src/non_maximal_suppresion.cpp:44]   --->   Operation 74 'load' 'line_buffer_V_1_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%line_buffer_V_2_addr = getelementptr i16 %line_buffer_V_2, i64 0, i64 %zext_ln35" [src/non_maximal_suppresion.cpp:44]   --->   Operation 75 'getelementptr' 'line_buffer_V_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr" [src/non_maximal_suppresion.cpp:44]   --->   Operation 76 'load' 'line_buffer_V_2_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln34, i32 1, i32 11" [src/non_maximal_suppresion.cpp:79]   --->   Operation 77 'partselect' 'tmp_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.88ns)   --->   "%icmp_ln79 = icmp_ne  i11 %tmp_2, i11 0" [src/non_maximal_suppresion.cpp:79]   --->   Operation 78 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln79_1 = icmp_slt  i32 %zext_ln34_3, i32 %image_w_read" [src/non_maximal_suppresion.cpp:79]   --->   Operation 79 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.99ns)   --->   "%icmp_ln85 = icmp_ne  i12 %select_ln34, i12 0" [src/non_maximal_suppresion.cpp:85]   --->   Operation 80 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln85_1 = icmp_slt  i32 %image_w_read, i32 %zext_ln34_3" [src/non_maximal_suppresion.cpp:85]   --->   Operation 81 'icmp' 'icmp_ln85_1' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln85_1)   --->   "%xor_ln85 = xor i1 %icmp_ln85_1, i1 1" [src/non_maximal_suppresion.cpp:85]   --->   Operation 82 'xor' 'xor_ln85' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln85_1)   --->   "%and_ln85_2 = and i1 %icmp_ln85, i1 %xor_ln85" [src/non_maximal_suppresion.cpp:85]   --->   Operation 83 'and' 'and_ln85_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln85_1 = and i1 %and_ln85_2, i1 %select_ln34_3" [src/non_maximal_suppresion.cpp:85]   --->   Operation 84 'and' 'and_ln85_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %and_ln85_1, void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i._crit_edge, void" [src/non_maximal_suppresion.cpp:85]   --->   Operation 85 'br' 'br_ln85' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln35 = add i12 %select_ln34, i12 1" [src/non_maximal_suppresion.cpp:35]   --->   Operation 86 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_1_VITIS_LOOP_35_2_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/non_maximal_suppresion.cpp:35]   --->   Operation 89 'specpipeline' 'specpipeline_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/non_maximal_suppresion.cpp:35]   --->   Operation 90 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln38 = br i1 %or_ln38, void, void %.split.0" [src/non_maximal_suppresion.cpp:38]   --->   Operation 91 'br' 'br_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_5 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split.0"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln38)> <Delay = 1.58>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_1 = phi i16 %input_stream_element_data_V_2, void, i16 0, void %._crit_edge.loopexit"   --->   Operation 93 'phi' 'input_stream_element_data_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_load_1 = load i16 %input_stream_element_data_V"   --->   Operation 94 'load' 'input_stream_element_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr i16 %line_buffer_V_0, i64 0, i64 %zext_ln35" [src/non_maximal_suppresion.cpp:44]   --->   Operation 95 'getelementptr' 'line_buffer_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i11 %line_buffer_V_1_addr" [src/non_maximal_suppresion.cpp:44]   --->   Operation 96 'load' 'line_buffer_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %line_buffer_V_1_load, i11 %line_buffer_V_0_addr" [src/non_maximal_suppresion.cpp:44]   --->   Operation 97 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%line_buffer_V_2_load = load i11 %line_buffer_V_2_addr" [src/non_maximal_suppresion.cpp:44]   --->   Operation 98 'load' 'line_buffer_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %line_buffer_V_2_load, i11 %line_buffer_V_1_addr" [src/non_maximal_suppresion.cpp:44]   --->   Operation 99 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 %input_stream_element_data_V_1, i11 %line_buffer_V_2_addr" [src/non_maximal_suppresion.cpp:46]   --->   Operation 100 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sliding_window_V_0_1_load = load i16 %sliding_window_V_0_1" [src/non_maximal_suppresion.cpp:50]   --->   Operation 101 'load' 'sliding_window_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sliding_window_V_0_2_load = load i16 %sliding_window_V_0_2" [src/non_maximal_suppresion.cpp:50]   --->   Operation 102 'load' 'sliding_window_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln50 = store i16 %sliding_window_V_0_2_load, i16 %sliding_window_V_0_1" [src/non_maximal_suppresion.cpp:50]   --->   Operation 103 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %line_buffer_V_1_load, i16 %sliding_window_V_0_2" [src/non_maximal_suppresion.cpp:52]   --->   Operation 104 'store' 'store_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.42ns)   --->   "%icmp_ln886_2 = icmp_ugt  i16 %sliding_window_V_0_2_load, i16 %sliding_window_V_0_1_load"   --->   Operation 105 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.80ns)   --->   "%select_ln99 = select i1 %icmp_ln886_2, i16 %sliding_window_V_0_2_load, i16 %sliding_window_V_0_1_load" [src/non_maximal_suppresion.cpp:99]   --->   Operation 106 'select' 'select_ln99' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.42ns)   --->   "%icmp_ln886_3 = icmp_ugt  i16 %line_buffer_V_1_load, i16 %select_ln99"   --->   Operation 107 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.80ns)   --->   "%select_ln99_1 = select i1 %icmp_ln886_3, i16 %line_buffer_V_1_load, i16 %select_ln99" [src/non_maximal_suppresion.cpp:99]   --->   Operation 108 'select' 'select_ln99_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.42ns)   --->   "%icmp_ln886 = icmp_ugt  i16 %input_stream_element_data_V_1, i16 %input_stream_element_data_V_load_1"   --->   Operation 109 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln886, void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i, void" [src/non_maximal_suppresion.cpp:104]   --->   Operation 110 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln105 = store i16 %input_stream_element_data_V_1, i16 %max_response_reg_V" [src/non_maximal_suppresion.cpp:105]   --->   Operation 111 'store' 'store_ln105' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln105 = store i16 %input_stream_element_data_V_1, i16 %input_stream_element_data_V" [src/non_maximal_suppresion.cpp:105]   --->   Operation 112 'store' 'store_ln105' <Predicate = (icmp_ln886)> <Delay = 1.58>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln105 = br void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i" [src/non_maximal_suppresion.cpp:105]   --->   Operation 113 'br' 'br_ln105' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (2.42ns)   --->   "%icmp_ln886_1 = icmp_ugt  i16 %input_stream_element_data_V_1, i16 %beta_read"   --->   Operation 114 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.46>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sliding_window_V_1_1_load = load i16 %sliding_window_V_1_1" [src/non_maximal_suppresion.cpp:50]   --->   Operation 115 'load' 'sliding_window_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sliding_window_V_1_2_load = load i16 %sliding_window_V_1_2" [src/non_maximal_suppresion.cpp:50]   --->   Operation 116 'load' 'sliding_window_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln50 = store i16 %sliding_window_V_1_2_load, i16 %sliding_window_V_1_1" [src/non_maximal_suppresion.cpp:50]   --->   Operation 117 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %line_buffer_V_2_load, i16 %sliding_window_V_1_2" [src/non_maximal_suppresion.cpp:52]   --->   Operation 118 'store' 'store_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.42ns)   --->   "%icmp_ln886_4 = icmp_ugt  i16 %sliding_window_V_1_1_load, i16 %select_ln99_1"   --->   Operation 119 'icmp' 'icmp_ln886_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.80ns)   --->   "%select_ln99_2 = select i1 %icmp_ln886_4, i16 %sliding_window_V_1_1_load, i16 %select_ln99_1" [src/non_maximal_suppresion.cpp:99]   --->   Operation 120 'select' 'select_ln99_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (2.42ns)   --->   "%icmp_ln886_5 = icmp_ugt  i16 %line_buffer_V_2_load, i16 %select_ln99_2"   --->   Operation 121 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.80ns)   --->   "%select_ln99_3 = select i1 %icmp_ln886_5, i16 %line_buffer_V_2_load, i16 %select_ln99_2" [src/non_maximal_suppresion.cpp:99]   --->   Operation 122 'select' 'select_ln99_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.46>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%sliding_window_V_2_1_load = load i16 %sliding_window_V_2_1" [src/non_maximal_suppresion.cpp:50]   --->   Operation 123 'load' 'sliding_window_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%sliding_window_V_2_2_load = load i16 %sliding_window_V_2_2" [src/non_maximal_suppresion.cpp:50]   --->   Operation 124 'load' 'sliding_window_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln50 = store i16 %sliding_window_V_2_2_load, i16 %sliding_window_V_2_1" [src/non_maximal_suppresion.cpp:50]   --->   Operation 125 'store' 'store_ln50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln52 = store i16 %input_stream_element_data_V_1, i16 %sliding_window_V_2_2" [src/non_maximal_suppresion.cpp:52]   --->   Operation 126 'store' 'store_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (2.42ns)   --->   "%icmp_ln886_6 = icmp_ugt  i16 %sliding_window_V_2_1_load, i16 %select_ln99_3"   --->   Operation 127 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.80ns)   --->   "%select_ln99_4 = select i1 %icmp_ln886_6, i16 %sliding_window_V_2_1_load, i16 %select_ln99_3" [src/non_maximal_suppresion.cpp:99]   --->   Operation 128 'select' 'select_ln99_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (2.42ns)   --->   "%icmp_ln886_7 = icmp_ugt  i16 %sliding_window_V_2_2_load, i16 %select_ln99_4"   --->   Operation 129 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.80ns)   --->   "%select_ln99_5 = select i1 %icmp_ln886_7, i16 %sliding_window_V_2_2_load, i16 %select_ln99_4" [src/non_maximal_suppresion.cpp:99]   --->   Operation 130 'select' 'select_ln99_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.38>
ST_8 : Operation 131 [1/1] (2.42ns)   --->   "%icmp_ln886_8 = icmp_ugt  i16 %input_stream_element_data_V_1, i16 %select_ln99_5"   --->   Operation 131 'icmp' 'icmp_ln886_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.80ns)   --->   "%select_ln99_6 = select i1 %icmp_ln886_8, i16 %input_stream_element_data_V_1, i16 %select_ln99_5" [src/non_maximal_suppresion.cpp:99]   --->   Operation 132 'select' 'select_ln99_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %select_ln99_6"   --->   Operation 133 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i32 %zext_ln1118, i32 %zext_ln34"   --->   Operation 134 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 135 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i32 %zext_ln1118, i32 %zext_ln34"   --->   Operation 135 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 136 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V = mul i32 %zext_ln1118, i32 %zext_ln34"   --->   Operation 136 'mul' 'r_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.46>
ST_11 : Operation 137 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i32 %zext_ln1118, i32 %zext_ln34"   --->   Operation 137 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %input_stream_element_data_V_1, i15 0"   --->   Operation 138 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i31 %shl_ln"   --->   Operation 139 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp_ugt  i32 %zext_ln1494, i32 %r_V"   --->   Operation 140 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%binary_response_V = and i1 %icmp_ln1494, i1 %icmp_ln886_1" [src/non_maximal_suppresion.cpp:107]   --->   Operation 141 'and' 'binary_response_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln79_2 = and i1 %icmp_ln79, i1 %icmp_ln79_1" [src/non_maximal_suppresion.cpp:79]   --->   Operation 142 'and' 'and_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln79_1 = and i1 %and_ln79_2, i1 %select_ln34_2" [src/non_maximal_suppresion.cpp:79]   --->   Operation 143 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%output_stream_element_data_V = and i1 %and_ln79_1, i1 %binary_response_V" [src/non_maximal_suppresion.cpp:79]   --->   Operation 144 'and' 'output_stream_element_data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %output_stream_element_data_V, i8 255, i8 0" [src/non_maximal_suppresion.cpp:25]   --->   Operation 145 'select' 'select_ln25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_V_data_V, i1 %stream_out_V_keep_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i8 %select_ln25, i1 0, i1 0, i1 0, i1 0"   --->   Operation 146 'write' 'write_ln304' <Predicate = (and_ln85_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln87 = br void %_ZmlILi16ELi1ELb0EL9ap_q_mode0EL9ap_o_mode3ELi0ELi32ELb0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit.i._crit_edge" [src/non_maximal_suppresion.cpp:87]   --->   Operation 147 'br' 'br_ln87' <Predicate = (and_ln85_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%input_stream_element_data_V_load = load i16 %input_stream_element_data_V" [src/non_maximal_suppresion.cpp:91]   --->   Operation 148 'load' 'input_stream_element_data_V_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln91 = ret i16 %input_stream_element_data_V_load" [src/non_maximal_suppresion.cpp:91]   --->   Operation 149 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'image_h' [32]  (0 ns)
	'add' operation ('add') [34]  (2.55 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [40]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound') [40]  (6.91 ns)

 <State 4>: 7.61ns
The critical path consists of the following:
	'phi' operation ('h', src/non_maximal_suppresion.cpp:34) with incoming values : ('select_ln34_4', src/non_maximal_suppresion.cpp:34) [45]  (0 ns)
	'add' operation ('add_ln34_1', src/non_maximal_suppresion.cpp:34) [64]  (2.52 ns)
	'icmp' operation ('slt51', src/non_maximal_suppresion.cpp:34) [75]  (2.47 ns)
	'xor' operation ('rev52', src/non_maximal_suppresion.cpp:34) [76]  (0 ns)
	'and' operation ('and_ln85_3', src/non_maximal_suppresion.cpp:85) [79]  (0 ns)
	'select' operation ('select_ln34_3', src/non_maximal_suppresion.cpp:34) [80]  (0.993 ns)
	'and' operation ('and_ln85_1', src/non_maximal_suppresion.cpp:85) [156]  (0.978 ns)
	blocking operation 0.648 ns on control path)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('line_buffer_V_1_load', src/non_maximal_suppresion.cpp:44) on array 'line_buffer_V_1' [99]  (3.25 ns)
	'store' operation ('store_ln44', src/non_maximal_suppresion.cpp:44) of variable 'line_buffer_V_1_load', src/non_maximal_suppresion.cpp:44 on array 'line_buffer_V_0' [100]  (3.25 ns)

 <State 6>: 6.47ns
The critical path consists of the following:
	'load' operation ('sliding_window_V_1_1_load', src/non_maximal_suppresion.cpp:50) on static variable 'sliding_window_V_1_1' [109]  (0 ns)
	'icmp' operation ('icmp_ln886_4') [121]  (2.43 ns)
	'select' operation ('select_ln99_2', src/non_maximal_suppresion.cpp:99) [122]  (0.805 ns)
	'icmp' operation ('icmp_ln886_5') [123]  (2.43 ns)
	'select' operation ('select_ln99_3', src/non_maximal_suppresion.cpp:99) [124]  (0.805 ns)

 <State 7>: 6.47ns
The critical path consists of the following:
	'load' operation ('sliding_window_V_2_1_load', src/non_maximal_suppresion.cpp:50) on static variable 'sliding_window_V_2_1' [113]  (0 ns)
	'icmp' operation ('icmp_ln886_6') [125]  (2.43 ns)
	'select' operation ('select_ln99_4', src/non_maximal_suppresion.cpp:99) [126]  (0.805 ns)
	'icmp' operation ('icmp_ln886_7') [127]  (2.43 ns)
	'select' operation ('select_ln99_5', src/non_maximal_suppresion.cpp:99) [128]  (0.805 ns)

 <State 8>: 5.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_8') [129]  (2.43 ns)
	'select' operation ('select_ln99_6', src/non_maximal_suppresion.cpp:99) [130]  (0.805 ns)
	'mul' operation of DSP[139] ('r.V') [139]  (2.15 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[139] ('r.V') [139]  (2.15 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[139] ('r.V') [139]  (2.15 ns)

 <State 11>: 3.47ns
The critical path consists of the following:
	'mul' operation of DSP[139] ('r.V') [139]  (0 ns)
	'icmp' operation ('icmp_ln1494') [142]  (2.47 ns)
	'and' operation ('binary_response.V', src/non_maximal_suppresion.cpp:107) [144]  (0 ns)
	'and' operation ('output_stream_element.data.V', src/non_maximal_suppresion.cpp:79) [150]  (0 ns)
	'select' operation ('select_ln25', src/non_maximal_suppresion.cpp:25) [151]  (0.993 ns)
	axis write on port 'stream_out_V_data_V' [159]  (0 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
