{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712193293533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712193293534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 19:14:53 2024 " "Processing started: Wed Apr  3 19:14:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712193293534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193293534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193293534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712193295527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712193295528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/nios_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/nios_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "nios_setup/synthesis/nios_setup.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_irq_mapper " "Found entity 1: nios_setup_irq_mapper" {  } { { "nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312217 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_003_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312285 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_mm_interconnect_0_router_003" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312294 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_001_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312306 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_mm_interconnect_0_router_001" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312323 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/nios_setup_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_uart_sim_scfifo_w " "Found entity 1: nios_setup_uart_sim_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312456 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_uart_scfifo_w " "Found entity 2: nios_setup_uart_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312456 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_uart_sim_scfifo_r " "Found entity 3: nios_setup_uart_sim_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312456 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_uart_scfifo_r " "Found entity 4: nios_setup_uart_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312456 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_uart " "Found entity 5: nios_setup_uart" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_switch " "Found entity 1: nios_setup_switch" {  } { { "nios_setup/synthesis/submodules/nios_setup_switch.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory " "Found entity 1: nios_setup_onchip_memory" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e " "Found entity 1: nios_setup_nios2e" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_register_bank_a_module " "Found entity 1: nios_setup_nios2e_cpu_register_bank_a_module" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_nios2e_cpu_register_bank_b_module " "Found entity 2: nios_setup_nios2e_cpu_register_bank_b_module" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_nios2e_cpu_nios2_oci_debug " "Found entity 3: nios_setup_nios2e_cpu_nios2_oci_debug" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_nios2e_cpu_nios2_oci_break " "Found entity 4: nios_setup_nios2e_cpu_nios2_oci_break" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_nios2e_cpu_nios2_oci_xbrk" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_nios2e_cpu_nios2_oci_dbrk" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_nios2e_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_nios2e_cpu_nios2_oci_itrace" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_nios2e_cpu_nios2_oci_td_mode" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_nios2e_cpu_nios2_oci_dtrace" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_nios2e_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_nios2e_cpu_nios2_oci_fifo" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_nios2e_cpu_nios2_oci_pib " "Found entity 14: nios_setup_nios2e_cpu_nios2_oci_pib" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_nios2e_cpu_nios2_oci_im " "Found entity 15: nios_setup_nios2e_cpu_nios2_oci_im" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_nios2e_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_nios2e_cpu_nios2_performance_monitors" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_nios2e_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_nios2e_cpu_nios2_avalon_reg" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_nios2e_cpu_ociram_sp_ram_module" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_nios2e_cpu_nios2_ocimem " "Found entity 19: nios_setup_nios2e_cpu_nios2_ocimem" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_nios2e_cpu_nios2_oci " "Found entity 20: nios_setup_nios2e_cpu_nios2_oci" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_nios2e_cpu " "Found entity 21: nios_setup_nios2e_cpu" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_nios2e_cpu_debug_slave_sysclk" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_debug_slave_tck " "Found entity 1: nios_setup_nios2e_cpu_debug_slave_tck" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_nios2e_cpu_debug_slave_wrapper" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2e_cpu_test_bench " "Found entity 1: nios_setup_nios2e_cpu_test_bench" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_led " "Found entity 1: nios_setup_led" {  } { { "nios_setup/synthesis/submodules/nios_setup_led.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_max_10.v(202) " "Verilog HDL warning at altera_max_10.v(202): extended using \"x\" or \"z\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712193312574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENET_MDIO enet_mdio altera_max_10.v(42) " "Verilog HDL Declaration information at altera_max_10.v(42): object \"ENET_MDIO\" differs only in case from object \"enet_mdio\" in the same scope" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712193312575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_max_10.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_max_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_max_10 " "Found entity 1: altera_max_10" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193312575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193312575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "altera_max_10 " "Elaborating entity \"altera_max_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712193312749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "onchip_memory2_0_s1_clken altera_max_10.v(83) " "Verilog HDL or VHDL warning at altera_max_10.v(83): object \"onchip_memory2_0_s1_clken\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712193312751 "|altera_max_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turnaround_z_done altera_max_10.v(246) " "Verilog HDL or VHDL warning at altera_max_10.v(246): object \"turnaround_z_done\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712193312751 "|altera_max_10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turnaround_0_ignored altera_max_10.v(247) " "Verilog HDL or VHDL warning at altera_max_10.v(247): object \"turnaround_0_ignored\" assigned a value but never read" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712193312751 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 altera_max_10.v(119) " "Verilog HDL assignment warning at altera_max_10.v(119): truncated value with size 32 to match size of target (19)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312752 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_max_10.v(125) " "Verilog HDL assignment warning at altera_max_10.v(125): truncated value with size 32 to match size of target (13)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312752 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_max_10.v(126) " "Verilog HDL assignment warning at altera_max_10.v(126): truncated value with size 32 to match size of target (7)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312752 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_max_10.v(128) " "Verilog HDL assignment warning at altera_max_10.v(128): truncated value with size 32 to match size of target (6)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312752 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_max_10.v(202) " "Verilog HDL assignment warning at altera_max_10.v(202): truncated value with size 32 to match size of target (1)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312754 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_max_10.v(362) " "Verilog HDL assignment warning at altera_max_10.v(362): truncated value with size 32 to match size of target (6)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312756 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_max_10.v(368) " "Verilog HDL assignment warning at altera_max_10.v(368): truncated value with size 32 to match size of target (4)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312756 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_max_10.v(379) " "Verilog HDL assignment warning at altera_max_10.v(379): truncated value with size 32 to match size of target (5)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312756 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_max_10.v(382) " "Verilog HDL assignment warning at altera_max_10.v(382): truncated value with size 32 to match size of target (6)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312756 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_max_10.v(417) " "Verilog HDL assignment warning at altera_max_10.v(417): truncated value with size 32 to match size of target (16)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312756 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_max_10.v(589) " "Verilog HDL assignment warning at altera_max_10.v(589): truncated value with size 32 to match size of target (4)" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712193312764 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_TX_D altera_max_10.v(46) " "Output port \"ENETB_TX_D\" at altera_max_10.v(46) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712193312770 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_GTX_CLK altera_max_10.v(44) " "Output port \"ENETB_GTX_CLK\" at altera_max_10.v(44) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712193312770 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_TX_EN altera_max_10.v(47) " "Output port \"ENETB_TX_EN\" at altera_max_10.v(47) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712193312770 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_TX_ER altera_max_10.v(48) " "Output port \"ENETB_TX_ER\" at altera_max_10.v(48) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712193312770 "|altera_max_10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENETB_LED_LINK100 altera_max_10.v(56) " "Output port \"ENETB_LED_LINK100\" at altera_max_10.v(56) has no driver" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712193312770 "|altera_max_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup nios_setup:nios " "Elaborating entity \"nios_setup\" for hierarchy \"nios_setup:nios\"" {  } { { "altera_max_10.v" "nios" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193312850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_led nios_setup:nios\|nios_setup_led:led " "Elaborating entity \"nios_setup_led\" for hierarchy \"nios_setup:nios\|nios_setup_led:led\"" {  } { { "nios_setup/synthesis/nios_setup.v" "led" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193312876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e nios_setup:nios\|nios_setup_nios2e:nios2e " "Elaborating entity \"nios_setup_nios2e\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\"" {  } { { "nios_setup/synthesis/nios_setup.v" "nios2e" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193312888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu " "Elaborating entity \"nios_setup_nios2e_cpu\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e.v" "cpu" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193312906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_test_bench nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_test_bench:the_nios_setup_nios2e_cpu_test_bench " "Elaborating entity \"nios_setup_nios2e_cpu_test_bench\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_test_bench:the_nios_setup_nios2e_cpu_test_bench\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_test_bench" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193312984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_register_bank_a_module nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a " "Elaborating entity \"nios_setup_nios2e_cpu_register_bank_a_module\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "nios_setup_nios2e_cpu_register_bank_a" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_altsyncram" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313143 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193313143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193313220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193313220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_a_module:nios_setup_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_register_bank_b_module nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b " "Elaborating entity \"nios_setup_nios2e_cpu_register_bank_b_module\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_register_bank_b_module:nios_setup_nios2e_cpu_register_bank_b\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "nios_setup_nios2e_cpu_register_bank_b" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_debug nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_debug\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_debug" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313352 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193313352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_break nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_break:the_nios_setup_nios2e_cpu_nios2_oci_break " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_break\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_break:the_nios_setup_nios2e_cpu_nios2_oci_break\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_break" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_xbrk nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_xbrk:the_nios_setup_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_xbrk:the_nios_setup_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_xbrk" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_dbrk nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_dbrk:the_nios_setup_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_dbrk:the_nios_setup_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_dbrk" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_itrace nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_itrace:the_nios_setup_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_itrace:the_nios_setup_nios2e_cpu_nios2_oci_itrace\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_itrace" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_dtrace nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_dtrace:the_nios_setup_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_dtrace:the_nios_setup_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_dtrace" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_td_mode nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_dtrace:the_nios_setup_nios2e_cpu_nios2_oci_dtrace\|nios_setup_nios2e_cpu_nios2_oci_td_mode:nios_setup_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_dtrace:the_nios_setup_nios2e_cpu_nios2_oci_dtrace\|nios_setup_nios2e_cpu_nios2_oci_td_mode:nios_setup_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "nios_setup_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_fifo nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_fifo" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\|nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\|nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\|nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\|nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\|nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_fifo:the_nios_setup_nios2e_cpu_nios2_oci_fifo\|nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_pib nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_pib:the_nios_setup_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_pib\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_pib:the_nios_setup_nios2e_cpu_nios2_oci_pib\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_pib" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_oci_im nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_im:the_nios_setup_nios2e_cpu_nios2_oci_im " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_oci_im\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_im:the_nios_setup_nios2e_cpu_nios2_oci_im\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_oci_im" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_avalon_reg nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_avalon_reg:the_nios_setup_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_avalon_reg:the_nios_setup_nios2e_cpu_nios2_avalon_reg\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_avalon_reg" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_nios2_ocimem nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem " "Elaborating entity \"nios_setup_nios2e_cpu_nios2_ocimem\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_nios2_ocimem" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_ociram_sp_ram_module nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"nios_setup_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "nios_setup_nios2e_cpu_ociram_sp_ram" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_altsyncram" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313620 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193313620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193313655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193313655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_ocimem:the_nios_setup_nios2e_cpu_nios2_ocimem\|nios_setup_nios2e_cpu_ociram_sp_ram_module:nios_setup_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_debug_slave_wrapper nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"nios_setup_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "the_nios_setup_nios2e_cpu_debug_slave_wrapper" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_debug_slave_tck nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck " "Elaborating entity \"nios_setup_nios2e_cpu_debug_slave_tck\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|nios_setup_nios2e_cpu_debug_slave_tck:the_nios_setup_nios2e_cpu_debug_slave_tck\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "the_nios_setup_nios2e_cpu_debug_slave_tck" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2e_cpu_debug_slave_sysclk nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"nios_setup_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|nios_setup_nios2e_cpu_debug_slave_sysclk:the_nios_setup_nios2e_cpu_debug_slave_sysclk\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "the_nios_setup_nios2e_cpu_debug_slave_sysclk" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "nios_setup_nios2e_cpu_debug_slave_phy" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193313788 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193313788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193313800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193314781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_debug_slave_wrapper:the_nios_setup_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193314896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_onchip_memory nios_setup:nios\|nios_setup_onchip_memory:onchip_memory " "Elaborating entity \"nios_setup_onchip_memory\" for hierarchy \"nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\"" {  } { { "nios_setup/synthesis/nios_setup.v" "onchip_memory" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193314942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "the_altsyncram" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193314962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193314974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193314975 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193314974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvu1 " "Found entity 1: altsyncram_vvu1" {  } { { "db/altsyncram_vvu1.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/altsyncram_vvu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vvu1 nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_vvu1:auto_generated " "Elaborating entity \"altsyncram_vvu1\" for hierarchy \"nios_setup:nios\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_vvu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_switch nios_setup:nios\|nios_setup_switch:switch " "Elaborating entity \"nios_setup_switch\" for hierarchy \"nios_setup:nios\|nios_setup_switch:switch\"" {  } { { "nios_setup/synthesis/nios_setup.v" "switch" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_uart nios_setup:nios\|nios_setup_uart:uart " "Elaborating entity \"nios_setup_uart\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\"" {  } { { "nios_setup/synthesis/nios_setup.v" "uart" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_uart_scfifo_w nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w " "Elaborating entity \"nios_setup_uart_scfifo_w\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "the_nios_setup_uart_scfifo_w" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "wfifo" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315247 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193315247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193315526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193315526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_w:the_nios_setup_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_uart_scfifo_r nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r " "Elaborating entity \"nios_setup_uart_scfifo_r\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|nios_setup_uart_scfifo_r:the_nios_setup_uart_scfifo_r\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "the_nios_setup_uart_scfifo_r" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "nios_setup_uart_alt_jtag_atlantic" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193315795 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712193315795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup:nios\|nios_setup_uart:uart\|alt_jtag_atlantic:nios_setup_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_mm_interconnect_0\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_setup/synthesis/nios_setup.v" "mm_interconnect_0" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193315980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "uart_avalon_jtag_slave_translator" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "switch_s1_translator" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "uart_avalon_jtag_slave_agent" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_mm_interconnect_0_router\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_default_decode nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_001 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_001\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_001" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_001_default_decode nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\|nios_setup_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\|nios_setup_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_002" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002_default_decode nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_003 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_003\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_003" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_003_default_decode nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\|nios_setup_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\|nios_setup_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux_001 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux_001 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_demux nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux_001 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_avalon_st_adapter nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_setup_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_setup:nios\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_irq_mapper nios_setup:nios\|nios_setup_irq_mapper:irq_mapper " "Elaborating entity \"nios_setup_irq_mapper\" for hierarchy \"nios_setup:nios\|nios_setup_irq_mapper:irq_mapper\"" {  } { { "nios_setup/synthesis/nios_setup.v" "irq_mapper" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup:nios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup:nios\|altera_reset_controller:rst_controller\"" {  } { { "nios_setup/synthesis/nios_setup.v" "rst_controller" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/nios_setup.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193316553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6p14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6p14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6p14 " "Found entity 1: altsyncram_6p14" {  } { { "db/altsyncram_6p14.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/altsyncram_6p14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193318625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193318625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193318859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193318859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193318973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193318973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_psh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_psh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_psh " "Found entity 1: cntr_psh" {  } { { "db/cntr_psh.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cntr_psh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_frh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_frh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_frh " "Found entity 1: cntr_frh" {  } { { "db/cntr_frh.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cntr_frh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193319727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193319727 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193320004 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712193320229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.03.19:15:23 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2024.04.03.19:15:23 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193323318 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193325686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193325787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193329422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193329519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193329650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193329802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193329819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193329820 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712193330523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193330713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193330787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193330799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193330843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330922 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193330922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712193330969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193330969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712193334566 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 3521 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2899 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 3899 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_uart.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_uart.v" 352 -1 0 } } { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 2120 -1 0 } } { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712193334698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712193334698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_TX_D\[0\] VCC " "Pin \"ENETA_TX_D\[0\]\" is stuck at VCC" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_TX_D\[1\] VCC " "Pin \"ENETA_TX_D\[1\]\" is stuck at VCC" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_TX_D\[2\] VCC " "Pin \"ENETA_TX_D\[2\]\" is stuck at VCC" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_TX_D\[3\] VCC " "Pin \"ENETA_TX_D\[3\]\" is stuck at VCC" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_TX_EN VCC " "Pin \"ENETA_TX_EN\" is stuck at VCC" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_TX_ER GND " "Pin \"ENETA_TX_ER\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETA_LED_LINK100 VCC " "Pin \"ENETA_LED_LINK100\" is stuck at VCC" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETA_LED_LINK100"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_GTX_CLK GND " "Pin \"ENETB_GTX_CLK\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_TX_D\[0\] GND " "Pin \"ENETB_TX_D\[0\]\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_TX_D\[1\] GND " "Pin \"ENETB_TX_D\[1\]\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_TX_D\[2\] GND " "Pin \"ENETB_TX_D\[2\]\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_TX_D\[3\] GND " "Pin \"ENETB_TX_D\[3\]\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_TX_EN GND " "Pin \"ENETB_TX_EN\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_TX_ER GND " "Pin \"ENETB_TX_ER\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENETB_LED_LINK100 GND " "Pin \"ENETB_LED_LINK100\" is stuck at GND" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712193335940 "|altera_max_10|ENETB_LED_LINK100"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712193335940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193336149 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712193338820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193339162 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 275 279 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 275 of its 279 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1712193341535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712193341614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712193341614 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_10_ADC " "No output dependent on input pin \"CLK_10_ADC\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|CLK_10_ADC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[0\] " "No output dependent on input pin \"USER_PB\[0\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|USER_PB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[1\] " "No output dependent on input pin \"USER_PB\[1\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|USER_PB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[2\] " "No output dependent on input pin \"USER_PB\[2\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|USER_PB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_PB\[3\] " "No output dependent on input pin \"USER_PB\[3\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|USER_PB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_TX_CLK " "No output dependent on input pin \"ENETA_TX_CLK\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_D\[0\] " "No output dependent on input pin \"ENETA_RX_D\[0\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_D\[1\] " "No output dependent on input pin \"ENETA_RX_D\[1\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_D\[2\] " "No output dependent on input pin \"ENETA_RX_D\[2\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_D\[3\] " "No output dependent on input pin \"ENETA_RX_D\[3\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_DV " "No output dependent on input pin \"ENETA_RX_DV\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_ER " "No output dependent on input pin \"ENETA_RX_ER\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RESETn " "No output dependent on input pin \"ENETA_RESETn\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_CRS " "No output dependent on input pin \"ENETA_RX_CRS\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_RX_COL " "No output dependent on input pin \"ENETA_RX_COL\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETA_INTn " "No output dependent on input pin \"ENETA_INTn\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETA_INTn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_TX_CLK " "No output dependent on input pin \"ENETB_TX_CLK\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_CLK " "No output dependent on input pin \"ENETB_RX_CLK\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_D\[0\] " "No output dependent on input pin \"ENETB_RX_D\[0\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_D\[1\] " "No output dependent on input pin \"ENETB_RX_D\[1\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_D\[2\] " "No output dependent on input pin \"ENETB_RX_D\[2\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_D\[3\] " "No output dependent on input pin \"ENETB_RX_D\[3\]\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_DV " "No output dependent on input pin \"ENETB_RX_DV\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_ER " "No output dependent on input pin \"ENETB_RX_ER\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RESETn " "No output dependent on input pin \"ENETB_RESETn\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RESETn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_CRS " "No output dependent on input pin \"ENETB_RX_CRS\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_RX_COL " "No output dependent on input pin \"ENETB_RX_COL\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETB_INTn " "No output dependent on input pin \"ENETB_INTn\"" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712193342085 "|altera_max_10|ENETB_INTn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712193342085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5606 " "Implemented 5606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712193342086 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712193342086 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712193342086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5278 " "Implemented 5278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712193342086 ""} { "Info" "ICUT_CUT_TM_RAMS" "267 " "Implemented 267 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712193342086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712193342086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712193342152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 19:15:42 2024 " "Processing ended: Wed Apr  3 19:15:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712193342152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712193342152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712193342152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712193342152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712193343666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712193343667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 19:15:43 2024 " "Processing started: Wed Apr  3 19:15:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712193343667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712193343667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712193343667 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712193345338 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1712193345339 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1712193345339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712193345492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712193345492 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712193345525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712193345550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712193345550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712193345789 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712193345794 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712193346085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712193346085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712193346085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712193346085 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712193346085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712193346093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712193346093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712193346093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712193346093 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712193346093 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712193346094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712193346094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712193346094 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1712193346094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712193346096 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712193346353 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CLK_LVDS_125_p CLK_LVDS_125_p(n) " "Pin \"CLK_LVDS_125_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CLK_LVDS_125_p(n)\"" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLK_LVDS_125_p } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_LVDS_125_p" } } } } { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 18057 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CLK_LVDS_125_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1712193346515 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1712193346515 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712193347350 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712193347350 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_setup/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712193347413 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.sdc " "Reading SDC File: 'nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712193347423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENETA_RX_CLK " "Node: ENETA_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_LED0 ENETA_RX_CLK " "Register reg_LED0 is being clocked by ENETA_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193347478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712193347478 "|altera_max_10|ENETA_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enet_mdc_clk " "Node: enet_mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_read_done enet_mdc_clk " "Register phy_read_done is being clocked by enet_mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193347478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712193347478 "|altera_max_10|enet_mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_25_MAX10 " "Node: CLK_25_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register enet_mdc_clk CLK_25_MAX10 " "Register enet_mdc_clk is being clocked by CLK_25_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193347478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712193347478 "|altera_max_10|CLK_25_MAX10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50_MAX10 " "Node: CLK_50_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|monitor_ready CLK_50_MAX10 " "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLK_50_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193347478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712193347478 "|altera_max_10|CLK_50_MAX10"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712193347480 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1712193347480 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193347526 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193347526 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193347526 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1712193347526 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712193347526 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712193347526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712193347526 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712193347526 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712193347526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_25_MAX10~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK_25_MAX10~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347952 ""}  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50_MAX10~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node CLK_50_MAX10~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347952 ""}  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENETA_RX_CLK~input (placed in PIN P3 (DPCLK0, DIFFIO_RX_L38n, DIFFOUT_L38n, High_Speed)) " "Automatically promoted node ENETA_RX_CLK~input (placed in PIN P3 (DPCLK0, DIFFIO_RX_L38n, DIFFOUT_L38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347952 ""}  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347952 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 9748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enet_mdc_clk  " "Automatically promoted node enet_mdc_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enet_mdc_clk~0 " "Destination node enet_mdc_clk~0" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 4378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ENET_MDC~output " "Destination node ENET_MDC~output" {  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 18013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[41\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[41\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 12187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[41\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[41\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 12310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712193347952 ""}  } { { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 584 0 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_mdc_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 13768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 13794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 10670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712193347953 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 12122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_setup:nios\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_setup:nios\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712193347953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:nios\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_setup:nios\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|W_rf_wren " "Destination node nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|W_rf_wren" {  } { { "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 2345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|nios_setup_nios2e_cpu_nios2_oci:the_nios_setup_nios2e_cpu_nios2_oci\|nios_setup_nios2e_cpu_nios2_oci_debug:the_nios_setup_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712193347953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712193347953 ""}  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712193347953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712193348711 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712193348719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712193348719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712193348729 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712193348747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712193348766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712193348766 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712193348774 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712193348907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1712193348917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712193348917 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[1\] " "Node \"ADC1IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[2\] " "Node \"ADC1IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[3\] " "Node \"ADC1IN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[4\] " "Node \"ADC1IN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[5\] " "Node \"ADC1IN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[6\] " "Node \"ADC1IN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[7\] " "Node \"ADC1IN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC1IN\[8\] " "Node \"ADC1IN\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC1IN\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[1\] " "Node \"ADC2IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[2\] " "Node \"ADC2IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[3\] " "Node \"ADC2IN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[4\] " "Node \"ADC2IN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[5\] " "Node \"ADC2IN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[6\] " "Node \"ADC2IN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[7\] " "Node \"ADC2IN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC2IN\[8\] " "Node \"ADC2IN\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC2IN\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_DDR3_100_n " "Node \"CLK_DDR3_100_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_DDR3_100_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_DDR3_100_p " "Node \"CLK_DDR3_100_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_DDR3_100_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_LVDS_125_n " "Node \"CLK_LVDS_125_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_LVDS_125_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DIN " "Node \"DAC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_SCLK " "Node \"DAC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_SYNC " "Node \"DAC_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CASN\[0\] " "Node \"DDR3_CASN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CASN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE\[0\] " "Node \"DDR3_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CLK_n\[0\] " "Node \"DDR3_CLK_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CLK_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CLK_p\[0\] " "Node \"DDR3_CLK_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CLK_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CSN\[0\] " "Node \"DDR3_CSN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_CSN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[2\] " "Node \"DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[0\] " "Node \"DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[1\] " "Node \"DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_n\[2\] " "Node \"DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[2\] " "Node \"DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[16\] " "Node \"DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[17\] " "Node \"DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[18\] " "Node \"DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[19\] " "Node \"DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[20\] " "Node \"DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[21\] " "Node \"DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[22\] " "Node \"DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[23\] " "Node \"DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT\[0\] " "Node \"DDR3_ODT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RASN\[0\] " "Node \"DDR3_RASN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RASN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESETn " "Node \"DDR3_RESETn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_RESETn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WEN\[0\] " "Node \"DDR3_WEN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR3_WEN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCL " "Node \"HDMI_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SDA " "Node \"HDMI_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_IN0 " "Node \"HSMC_CLK_IN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_IN_n\[1\] " "Node \"HSMC_CLK_IN_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_IN_n\[2\] " "Node \"HSMC_CLK_IN_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_IN_p\[1\] " "Node \"HSMC_CLK_IN_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_IN_p\[2\] " "Node \"HSMC_CLK_IN_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_OUT0 " "Node \"HSMC_CLK_OUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_OUT_n\[1\] " "Node \"HSMC_CLK_OUT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_OUT_n\[2\] " "Node \"HSMC_CLK_OUT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_OUT_p\[1\] " "Node \"HSMC_CLK_OUT_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLK_OUT_p\[2\] " "Node \"HSMC_CLK_OUT_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_PRSNTn " "Node \"HSMC_PRSNTn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_PRSNTn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[0\] " "Node \"HSMC_RX_D_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[10\] " "Node \"HSMC_RX_D_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[11\] " "Node \"HSMC_RX_D_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[12\] " "Node \"HSMC_RX_D_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[13\] " "Node \"HSMC_RX_D_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[14\] " "Node \"HSMC_RX_D_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[15\] " "Node \"HSMC_RX_D_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[16\] " "Node \"HSMC_RX_D_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[2\] " "Node \"HSMC_RX_D_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[3\] " "Node \"HSMC_RX_D_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[4\] " "Node \"HSMC_RX_D_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[5\] " "Node \"HSMC_RX_D_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[6\] " "Node \"HSMC_RX_D_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[7\] " "Node \"HSMC_RX_D_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[8\] " "Node \"HSMC_RX_D_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_n\[9\] " "Node \"HSMC_RX_D_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_n\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[0\] " "Node \"HSMC_RX_D_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[10\] " "Node \"HSMC_RX_D_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[11\] " "Node \"HSMC_RX_D_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[12\] " "Node \"HSMC_RX_D_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[13\] " "Node \"HSMC_RX_D_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[14\] " "Node \"HSMC_RX_D_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[15\] " "Node \"HSMC_RX_D_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[16\] " "Node \"HSMC_RX_D_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[1\] " "Node \"HSMC_RX_D_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[2\] " "Node \"HSMC_RX_D_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[3\] " "Node \"HSMC_RX_D_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[4\] " "Node \"HSMC_RX_D_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[5\] " "Node \"HSMC_RX_D_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[6\] " "Node \"HSMC_RX_D_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[7\] " "Node \"HSMC_RX_D_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[8\] " "Node \"HSMC_RX_D_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_p\[9\] " "Node \"HSMC_RX_D_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[0\] " "Node \"HSMC_TX_D_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[10\] " "Node \"HSMC_TX_D_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[11\] " "Node \"HSMC_TX_D_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[12\] " "Node \"HSMC_TX_D_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[13\] " "Node \"HSMC_TX_D_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[14\] " "Node \"HSMC_TX_D_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[15\] " "Node \"HSMC_TX_D_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[16\] " "Node \"HSMC_TX_D_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[1\] " "Node \"HSMC_TX_D_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[2\] " "Node \"HSMC_TX_D_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[3\] " "Node \"HSMC_TX_D_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[4\] " "Node \"HSMC_TX_D_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[5\] " "Node \"HSMC_TX_D_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[6\] " "Node \"HSMC_TX_D_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[7\] " "Node \"HSMC_TX_D_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[8\] " "Node \"HSMC_TX_D_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_n\[9\] " "Node \"HSMC_TX_D_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_n\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[0\] " "Node \"HSMC_TX_D_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[10\] " "Node \"HSMC_TX_D_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[11\] " "Node \"HSMC_TX_D_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[12\] " "Node \"HSMC_TX_D_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[13\] " "Node \"HSMC_TX_D_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[14\] " "Node \"HSMC_TX_D_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[15\] " "Node \"HSMC_TX_D_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[16\] " "Node \"HSMC_TX_D_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[1\] " "Node \"HSMC_TX_D_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[2\] " "Node \"HSMC_TX_D_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[3\] " "Node \"HSMC_TX_D_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[4\] " "Node \"HSMC_TX_D_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[5\] " "Node \"HSMC_TX_D_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[6\] " "Node \"HSMC_TX_D_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[7\] " "Node \"HSMC_TX_D_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[8\] " "Node \"HSMC_TX_D_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_p\[9\] " "Node \"HSMC_TX_D_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_p\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IP_SEQURITY " "Node \"IP_SEQURITY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IP_SEQURITY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JTAG_SAFE " "Node \"JTAG_SAFE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JTAG_SAFE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[0\] " "Node \"PMODA_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[1\] " "Node \"PMODA_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[2\] " "Node \"PMODA_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[3\] " "Node \"PMODA_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[4\] " "Node \"PMODA_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[5\] " "Node \"PMODA_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[6\] " "Node \"PMODA_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODA_IO\[7\] " "Node \"PMODA_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODA_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[0\] " "Node \"PMODB_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[1\] " "Node \"PMODB_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[2\] " "Node \"PMODB_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[3\] " "Node \"PMODB_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[4\] " "Node \"PMODB_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[5\] " "Node \"PMODB_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[6\] " "Node \"PMODB_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PMODB_IO\[7\] " "Node \"PMODB_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMODB_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_CLK " "Node \"QSPI_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_CSn " "Node \"QSPI_CSn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_CSn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO\[0\] " "Node \"QSPI_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO\[1\] " "Node \"QSPI_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO\[2\] " "Node \"QSPI_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "QSPI_IO\[3\] " "Node \"QSPI_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QSPI_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_ADDR\[0\] " "Node \"USB_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_ADDR\[1\] " "Node \"USB_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_CLK " "Node \"USB_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[0\] " "Node \"USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[1\] " "Node \"USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[2\] " "Node \"USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[3\] " "Node \"USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[4\] " "Node \"USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[5\] " "Node \"USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[6\] " "Node \"USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_DATA\[7\] " "Node \"USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OEn " "Node \"USB_OEn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OEn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RDn " "Node \"USB_RDn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RDn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESETn " "Node \"USB_RESETn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESETn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WRn " "Node \"USB_WRn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WRn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_DIPSW\[0\] " "Node \"USER_DIPSW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_DIPSW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_DIPSW\[1\] " "Node \"USER_DIPSW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_DIPSW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_DIPSW\[2\] " "Node \"USER_DIPSW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_DIPSW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_DIPSW\[3\] " "Node \"USER_DIPSW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_DIPSW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USER_DIPSW\[4\] " "Node \"USER_DIPSW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_DIPSW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hSMC_RX_D_n\[1\] " "Node \"hSMC_RX_D_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hSMC_RX_D_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712193349329 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712193349329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712193349340 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712193349356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712193350722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712193351597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712193351660 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712193353055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712193353055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712193354073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712193356785 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712193356785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712193357263 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712193357263 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712193357263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712193357266 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712193357570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712193357641 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1712193357641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712193359724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712193359726 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1712193359726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712193361596 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712193362689 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712193363229 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETA_TX_CLK 3.3-V LVCMOS E10 " "Pin ENETA_TX_CLK uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ENETA_TX_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETA_TX_CLK" } } } } { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712193363254 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETB_TX_CLK 3.3-V LVCMOS E11 " "Pin ENETB_TX_CLK uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ENETB_TX_CLK } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETB_TX_CLK" } } } } { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712193363254 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RESETn 3.3-V LVCMOS D9 " "Pin CPU_RESETn uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { CPU_RESETn } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RESETn" } } } } { "altera_max_10.v" "" { Text "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712193363254 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712193363254 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1712193363254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712193363551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 266 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 266 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5713 " "Peak virtual memory: 5713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712193365017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 19:16:05 2024 " "Processing ended: Wed Apr  3 19:16:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712193365017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712193365017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712193365017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712193365017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712193366110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712193366110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 19:16:06 2024 " "Processing started: Wed Apr  3 19:16:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712193366110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712193366110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712193366110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712193366558 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712193368735 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712193368824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712193369566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 19:16:09 2024 " "Processing ended: Wed Apr  3 19:16:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712193369566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712193369566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712193369566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712193369566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712193370262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712193371043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712193371044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 19:16:10 2024 " "Processing started: Wed Apr  3 19:16:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712193371044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712193371044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712193371044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712193371154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712193371429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712193371429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193371459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193371459 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712193371919 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1712193371919 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_setup/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712193371963 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.sdc " "Reading SDC File: 'nios_setup/synthesis/submodules/nios_setup_nios2e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712193371979 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENETA_RX_CLK " "Node: ENETA_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_LED0 ENETA_RX_CLK " "Register reg_LED0 is being clocked by ENETA_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193372017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193372017 "|altera_max_10|ENETA_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enet_mdc_clk " "Node: enet_mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_read_done enet_mdc_clk " "Register phy_read_done is being clocked by enet_mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193372017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193372017 "|altera_max_10|enet_mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_25_MAX10 " "Node: CLK_25_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register enet_mdc_clk CLK_25_MAX10 " "Register enet_mdc_clk is being clocked by CLK_25_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193372017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193372017 "|altera_max_10|CLK_25_MAX10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50_MAX10 " "Node: CLK_50_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|hbreak_enabled CLK_50_MAX10 " "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|hbreak_enabled is being clocked by CLK_50_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193372017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193372017 "|altera_max_10|CLK_50_MAX10"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712193372020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712193372020 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193372051 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193372051 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193372051 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712193372051 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712193372051 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712193372073 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1712193372100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.407 " "Worst-case setup slack is 44.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.407               0.000 altera_reserved_tck  " "   44.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193372114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193372135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.114 " "Worst-case recovery slack is 47.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.114               0.000 altera_reserved_tck  " "   47.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193372146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.118 " "Worst-case removal slack is 1.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 altera_reserved_tck  " "    1.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193372152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.483 " "Worst-case minimum pulse width slack is 49.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193372157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193372157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.281 ns " "Worst Case Available Settling Time: 197.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193372190 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712193372190 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712193372196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712193372224 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1712193372224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712193374219 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENETA_RX_CLK " "Node: ENETA_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_LED0 ENETA_RX_CLK " "Register reg_LED0 is being clocked by ENETA_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374429 "|altera_max_10|ENETA_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enet_mdc_clk " "Node: enet_mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_read_done enet_mdc_clk " "Register phy_read_done is being clocked by enet_mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374429 "|altera_max_10|enet_mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_25_MAX10 " "Node: CLK_25_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register enet_mdc_clk CLK_25_MAX10 " "Register enet_mdc_clk is being clocked by CLK_25_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374429 "|altera_max_10|CLK_25_MAX10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50_MAX10 " "Node: CLK_50_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|hbreak_enabled CLK_50_MAX10 " "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|hbreak_enabled is being clocked by CLK_50_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374429 "|altera_max_10|CLK_50_MAX10"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712193374431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712193374431 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193374435 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193374435 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193374435 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712193374435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.933 " "Worst-case setup slack is 44.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.933               0.000 altera_reserved_tck  " "   44.933               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.381 " "Worst-case recovery slack is 47.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.381               0.000 altera_reserved_tck  " "   47.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.039 " "Worst-case removal slack is 1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 altera_reserved_tck  " "    1.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.500 " "Worst-case minimum pulse width slack is 49.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374503 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.520 ns " "Worst Case Available Settling Time: 197.520 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374527 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712193374527 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712193374532 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENETA_RX_CLK " "Node: ENETA_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register reg_LED0 ENETA_RX_CLK " "Register reg_LED0 is being clocked by ENETA_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374724 "|altera_max_10|ENETA_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "enet_mdc_clk " "Node: enet_mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_read_done enet_mdc_clk " "Register phy_read_done is being clocked by enet_mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374724 "|altera_max_10|enet_mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_25_MAX10 " "Node: CLK_25_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register enet_mdc_clk CLK_25_MAX10 " "Register enet_mdc_clk is being clocked by CLK_25_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374724 "|altera_max_10|CLK_25_MAX10"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50_MAX10 " "Node: CLK_50_MAX10 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|hbreak_enabled CLK_50_MAX10 " "Register nios_setup:nios\|nios_setup_nios2e:nios2e\|nios_setup_nios2e_cpu:cpu\|hbreak_enabled is being clocked by CLK_50_MAX10" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712193374724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712193374724 "|altera_max_10|CLK_50_MAX10"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712193374726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712193374726 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193374730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193374730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712193374730 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712193374730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.480 " "Worst-case setup slack is 47.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.480               0.000 altera_reserved_tck  " "   47.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.772 " "Worst-case recovery slack is 48.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.772               0.000 altera_reserved_tck  " "   48.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.513 " "Worst-case removal slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 altera_reserved_tck  " "    0.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.387 " "Worst-case minimum pulse width slack is 49.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.387               0.000 altera_reserved_tck  " "   49.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712193374772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712193374772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.732 ns " "Worst Case Available Settling Time: 198.732 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712193374796 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712193374796 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712193375447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712193375449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712193375545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 19:16:15 2024 " "Processing ended: Wed Apr  3 19:16:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712193375545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712193375545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712193375545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712193375545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1712193376588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712193376588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 19:16:16 2024 " "Processing started: Wed Apr  3 19:16:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712193376588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712193376588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1712193376588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1712193377082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/simulation/questa/ simulation " "Generated file top.vo in folder \"C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1712193378092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712193378946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 19:16:18 2024 " "Processing ended: Wed Apr  3 19:16:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712193378946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712193378946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712193378946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712193378946 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 361 s " "Quartus Prime Full Compilation was successful. 0 errors, 361 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1712193379702 ""}
