<stg><name>extcodecopy</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln487" val="1"/>
</and_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:2 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:4 %trunc_ln60 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:5 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:6 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:7 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:8 %state_load_25 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:8 %state_load_25 = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_25"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:9 %trunc_ln60_18 = trunc i256 %state_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln60_18"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:10 %trunc_ln60_25 = trunc i256 %state_load_25

]]></Node>
<StgValue><ssdm name="trunc_ln60_25"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:11 %add_ln60_7 = add i32 %trunc_ln60_18, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:12 %zext_ln60_3 = zext i32 %add_ln60_7

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:13 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_3, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:14 %add_ln60_11 = add i14 %trunc_ln60_25, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_11"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:15 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_11, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:16 %add_ln60_8 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_8"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:17 %lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_8, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_s"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:18 %zext_ln60_6 = zext i14 %lshr_ln60_s

]]></Node>
<StgValue><ssdm name="zext_ln60_6"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:19 %state_addr_27 = getelementptr i256 %state, i64 0, i64 %zext_ln60_6

]]></Node>
<StgValue><ssdm name="state_addr_27"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:20 %state_load_26 = load i14 %state_addr_27

]]></Node>
<StgValue><ssdm name="state_load_26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:20 %state_load_26 = load i14 %state_addr_27

]]></Node>
<StgValue><ssdm name="state_load_26"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:21 %dst = trunc i256 %state_load_26

]]></Node>
<StgValue><ssdm name="dst"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:22 %trunc_ln60_27 = trunc i256 %state_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln60_27"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:23 %trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_s"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:24 %trunc_ln60_6 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_6"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:25 %trunc_ln60_7 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_26, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_7"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:26 %add_ln60_9 = add i32 %trunc_ln60_18, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln60_9"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:27 %zext_ln60_4 = zext i32 %add_ln60_9

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:28 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_4, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:29 %add_ln60_12 = add i14 %trunc_ln60_25, i14 16381

]]></Node>
<StgValue><ssdm name="add_ln60_12"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:30 %shl_ln60_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_12, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_2"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:31 %add_ln60_10 = add i19 %shl_ln60_2, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_10"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:32 %lshr_ln60_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_10, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_2"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:33 %zext_ln60_7 = zext i14 %lshr_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_7"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:34 %state_addr_28 = getelementptr i256 %state, i64 0, i64 %zext_ln60_7

]]></Node>
<StgValue><ssdm name="state_addr_28"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:35 %state_load_27 = load i14 %state_addr_28

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:35 %state_load_27 = load i14 %state_addr_28

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:36 %s = trunc i256 %state_load_27

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:37 %trunc_ln60_8 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_8"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:38 %trunc_ln60_9 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_9"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:39 %trunc_ln60_10 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_27, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:40 %tmp = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %s, i64 %trunc_ln60_8, i64 %trunc_ln60_9, i64 %trunc_ln60_10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:40 %tmp = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_6, i64 %trunc_ln60_7, i64 %s, i64 %trunc_ln60_8, i64 %trunc_ln60_9, i64 %trunc_ln60_10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader:41 %br_ln468 = br i1 %tmp, void %split58, void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop:10 %state_addr_29 = getelementptr i256 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr_29"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop:11 %state_load_28 = load i14 %state_addr_29

]]></Node>
<StgValue><ssdm name="state_load_28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop:0 %add_ln21 = add i64 %s, i64 31

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
memset.loop:1 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop:2 %sub_ln21 = sub i64 18446744073709551585, i64 %s

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop:3 %trunc_ln21_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_5"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="60" op_0_bw="59">
<![CDATA[
memset.loop:4 %zext_ln21 = zext i59 %trunc_ln21_5

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
memset.loop:5 %sub_ln21_3 = sub i60 0, i60 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_3"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop:6 %trunc_ln21_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_6"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="60" op_0_bw="59">
<![CDATA[
memset.loop:7 %zext_ln21_3 = zext i59 %trunc_ln21_6

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
memset.loop:8 %select_ln21 = select i1 %tmp_215, i60 %sub_ln21_3, i60 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="62" op_0_bw="60">
<![CDATA[
memset.loop:9 %sext_ln476 = sext i60 %select_ln21

]]></Node>
<StgValue><ssdm name="sext_ln476"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop:11 %state_load_28 = load i14 %state_addr_29

]]></Node>
<StgValue><ssdm name="state_load_28"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="256">
<![CDATA[
memset.loop:12 %trunc_ln476 = trunc i256 %state_load_28

]]></Node>
<StgValue><ssdm name="trunc_ln476"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
memset.loop:13 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %select_ln21, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
memset.loop:14 %sub_ln476 = sub i62 %sext_ln476, i62 %p_shl

]]></Node>
<StgValue><ssdm name="sub_ln476"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="62">
<![CDATA[
memset.loop:15 %sext_ln476_1 = sext i62 %sub_ln476

]]></Node>
<StgValue><ssdm name="sext_ln476_1"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop:16 %add_ln476 = add i64 %trunc_ln476, i64 %sext_ln476_1

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="64">
<![CDATA[
memset.loop:17 %zext_ln476 = zext i64 %add_ln476

]]></Node>
<StgValue><ssdm name="zext_ln476"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
memset.loop:18 %store_ln476 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_29, i256 %zext_ln476, i32 255

]]></Node>
<StgValue><ssdm name="store_ln476"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
memset.loop:19 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln476, i32 63

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:20 %br_ln476 = br i1 %tmp_216, void, void %split58

]]></Node>
<StgValue><ssdm name="br_ln476"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln487 = add i64 %s, i64 18446744073709543424

]]></Node>
<StgValue><ssdm name="add_ln487"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln487 = icmp_eq  i64 %add_ln487, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln487"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln487 = br i1 %icmp_ln487, void %memset.loop59.preheader, void %split58

]]></Node>
<StgValue><ssdm name="br_ln487"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="256">
<![CDATA[
memset.loop59.preheader:0 %empty = trunc i256 %state_load_26

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
memset.loop59.preheader:1 %br_ln0 = br void %memset.loop59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop59:0 %empty_236 = phi i64 %empty_237, void %memset.loop59.split, i64 0, void %memset.loop59.preheader

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop59:1 %empty_237 = add i64 %empty_236, i64 1

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop59:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop59:3 %exitcond2 = icmp_eq  i64 %empty_236, i64 %add_ln487

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop59:4 %br_ln487 = br i1 %exitcond2, void %memset.loop59.split, void %split58.loopexit

]]></Node>
<StgValue><ssdm name="br_ln487"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="64">
<![CDATA[
memset.loop59.split:0 %empty_238 = trunc i64 %empty_236

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="64">
<![CDATA[
memset.loop59.split:1 %empty_239 = trunc i64 %empty_236

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop59.split:2 %tmp9 = add i19 %empty_238, i19 270400

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop59.split:3 %empty_240 = add i19 %tmp9, i19 %trunc_ln60_27

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop59.split:4 %empty_241 = add i5 %empty, i5 %empty_239

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
memset.loop59.split:5 %p_cast8 = zext i5 %empty_241

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop59.split:6 %empty_242 = shl i32 1, i32 %p_cast8

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop59.split:7 %tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_240, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="14">
<![CDATA[
memset.loop59.split:8 %p_cast5_cast = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast5_cast"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop59.split:9 %state_addr_30 = getelementptr i256 %state, i64 0, i64 %p_cast5_cast

]]></Node>
<StgValue><ssdm name="state_addr_30"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
memset.loop59.split:10 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_30, i256 0, i32 %empty_242

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
memset.loop59.split:11 %br_ln0 = br void %memset.loop59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
split58.loopexit:0 %br_ln0 = br void %split58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
split58:0 %retval_0 = phi i1 1, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.i.preheader, i1 1, void %memset.loop, i1 0, void, i1 0, void %split58.loopexit

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1">
<![CDATA[
split58:1 %ret_ln491 = ret i1 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln491"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="130" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="131" from="state" to="state_addr" fromId="130" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_132" to="state_addr" fromId="132" toId="15">
</dataflow>
<dataflow id="135" from="StgValue_134" to="state_addr" fromId="134" toId="15">
</dataflow>
<dataflow id="136" from="state_addr" to="state_load" fromId="15" toId="16">
</dataflow>
<dataflow id="137" from="state_addr" to="state_load" fromId="15" toId="17">
</dataflow>
<dataflow id="138" from="state_load" to="trunc_ln60" fromId="17" toId="18">
</dataflow>
<dataflow id="139" from="trunc_ln60" to="add_ln60" fromId="18" toId="19">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln60" fromId="140" toId="19">
</dataflow>
<dataflow id="142" from="add_ln60" to="zext_ln60" fromId="19" toId="20">
</dataflow>
<dataflow id="144" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="143" toId="21">
</dataflow>
<dataflow id="145" from="state_addr" to="store_ln60" fromId="15" toId="21">
</dataflow>
<dataflow id="146" from="zext_ln60" to="store_ln60" fromId="20" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_147" to="store_ln60" fromId="147" toId="21">
</dataflow>
<dataflow id="149" from="state_addr" to="state_load_25" fromId="15" toId="22">
</dataflow>
<dataflow id="150" from="state_addr" to="state_load_25" fromId="15" toId="23">
</dataflow>
<dataflow id="151" from="state_load_25" to="trunc_ln60_18" fromId="23" toId="24">
</dataflow>
<dataflow id="152" from="state_load_25" to="trunc_ln60_25" fromId="23" toId="25">
</dataflow>
<dataflow id="153" from="trunc_ln60_18" to="add_ln60_7" fromId="24" toId="26">
</dataflow>
<dataflow id="154" from="StgValue_140" to="add_ln60_7" fromId="140" toId="26">
</dataflow>
<dataflow id="155" from="add_ln60_7" to="zext_ln60_3" fromId="26" toId="27">
</dataflow>
<dataflow id="156" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="143" toId="28">
</dataflow>
<dataflow id="157" from="state_addr" to="store_ln60" fromId="15" toId="28">
</dataflow>
<dataflow id="158" from="zext_ln60_3" to="store_ln60" fromId="27" toId="28">
</dataflow>
<dataflow id="159" from="StgValue_147" to="store_ln60" fromId="147" toId="28">
</dataflow>
<dataflow id="160" from="trunc_ln60_25" to="add_ln60_11" fromId="25" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_161" to="add_ln60_11" fromId="161" toId="29">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln" fromId="163" toId="30">
</dataflow>
<dataflow id="165" from="add_ln60_11" to="shl_ln" fromId="29" toId="30">
</dataflow>
<dataflow id="167" from="StgValue_166" to="shl_ln" fromId="166" toId="30">
</dataflow>
<dataflow id="168" from="shl_ln" to="add_ln60_8" fromId="30" toId="31">
</dataflow>
<dataflow id="170" from="StgValue_169" to="add_ln60_8" fromId="169" toId="31">
</dataflow>
<dataflow id="172" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln60_s" fromId="171" toId="32">
</dataflow>
<dataflow id="173" from="add_ln60_8" to="lshr_ln60_s" fromId="31" toId="32">
</dataflow>
<dataflow id="175" from="StgValue_174" to="lshr_ln60_s" fromId="174" toId="32">
</dataflow>
<dataflow id="177" from="StgValue_176" to="lshr_ln60_s" fromId="176" toId="32">
</dataflow>
<dataflow id="178" from="lshr_ln60_s" to="zext_ln60_6" fromId="32" toId="33">
</dataflow>
<dataflow id="179" from="state" to="state_addr_27" fromId="130" toId="34">
</dataflow>
<dataflow id="180" from="StgValue_132" to="state_addr_27" fromId="132" toId="34">
</dataflow>
<dataflow id="181" from="zext_ln60_6" to="state_addr_27" fromId="33" toId="34">
</dataflow>
<dataflow id="182" from="state_addr_27" to="state_load_26" fromId="34" toId="35">
</dataflow>
<dataflow id="183" from="state_addr_27" to="state_load_26" fromId="34" toId="36">
</dataflow>
<dataflow id="184" from="state_load_26" to="dst" fromId="36" toId="37">
</dataflow>
<dataflow id="185" from="state_load_26" to="trunc_ln60_27" fromId="36" toId="38">
</dataflow>
<dataflow id="187" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_s" fromId="186" toId="39">
</dataflow>
<dataflow id="188" from="state_load_26" to="trunc_ln60_s" fromId="36" toId="39">
</dataflow>
<dataflow id="190" from="StgValue_189" to="trunc_ln60_s" fromId="189" toId="39">
</dataflow>
<dataflow id="192" from="StgValue_191" to="trunc_ln60_s" fromId="191" toId="39">
</dataflow>
<dataflow id="193" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_6" fromId="186" toId="40">
</dataflow>
<dataflow id="194" from="state_load_26" to="trunc_ln60_6" fromId="36" toId="40">
</dataflow>
<dataflow id="196" from="StgValue_195" to="trunc_ln60_6" fromId="195" toId="40">
</dataflow>
<dataflow id="198" from="StgValue_197" to="trunc_ln60_6" fromId="197" toId="40">
</dataflow>
<dataflow id="199" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_7" fromId="186" toId="41">
</dataflow>
<dataflow id="200" from="state_load_26" to="trunc_ln60_7" fromId="36" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_201" to="trunc_ln60_7" fromId="201" toId="41">
</dataflow>
<dataflow id="204" from="StgValue_203" to="trunc_ln60_7" fromId="203" toId="41">
</dataflow>
<dataflow id="205" from="trunc_ln60_18" to="add_ln60_9" fromId="24" toId="42">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln60_9" fromId="206" toId="42">
</dataflow>
<dataflow id="208" from="add_ln60_9" to="zext_ln60_4" fromId="42" toId="43">
</dataflow>
<dataflow id="209" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="143" toId="44">
</dataflow>
<dataflow id="210" from="state_addr" to="store_ln60" fromId="15" toId="44">
</dataflow>
<dataflow id="211" from="zext_ln60_4" to="store_ln60" fromId="43" toId="44">
</dataflow>
<dataflow id="212" from="StgValue_147" to="store_ln60" fromId="147" toId="44">
</dataflow>
<dataflow id="213" from="trunc_ln60_25" to="add_ln60_12" fromId="25" toId="45">
</dataflow>
<dataflow id="215" from="StgValue_214" to="add_ln60_12" fromId="214" toId="45">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i19.i14.i5" to="shl_ln60_2" fromId="163" toId="46">
</dataflow>
<dataflow id="217" from="add_ln60_12" to="shl_ln60_2" fromId="45" toId="46">
</dataflow>
<dataflow id="218" from="StgValue_166" to="shl_ln60_2" fromId="166" toId="46">
</dataflow>
<dataflow id="219" from="shl_ln60_2" to="add_ln60_10" fromId="46" toId="47">
</dataflow>
<dataflow id="220" from="StgValue_169" to="add_ln60_10" fromId="169" toId="47">
</dataflow>
<dataflow id="221" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln60_2" fromId="171" toId="48">
</dataflow>
<dataflow id="222" from="add_ln60_10" to="lshr_ln60_2" fromId="47" toId="48">
</dataflow>
<dataflow id="223" from="StgValue_174" to="lshr_ln60_2" fromId="174" toId="48">
</dataflow>
<dataflow id="224" from="StgValue_176" to="lshr_ln60_2" fromId="176" toId="48">
</dataflow>
<dataflow id="225" from="lshr_ln60_2" to="zext_ln60_7" fromId="48" toId="49">
</dataflow>
<dataflow id="226" from="state" to="state_addr_28" fromId="130" toId="50">
</dataflow>
<dataflow id="227" from="StgValue_132" to="state_addr_28" fromId="132" toId="50">
</dataflow>
<dataflow id="228" from="zext_ln60_7" to="state_addr_28" fromId="49" toId="50">
</dataflow>
<dataflow id="229" from="state_addr_28" to="state_load_27" fromId="50" toId="51">
</dataflow>
<dataflow id="230" from="state_addr_28" to="state_load_27" fromId="50" toId="52">
</dataflow>
<dataflow id="231" from="state_load_27" to="s" fromId="52" toId="53">
</dataflow>
<dataflow id="232" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_8" fromId="186" toId="54">
</dataflow>
<dataflow id="233" from="state_load_27" to="trunc_ln60_8" fromId="52" toId="54">
</dataflow>
<dataflow id="234" from="StgValue_189" to="trunc_ln60_8" fromId="189" toId="54">
</dataflow>
<dataflow id="235" from="StgValue_191" to="trunc_ln60_8" fromId="191" toId="54">
</dataflow>
<dataflow id="236" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_9" fromId="186" toId="55">
</dataflow>
<dataflow id="237" from="state_load_27" to="trunc_ln60_9" fromId="52" toId="55">
</dataflow>
<dataflow id="238" from="StgValue_195" to="trunc_ln60_9" fromId="195" toId="55">
</dataflow>
<dataflow id="239" from="StgValue_197" to="trunc_ln60_9" fromId="197" toId="55">
</dataflow>
<dataflow id="240" from="_ssdm_op_PartSelect.i64.i256.i32.i32" to="trunc_ln60_10" fromId="186" toId="56">
</dataflow>
<dataflow id="241" from="state_load_27" to="trunc_ln60_10" fromId="52" toId="56">
</dataflow>
<dataflow id="242" from="StgValue_201" to="trunc_ln60_10" fromId="201" toId="56">
</dataflow>
<dataflow id="243" from="StgValue_203" to="trunc_ln60_10" fromId="203" toId="56">
</dataflow>
<dataflow id="245" from="check_memory" to="tmp" fromId="244" toId="57">
</dataflow>
<dataflow id="246" from="state" to="tmp" fromId="130" toId="57">
</dataflow>
<dataflow id="247" from="dst" to="tmp" fromId="37" toId="57">
</dataflow>
<dataflow id="248" from="trunc_ln60_s" to="tmp" fromId="39" toId="57">
</dataflow>
<dataflow id="249" from="trunc_ln60_6" to="tmp" fromId="40" toId="57">
</dataflow>
<dataflow id="250" from="trunc_ln60_7" to="tmp" fromId="41" toId="57">
</dataflow>
<dataflow id="251" from="s" to="tmp" fromId="53" toId="57">
</dataflow>
<dataflow id="252" from="trunc_ln60_8" to="tmp" fromId="54" toId="57">
</dataflow>
<dataflow id="253" from="trunc_ln60_9" to="tmp" fromId="55" toId="57">
</dataflow>
<dataflow id="254" from="trunc_ln60_10" to="tmp" fromId="56" toId="57">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="58">
</dataflow>
<dataflow id="257" from="state" to="specinterface_ln0" fromId="130" toId="58">
</dataflow>
<dataflow id="259" from="empty_17" to="specinterface_ln0" fromId="258" toId="58">
</dataflow>
<dataflow id="261" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="262" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="264" from="empty_18" to="specinterface_ln0" fromId="263" toId="58">
</dataflow>
<dataflow id="265" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="58">
</dataflow>
<dataflow id="266" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="267" from="empty_18" to="specinterface_ln0" fromId="263" toId="58">
</dataflow>
<dataflow id="268" from="empty_18" to="specinterface_ln0" fromId="263" toId="58">
</dataflow>
<dataflow id="269" from="empty_18" to="specinterface_ln0" fromId="263" toId="58">
</dataflow>
<dataflow id="270" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="271" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="272" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="273" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="58">
</dataflow>
<dataflow id="274" from="empty_18" to="specinterface_ln0" fromId="263" toId="58">
</dataflow>
<dataflow id="275" from="empty_18" to="specinterface_ln0" fromId="263" toId="58">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="276" toId="59">
</dataflow>
<dataflow id="278" from="state" to="specbramwithbyteenable_ln0" fromId="130" toId="59">
</dataflow>
<dataflow id="279" from="check_memory" to="tmp" fromId="244" toId="60">
</dataflow>
<dataflow id="280" from="state" to="tmp" fromId="130" toId="60">
</dataflow>
<dataflow id="281" from="dst" to="tmp" fromId="37" toId="60">
</dataflow>
<dataflow id="282" from="trunc_ln60_s" to="tmp" fromId="39" toId="60">
</dataflow>
<dataflow id="283" from="trunc_ln60_6" to="tmp" fromId="40" toId="60">
</dataflow>
<dataflow id="284" from="trunc_ln60_7" to="tmp" fromId="41" toId="60">
</dataflow>
<dataflow id="285" from="s" to="tmp" fromId="53" toId="60">
</dataflow>
<dataflow id="286" from="trunc_ln60_8" to="tmp" fromId="54" toId="60">
</dataflow>
<dataflow id="287" from="trunc_ln60_9" to="tmp" fromId="55" toId="60">
</dataflow>
<dataflow id="288" from="trunc_ln60_10" to="tmp" fromId="56" toId="60">
</dataflow>
<dataflow id="289" from="tmp" to="br_ln468" fromId="60" toId="61">
</dataflow>
<dataflow id="290" from="state" to="state_addr_29" fromId="130" toId="62">
</dataflow>
<dataflow id="291" from="StgValue_132" to="state_addr_29" fromId="132" toId="62">
</dataflow>
<dataflow id="292" from="StgValue_132" to="state_addr_29" fromId="132" toId="62">
</dataflow>
<dataflow id="293" from="state_addr_29" to="state_load_28" fromId="62" toId="63">
</dataflow>
<dataflow id="294" from="s" to="add_ln21" fromId="53" toId="64">
</dataflow>
<dataflow id="296" from="StgValue_295" to="add_ln21" fromId="295" toId="64">
</dataflow>
<dataflow id="298" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_215" fromId="297" toId="65">
</dataflow>
<dataflow id="299" from="add_ln21" to="tmp_215" fromId="64" toId="65">
</dataflow>
<dataflow id="301" from="StgValue_300" to="tmp_215" fromId="300" toId="65">
</dataflow>
<dataflow id="303" from="StgValue_302" to="sub_ln21" fromId="302" toId="66">
</dataflow>
<dataflow id="304" from="s" to="sub_ln21" fromId="53" toId="66">
</dataflow>
<dataflow id="306" from="_ssdm_op_PartSelect.i59.i64.i32.i32" to="trunc_ln21_5" fromId="305" toId="67">
</dataflow>
<dataflow id="307" from="sub_ln21" to="trunc_ln21_5" fromId="66" toId="67">
</dataflow>
<dataflow id="308" from="StgValue_174" to="trunc_ln21_5" fromId="174" toId="67">
</dataflow>
<dataflow id="309" from="StgValue_300" to="trunc_ln21_5" fromId="300" toId="67">
</dataflow>
<dataflow id="310" from="trunc_ln21_5" to="zext_ln21" fromId="67" toId="68">
</dataflow>
<dataflow id="312" from="StgValue_311" to="sub_ln21_3" fromId="311" toId="69">
</dataflow>
<dataflow id="313" from="zext_ln21" to="sub_ln21_3" fromId="68" toId="69">
</dataflow>
<dataflow id="314" from="_ssdm_op_PartSelect.i59.i64.i32.i32" to="trunc_ln21_6" fromId="305" toId="70">
</dataflow>
<dataflow id="315" from="add_ln21" to="trunc_ln21_6" fromId="64" toId="70">
</dataflow>
<dataflow id="316" from="StgValue_174" to="trunc_ln21_6" fromId="174" toId="70">
</dataflow>
<dataflow id="317" from="StgValue_300" to="trunc_ln21_6" fromId="300" toId="70">
</dataflow>
<dataflow id="318" from="trunc_ln21_6" to="zext_ln21_3" fromId="70" toId="71">
</dataflow>
<dataflow id="319" from="tmp_215" to="select_ln21" fromId="65" toId="72">
</dataflow>
<dataflow id="320" from="sub_ln21_3" to="select_ln21" fromId="69" toId="72">
</dataflow>
<dataflow id="321" from="zext_ln21_3" to="select_ln21" fromId="71" toId="72">
</dataflow>
<dataflow id="322" from="select_ln21" to="sext_ln476" fromId="72" toId="73">
</dataflow>
<dataflow id="323" from="state_addr_29" to="state_load_28" fromId="62" toId="74">
</dataflow>
<dataflow id="324" from="state_load_28" to="trunc_ln476" fromId="74" toId="75">
</dataflow>
<dataflow id="326" from="_ssdm_op_BitConcatenate.i62.i60.i2" to="p_shl" fromId="325" toId="76">
</dataflow>
<dataflow id="327" from="select_ln21" to="p_shl" fromId="72" toId="76">
</dataflow>
<dataflow id="329" from="StgValue_328" to="p_shl" fromId="328" toId="76">
</dataflow>
<dataflow id="330" from="sext_ln476" to="sub_ln476" fromId="73" toId="77">
</dataflow>
<dataflow id="331" from="p_shl" to="sub_ln476" fromId="76" toId="77">
</dataflow>
<dataflow id="332" from="sub_ln476" to="sext_ln476_1" fromId="77" toId="78">
</dataflow>
<dataflow id="333" from="trunc_ln476" to="add_ln476" fromId="75" toId="79">
</dataflow>
<dataflow id="334" from="sext_ln476_1" to="add_ln476" fromId="78" toId="79">
</dataflow>
<dataflow id="335" from="add_ln476" to="zext_ln476" fromId="79" toId="80">
</dataflow>
<dataflow id="336" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln476" fromId="143" toId="81">
</dataflow>
<dataflow id="337" from="state_addr_29" to="store_ln476" fromId="62" toId="81">
</dataflow>
<dataflow id="338" from="zext_ln476" to="store_ln476" fromId="80" toId="81">
</dataflow>
<dataflow id="339" from="StgValue_203" to="store_ln476" fromId="203" toId="81">
</dataflow>
<dataflow id="340" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_216" fromId="297" toId="82">
</dataflow>
<dataflow id="341" from="add_ln476" to="tmp_216" fromId="79" toId="82">
</dataflow>
<dataflow id="342" from="StgValue_300" to="tmp_216" fromId="300" toId="82">
</dataflow>
<dataflow id="343" from="tmp_216" to="br_ln476" fromId="82" toId="83">
</dataflow>
<dataflow id="344" from="s" to="add_ln487" fromId="53" toId="84">
</dataflow>
<dataflow id="346" from="StgValue_345" to="add_ln487" fromId="345" toId="84">
</dataflow>
<dataflow id="347" from="add_ln487" to="icmp_ln487" fromId="84" toId="85">
</dataflow>
<dataflow id="348" from="StgValue_132" to="icmp_ln487" fromId="132" toId="85">
</dataflow>
<dataflow id="349" from="icmp_ln487" to="br_ln487" fromId="85" toId="86">
</dataflow>
<dataflow id="350" from="state_load_26" to="empty" fromId="36" toId="87">
</dataflow>
<dataflow id="351" from="empty_237" to="empty_236" fromId="90" toId="89">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="352" from="br_ln0" to="empty_236" fromId="105" toId="89">
<BackEdge/>
</dataflow>
<dataflow id="353" from="StgValue_132" to="empty_236" fromId="132" toId="89">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="354" from="br_ln0" to="empty_236" fromId="88" toId="89">
</dataflow>
<dataflow id="355" from="empty_236" to="empty_237" fromId="89" toId="90">
</dataflow>
<dataflow id="356" from="StgValue_134" to="empty_237" fromId="134" toId="90">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="357" toId="91">
</dataflow>
<dataflow id="359" from="StgValue_140" to="specpipeline_ln0" fromId="140" toId="91">
</dataflow>
<dataflow id="360" from="StgValue_260" to="specpipeline_ln0" fromId="260" toId="91">
</dataflow>
<dataflow id="362" from="StgValue_361" to="specpipeline_ln0" fromId="361" toId="91">
</dataflow>
<dataflow id="363" from="StgValue_260" to="specpipeline_ln0" fromId="260" toId="91">
</dataflow>
<dataflow id="365" from="p_str" to="specpipeline_ln0" fromId="364" toId="91">
</dataflow>
<dataflow id="366" from="empty_236" to="exitcond2" fromId="89" toId="92">
</dataflow>
<dataflow id="367" from="add_ln487" to="exitcond2" fromId="84" toId="92">
</dataflow>
<dataflow id="368" from="exitcond2" to="br_ln487" fromId="92" toId="93">
</dataflow>
<dataflow id="369" from="empty_236" to="empty_238" fromId="89" toId="94">
</dataflow>
<dataflow id="370" from="empty_236" to="empty_239" fromId="89" toId="95">
</dataflow>
<dataflow id="371" from="empty_238" to="tmp9" fromId="94" toId="96">
</dataflow>
<dataflow id="373" from="StgValue_372" to="tmp9" fromId="372" toId="96">
</dataflow>
<dataflow id="374" from="tmp9" to="empty_240" fromId="96" toId="97">
</dataflow>
<dataflow id="375" from="trunc_ln60_27" to="empty_240" fromId="38" toId="97">
</dataflow>
<dataflow id="376" from="empty" to="empty_241" fromId="87" toId="98">
</dataflow>
<dataflow id="377" from="empty_239" to="empty_241" fromId="95" toId="98">
</dataflow>
<dataflow id="378" from="empty_241" to="p_cast8" fromId="98" toId="99">
</dataflow>
<dataflow id="379" from="StgValue_361" to="empty_242" fromId="361" toId="100">
</dataflow>
<dataflow id="380" from="p_cast8" to="empty_242" fromId="99" toId="100">
</dataflow>
<dataflow id="381" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="tmp_s" fromId="171" toId="101">
</dataflow>
<dataflow id="382" from="empty_240" to="tmp_s" fromId="97" toId="101">
</dataflow>
<dataflow id="383" from="StgValue_174" to="tmp_s" fromId="174" toId="101">
</dataflow>
<dataflow id="384" from="StgValue_176" to="tmp_s" fromId="176" toId="101">
</dataflow>
<dataflow id="385" from="tmp_s" to="p_cast5_cast" fromId="101" toId="102">
</dataflow>
<dataflow id="386" from="state" to="state_addr_30" fromId="130" toId="103">
</dataflow>
<dataflow id="387" from="StgValue_132" to="state_addr_30" fromId="132" toId="103">
</dataflow>
<dataflow id="388" from="p_cast5_cast" to="state_addr_30" fromId="102" toId="103">
</dataflow>
<dataflow id="389" from="_ssdm_op_Write.bram.p0L_a4i64packedL" to="store_ln60" fromId="143" toId="104">
</dataflow>
<dataflow id="390" from="state_addr_30" to="store_ln60" fromId="103" toId="104">
</dataflow>
<dataflow id="392" from="StgValue_391" to="store_ln60" fromId="391" toId="104">
</dataflow>
<dataflow id="393" from="empty_242" to="store_ln60" fromId="100" toId="104">
</dataflow>
<dataflow id="395" from="StgValue_394" to="retval_0" fromId="394" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="396" from="br_ln468" to="retval_0" fromId="61" toId="107">
</dataflow>
<dataflow id="397" from="StgValue_394" to="retval_0" fromId="394" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="398" from="br_ln476" to="retval_0" fromId="83" toId="107">
</dataflow>
<dataflow id="400" from="StgValue_399" to="retval_0" fromId="399" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="401" from="br_ln487" to="retval_0" fromId="86" toId="107">
</dataflow>
<dataflow id="402" from="StgValue_399" to="retval_0" fromId="399" toId="107">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_216" val="0"/>
<literal name="icmp_ln487" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="403" from="br_ln0" to="retval_0" fromId="106" toId="107">
</dataflow>
<dataflow id="404" from="retval_0" to="ret_ln491" fromId="107" toId="108">
</dataflow>
<dataflow id="405" from="tmp_216" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="406" from="icmp_ln487" to="StgValue_12" fromId="85" toId="12">
</dataflow>
<dataflow id="407" from="exitcond2" to="StgValue_13" fromId="92" toId="13">
</dataflow>
<dataflow id="408" from="tmp" to="StgValue_14" fromId="60" toId="14">
</dataflow>
<dataflow id="409" from="tmp_216" to="StgValue_14" fromId="82" toId="14">
</dataflow>
<dataflow id="410" from="icmp_ln487" to="StgValue_14" fromId="85" toId="14">
</dataflow>
<dataflow id="411" from="tmp" to="StgValue_10" fromId="60" toId="10">
</dataflow>
<dataflow id="412" from="tmp_216" to="StgValue_13" fromId="82" toId="13">
</dataflow>
<dataflow id="413" from="icmp_ln487" to="StgValue_13" fromId="85" toId="13">
</dataflow>
</dataflows>


</stg>
