Loading plugins phase: Elapsed time ==> 0s.253ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -d CY8C4245AXI-483 -s C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.572ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.115ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CapSense.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -dcpsoc3 CapSense.v -verilog
======================================================================

======================================================================
Compiling:  CapSense.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -dcpsoc3 CapSense.v -verilog
======================================================================

======================================================================
Compiling:  CapSense.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -dcpsoc3 -verilog CapSense.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 26 10:50:54 2016


======================================================================
Compiling:  CapSense.v
Program  :   vpp
Options  :    -yv2 -q10 CapSense.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 26 10:50:54 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CapSense.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  CapSense.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -dcpsoc3 -verilog CapSense.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 26 10:50:54 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\codegentemp\CapSense.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\codegentemp\CapSense.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  CapSense.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -dcpsoc3 -verilog CapSense.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 26 10:50:54 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\codegentemp\CapSense.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\codegentemp\CapSense.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense_CSD:Net_545\
	\CapSense_CSD:Net_544\
	\UART_1:Net_452\
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	\UART_1:Net_547\
	\UART_1:Net_891\
	\UART_1:Net_1001\
	\UART_1:Net_899\
	\I2CM:Net_1257\
	\I2CM:uncfg_rx_irq\
	\I2CM:Net_1099\
	\I2CM:Net_1258\
	\I2CM:Net_547\
	\I2CM:Net_891\
	\I2CM:Net_1001\
	\I2CM:Net_899\


Deleted 19 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense_CSD:Net_312\ to \CapSense_CSD:Net_104\
Aliasing zero to \CapSense_CSD:Net_104\
Aliasing one to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:IDAC2:Net_3\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_11\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_10\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_9\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_8\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_7\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_6\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_5\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_4\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_3\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_2\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_1\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:tmpOE__Sns_net_0\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \CapSense_CSD:IDAC1:Net_3\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing tmpOE__LED_1_net_0 to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \UART_1:Net_459\ to \CapSense_CSD:Net_104\
Aliasing \UART_1:Net_1194\ to \CapSense_CSD:Net_104\
Aliasing \UART_1:Net_1195\ to \CapSense_CSD:Net_104\
Aliasing \UART_1:Net_1196\ to \CapSense_CSD:Net_104\
Aliasing \UART_1:tmpOE__tx_net_0\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \UART_1:tmpOE__rx_net_0\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \UART_1:Net_747\ to \CapSense_CSD:Net_104\
Aliasing \I2CM:Net_459\ to \CapSense_CSD:Net_104\
Aliasing \I2CM:Net_452\ to \CapSense_CSD:Net_104\
Aliasing \I2CM:Net_1194\ to \CapSense_CSD:Net_104\
Aliasing \I2CM:Net_1195\ to \CapSense_CSD:Net_104\
Aliasing \I2CM:Net_1196\ to \CapSense_CSD:Net_104\
Aliasing \I2CM:tmpOE__sda_net_0\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \I2CM:tmpOE__scl_net_0\ to \CapSense_CSD:tmpOE__Cmod_net_0\
Aliasing \I2CM:Net_747\ to \CapSense_CSD:Net_104\
Removing Lhs of wire \CapSense_CSD:Net_312\[23] = \CapSense_CSD:Net_104\[19]
Removing Rhs of wire zero[27] = \CapSense_CSD:Net_104\[19]
Removing Rhs of wire one[31] = \CapSense_CSD:tmpOE__Cmod_net_0\[26]
Removing Lhs of wire \CapSense_CSD:IDAC2:Net_3\[35] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_11\[37] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_10\[38] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_9\[39] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_8\[40] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_7\[41] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_6\[42] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_5\[43] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_4\[44] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_3\[45] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_2\[46] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_1\[47] = one[31]
Removing Lhs of wire \CapSense_CSD:tmpOE__Sns_net_0\[48] = one[31]
Removing Lhs of wire \CapSense_CSD:IDAC1:Net_3\[76] = one[31]
Removing Lhs of wire tmpOE__LED_1_net_0[81] = one[31]
Removing Lhs of wire \UART_1:Net_459\[88] = zero[27]
Removing Lhs of wire \UART_1:Net_652\[89] = zero[27]
Removing Lhs of wire \UART_1:Net_1194\[91] = zero[27]
Removing Lhs of wire \UART_1:Net_1195\[92] = zero[27]
Removing Lhs of wire \UART_1:Net_1196\[93] = zero[27]
Removing Rhs of wire \UART_1:Net_654\[94] = \UART_1:Net_1197\[95]
Removing Lhs of wire \UART_1:Net_1170\[98] = \UART_1:Net_847\[87]
Removing Lhs of wire \UART_1:Net_990\[99] = zero[27]
Removing Lhs of wire \UART_1:Net_909\[100] = zero[27]
Removing Lhs of wire \UART_1:Net_663\[101] = zero[27]
Removing Lhs of wire \UART_1:tmpOE__tx_net_0\[103] = one[31]
Removing Lhs of wire \UART_1:tmpOE__rx_net_0\[112] = one[31]
Removing Lhs of wire \UART_1:Net_1175\[116] = zero[27]
Removing Lhs of wire \UART_1:Net_747\[117] = zero[27]
Removing Lhs of wire \I2CM:Net_459\[143] = zero[27]
Removing Lhs of wire \I2CM:Net_652\[144] = zero[27]
Removing Lhs of wire \I2CM:Net_452\[145] = zero[27]
Removing Lhs of wire \I2CM:Net_1194\[146] = zero[27]
Removing Lhs of wire \I2CM:Net_1195\[147] = zero[27]
Removing Lhs of wire \I2CM:Net_1196\[148] = zero[27]
Removing Lhs of wire \I2CM:Net_654\[149] = zero[27]
Removing Lhs of wire \I2CM:Net_1170\[152] = \I2CM:Net_847\[142]
Removing Lhs of wire \I2CM:Net_990\[153] = zero[27]
Removing Lhs of wire \I2CM:Net_909\[154] = zero[27]
Removing Lhs of wire \I2CM:Net_663\[155] = zero[27]
Removing Lhs of wire \I2CM:tmpOE__sda_net_0\[157] = one[31]
Removing Lhs of wire \I2CM:tmpOE__scl_net_0\[163] = one[31]
Removing Lhs of wire \I2CM:Net_1175\[172] = zero[27]
Removing Lhs of wire \I2CM:Net_747\[173] = zero[27]

------------------------------------------------------
Aliased 0 equations, 47 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj" -dcpsoc3 CapSense.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.400ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Tuesday, 26 April 2016 10:50:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\Daten\Programmierprojekte\GitHub\freeDSPPSoC-I2C\CapSense.cydsn\CapSense.cyprj -d CY8C4245AXI-483 CapSense.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\CapSense_CSD:Sns(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\CapSense_CSD:Sns(1)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\CapSense_CSD:Sns(2)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\CapSense_CSD:Sns(3)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\CapSense_CSD:Sns(4)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "LED_1(0)". (App=cydsfit)
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_CSD_SampleClk'. Signal=\CapSense_CSD:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_CSD_SenseClk'. Signal=\CapSense_CSD:Net_429_ff5\
    Fixed Function Clock 2: Automatic-assigning  clock 'I2CM_SCBCLK'. Signal=\I2CM:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \CapSense_CSD:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Cmod(0)\__PA ,
            analog_term => \CapSense_CSD:Net_398\ ,
            pad => \CapSense_CSD:Cmod(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(4,2)"
        }

    Pin : Name = \CapSense_CSD:Sns(0)\
        Attributes:
            Alias: LinearSlider0_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(0)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(1,1)"
        }

    Pin : Name = \CapSense_CSD:Sns(1)\
        Attributes:
            Alias: LinearSlider0_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(1)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(1)_PAD\ );
        Properties:
        {
            port_location = "PORT(1,2)"
        }

    Pin : Name = \CapSense_CSD:Sns(2)\
        Attributes:
            Alias: LinearSlider0_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(2)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(2)_PAD\ );
        Properties:
        {
            port_location = "PORT(1,3)"
        }

    Pin : Name = \CapSense_CSD:Sns(3)\
        Attributes:
            Alias: LinearSlider0_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(3)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(3)_PAD\ );
        Properties:
        {
            port_location = "PORT(1,4)"
        }

    Pin : Name = \CapSense_CSD:Sns(4)\
        Attributes:
            Alias: LinearSlider0_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(4)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(4)_PAD\ );
        Properties:
        {
            port_location = "PORT(1,5)"
        }

    Pin : Name = \CapSense_CSD:Sns(5)\
        Attributes:
            Alias: LinearSlider0_e5__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(5)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(6)\
        Attributes:
            Alias: LinearSlider0_e6__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(6)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(7)\
        Attributes:
            Alias: LinearSlider0_e7__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(7)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(8)\
        Attributes:
            Alias: LinearSlider0_e8__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(8)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(8)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(9)\
        Attributes:
            Alias: LinearSlider0_e9__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(9)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(9)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(10)\
        Attributes:
            Alias: LinearSlider0_e10__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(10)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(10)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:Sns(11)\
        Attributes:
            Alias: LinearSlider0_e11__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:Sns(11)\__PA ,
            analog_term => \CapSense_CSD:Net_245_0\ ,
            pad => \CapSense_CSD:Sns(11)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
            port_location = "PORT(0,2)"
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            input => \UART_1:Net_1062\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_654\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:sda(0)\__PA ,
            fb => \I2CM:Net_581\ ,
            pad => \I2CM:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:scl(0)\__PA ,
            fb => \I2CM:Net_580\ ,
            pad => \I2CM:scl(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense_CSD:ISR\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_248\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_362 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   20 :   16 :   36 : 55.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   31 :   32 :  3.13 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.015ms
Tech mapping phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1318972s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0050271 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense_CSD:Net_245_0\ {
    source
    swhv_3
    amuxbusa
    P0_P41
    p0_1
    P0_P40
    p0_0
    P0_P42
    p0_2
    P1_P42
    p1_2
    P0_P47
    p0_7
    P1_P43
    p1_3
    P0_P43
    p0_3
    P0_P46
    p0_6
    P1_P40
    p1_0
    P1_P41
    p1_1
    P0_P44
    p0_4
    P0_P45
    p0_5
  }
  Net: \CapSense_CSD:Net_270\ {
    idac0_out
    swhv_1
  }
  Net: \CapSense_CSD:Net_398\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
}
Map of item to net {
  source                                           -> \CapSense_CSD:Net_245_0\
  swhv_3                                           -> \CapSense_CSD:Net_245_0\
  amuxbusa                                         -> \CapSense_CSD:Net_245_0\
  P0_P41                                           -> \CapSense_CSD:Net_245_0\
  p0_1                                             -> \CapSense_CSD:Net_245_0\
  P0_P40                                           -> \CapSense_CSD:Net_245_0\
  p0_0                                             -> \CapSense_CSD:Net_245_0\
  P0_P42                                           -> \CapSense_CSD:Net_245_0\
  p0_2                                             -> \CapSense_CSD:Net_245_0\
  P1_P42                                           -> \CapSense_CSD:Net_245_0\
  p1_2                                             -> \CapSense_CSD:Net_245_0\
  P0_P47                                           -> \CapSense_CSD:Net_245_0\
  p0_7                                             -> \CapSense_CSD:Net_245_0\
  P1_P43                                           -> \CapSense_CSD:Net_245_0\
  p1_3                                             -> \CapSense_CSD:Net_245_0\
  P0_P43                                           -> \CapSense_CSD:Net_245_0\
  p0_3                                             -> \CapSense_CSD:Net_245_0\
  P0_P46                                           -> \CapSense_CSD:Net_245_0\
  p0_6                                             -> \CapSense_CSD:Net_245_0\
  P1_P40                                           -> \CapSense_CSD:Net_245_0\
  p1_0                                             -> \CapSense_CSD:Net_245_0\
  P1_P41                                           -> \CapSense_CSD:Net_245_0\
  p1_1                                             -> \CapSense_CSD:Net_245_0\
  P0_P44                                           -> \CapSense_CSD:Net_245_0\
  p0_4                                             -> \CapSense_CSD:Net_245_0\
  P0_P45                                           -> \CapSense_CSD:Net_245_0\
  p0_5                                             -> \CapSense_CSD:Net_245_0\
  idac0_out                                        -> \CapSense_CSD:Net_270\
  swhv_1                                           -> \CapSense_CSD:Net_270\
  Net_2110                                         -> \CapSense_CSD:Net_398\
  swh_2                                            -> \CapSense_CSD:Net_398\
  p4_2                                             -> \CapSense_CSD:Net_398\
  P4_P42                                           -> \CapSense_CSD:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 23, final cost is 23 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_362 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense_CSD:ISR\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_CSD:Sns(0)\
    Attributes:
        Alias: LinearSlider0_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(0)\__PA ,
        pad => \CapSense_CSD:Sns(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(1,1)"
    }

[IoId=1]: 
Pin : Name = \CapSense_CSD:Sns(1)\
    Attributes:
        Alias: LinearSlider0_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(1)\__PA ,
        pad => \CapSense_CSD:Sns(1)_PAD\ );
    Properties:
    {
        port_location = "PORT(1,2)"
    }

[IoId=2]: 
Pin : Name = \CapSense_CSD:Sns(2)\
    Attributes:
        Alias: LinearSlider0_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(2)\__PA ,
        pad => \CapSense_CSD:Sns(2)_PAD\ );
    Properties:
    {
        port_location = "PORT(1,3)"
    }

[IoId=3]: 
Pin : Name = \CapSense_CSD:Sns(3)\
    Attributes:
        Alias: LinearSlider0_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(3)\__PA ,
        pad => \CapSense_CSD:Sns(3)_PAD\ );
    Properties:
    {
        port_location = "PORT(1,4)"
    }

[IoId=4]: 
Pin : Name = \CapSense_CSD:Sns(4)\
    Attributes:
        Alias: LinearSlider0_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(4)\__PA ,
        pad => \CapSense_CSD:Sns(4)_PAD\ );
    Properties:
    {
        port_location = "PORT(1,5)"
    }

[IoId=5]: 
Pin : Name = \CapSense_CSD:Sns(5)\
    Attributes:
        Alias: LinearSlider0_e5__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(5)\__PA ,
        pad => \CapSense_CSD:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense_CSD:Sns(6)\
    Attributes:
        Alias: LinearSlider0_e6__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(6)\__PA ,
        pad => \CapSense_CSD:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense_CSD:Sns(7)\
    Attributes:
        Alias: LinearSlider0_e7__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(7)\__PA ,
        pad => \CapSense_CSD:Sns(7)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_CSD:Sns(8)\
    Attributes:
        Alias: LinearSlider0_e8__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(8)\__PA ,
        pad => \CapSense_CSD:Sns(8)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense_CSD:Sns(9)\
    Attributes:
        Alias: LinearSlider0_e9__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(9)\__PA ,
        pad => \CapSense_CSD:Sns(9)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_CSD:Sns(10)\
    Attributes:
        Alias: LinearSlider0_e10__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(10)\__PA ,
        pad => \CapSense_CSD:Sns(10)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense_CSD:Sns(11)\
    Attributes:
        Alias: LinearSlider0_e11__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Sns(11)\__PA ,
        pad => \CapSense_CSD:Sns(11)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
        port_location = "PORT(0,2)"
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:scl(0)\__PA ,
        fb => \I2CM:Net_580\ ,
        pad => \I2CM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:sda(0)\__PA ,
        fb => \I2CM:Net_581\ ,
        pad => \I2CM:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_654\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        input => \UART_1:Net_1062\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense_CSD:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:Cmod(0)\__PA ,
        analog_term => \CapSense_CSD:Net_398\ ,
        pad => \CapSense_CSD:Cmod(0)_PAD\ ,
        input => __ONE__ );
    Properties:
    {
        port_location = "PORT(4,2)"
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CapSense_CSD:Net_420_ff6\ ,
            ff_div_5 => \CapSense_CSD:Net_429_ff5\ ,
            ff_div_2 => \I2CM:Net_847_ff2\ ,
            ff_div_3 => \UART_1:Net_847_ff3\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff3\ ,
            interrupt => Net_349 ,
            rx => \UART_1:Net_654\ ,
            tx => \UART_1:Net_1062\ ,
            rts => \UART_1:Net_1053\ ,
            mosi_m => \UART_1:Net_1061\ ,
            select_m_3 => \UART_1:ss_3\ ,
            select_m_2 => \UART_1:ss_2\ ,
            select_m_1 => \UART_1:ss_1\ ,
            select_m_0 => \UART_1:ss_0\ ,
            sclk_m => \UART_1:Net_1059\ ,
            miso_s => \UART_1:Net_1055\ ,
            tx_req => Net_352 ,
            rx_req => Net_351 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2CM:SCB\
        PORT MAP (
            clock => \I2CM:Net_847_ff2\ ,
            interrupt => Net_362 ,
            tx => \I2CM:Net_1062\ ,
            rts => \I2CM:Net_1053\ ,
            mosi_m => \I2CM:Net_1061\ ,
            select_m_3 => \I2CM:ss_3\ ,
            select_m_2 => \I2CM:ss_2\ ,
            select_m_1 => \I2CM:ss_1\ ,
            select_m_0 => \I2CM:ss_0\ ,
            sclk_m => \I2CM:Net_1059\ ,
            miso_s => \I2CM:Net_1055\ ,
            scl => \I2CM:Net_580\ ,
            sda => \I2CM:Net_581\ ,
            tx_req => Net_365 ,
            rx_req => Net_364 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense_CSD:CSD_FFB\
        PORT MAP (
            shield => \CapSense_CSD:Net_241\ ,
            csh => \CapSense_CSD:Net_246\ ,
            cmod => \CapSense_CSD:Net_398\ ,
            sense_out => \CapSense_CSD:Net_329\ ,
            sample_out => \CapSense_CSD:Net_328\ ,
            clk1 => \CapSense_CSD:Net_429_ff5\ ,
            clk2 => \CapSense_CSD:Net_420_ff6\ ,
            irq => \CapSense_CSD:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 12
            shield_count = 1
        }
8-bit IDAC group 0: 
    PSoC4 8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense_CSD:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense_CSD:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(0)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(1)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(2)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(3)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(4)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(5)\ | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(6)\ | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(7)\ | 
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(8)\ | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense_CSD:Sns(9)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_CSD:Sns(10)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG | \CapSense_CSD:Sns(11)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |               LED_1(0) | 
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          \I2CM:scl(0)\ | FB(\I2CM:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          \I2CM:sda(0)\ | FB(\I2CM:Net_581\)
-----+-----+-------+-----------+------------------+------------------------+--------------------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |         \UART_1:rx(0)\ | FB(\UART_1:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT |         \UART_1:tx(0)\ | In(\UART_1:Net_1062\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense_CSD:Cmod(0)\ | In(__ONE__), Analog(\CapSense_CSD:Net_398\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.501ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CapSense_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.178ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.120ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.167ms
API generation phase: Elapsed time ==> 1s.926ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
