Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep 16 22:01:00 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file time_multiplexed_top_control_sets_placed.rpt
| Design       : time_multiplexed_top
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------+------------------+----------------+
|  clk_div/CLK   | dec/cat1_i_1_n_0    |                  |                1 |              1 |
|  clk_div/CLK   | dec/cat0_i_1_n_0    |                  |                1 |              1 |
|  clk_div/CLK   |                     | rst_IBUF         |                1 |              2 |
|  clk_div/CLK   | dec/seg0[6]_i_1_n_0 | rst_IBUF         |                2 |              7 |
|  clk_div/CLK   | dec/seg1[6]_i_1_n_0 | rst_IBUF         |                2 |              7 |
|  clk_IBUF_BUFG |                     | rst_IBUF         |               12 |             33 |
+----------------+---------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 7      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


