
Marking local functions:


Marking externally visible functions: SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 Wdg_43_fs26_schm_read_msr/12


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Sys_GetCoreID/25 (Sys_GetCoreID) @05f139a0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 
  Calls: 
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 (SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05) @05f132a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (read) reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (write) msr_WDG_EXCLUSIVE_AREA_05/10 (read) reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/25 
SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 (SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05) @05f13000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (read) msr_WDG_EXCLUSIVE_AREA_05/10 (write) reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (read) reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Wdg_43_fs26_schm_read_msr/12 Sys_GetCoreID/25 
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 (SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04) @05fab700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (read) reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (write) msr_WDG_EXCLUSIVE_AREA_04/8 (read) reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/25 
SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 (SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04) @05fab0e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (read) msr_WDG_EXCLUSIVE_AREA_04/8 (write) reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (read) reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Wdg_43_fs26_schm_read_msr/12 Sys_GetCoreID/25 
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 (SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03) @05fabc40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (read) reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (write) msr_WDG_EXCLUSIVE_AREA_03/6 (read) reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/25 
SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 (SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03) @05fab9a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (read) msr_WDG_EXCLUSIVE_AREA_03/6 (write) reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (read) reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Wdg_43_fs26_schm_read_msr/12 Sys_GetCoreID/25 
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 (SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02) @05fab620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (read) reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (write) msr_WDG_EXCLUSIVE_AREA_02/4 (read) reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/25 
SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 (SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02) @05fab380
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (read) msr_WDG_EXCLUSIVE_AREA_02/4 (write) reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (read) reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Wdg_43_fs26_schm_read_msr/12 Sys_GetCoreID/25 
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 (SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01) @05fab000
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (read) reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (write) msr_WDG_EXCLUSIVE_AREA_01/2 (read) reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/25 
SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 (SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01) @05fa5c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (read) msr_WDG_EXCLUSIVE_AREA_01/2 (write) reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (read) reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Wdg_43_fs26_schm_read_msr/12 Sys_GetCoreID/25 
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 (SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00) @05fa5e00
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (read) reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (write) msr_WDG_EXCLUSIVE_AREA_00/0 (read) reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/25 
SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 (SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00) @05fa5b60
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (read) msr_WDG_EXCLUSIVE_AREA_00/0 (write) reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (read) reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Wdg_43_fs26_schm_read_msr/12 Sys_GetCoreID/25 
Wdg_43_fs26_schm_read_msr/12 (Wdg_43_fs26_schm_read_msr) @05fa5620
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 
  Calls: 
reentry_guard_WDG_EXCLUSIVE_AREA_05/11 (reentry_guard_WDG_EXCLUSIVE_AREA_05) @05fa37e0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 (read) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 (read) 
  Availability: available
  Varpool flags:
msr_WDG_EXCLUSIVE_AREA_05/10 (msr_WDG_EXCLUSIVE_AREA_05) @05fa3750
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/23 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05/24 (read) 
  Availability: available
  Varpool flags:
reentry_guard_WDG_EXCLUSIVE_AREA_04/9 (reentry_guard_WDG_EXCLUSIVE_AREA_04) @05fa36c0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 (read) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 (read) 
  Availability: available
  Varpool flags:
msr_WDG_EXCLUSIVE_AREA_04/8 (msr_WDG_EXCLUSIVE_AREA_04) @05fa3630
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/21 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04/22 (read) 
  Availability: available
  Varpool flags:
reentry_guard_WDG_EXCLUSIVE_AREA_03/7 (reentry_guard_WDG_EXCLUSIVE_AREA_03) @05fa35a0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 (read) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 (read) 
  Availability: available
  Varpool flags:
msr_WDG_EXCLUSIVE_AREA_03/6 (msr_WDG_EXCLUSIVE_AREA_03) @05fa3510
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/19 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03/20 (read) 
  Availability: available
  Varpool flags:
reentry_guard_WDG_EXCLUSIVE_AREA_02/5 (reentry_guard_WDG_EXCLUSIVE_AREA_02) @05fa3480
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 (read) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 (read) 
  Availability: available
  Varpool flags:
msr_WDG_EXCLUSIVE_AREA_02/4 (msr_WDG_EXCLUSIVE_AREA_02) @05fa33f0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/17 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02/18 (read) 
  Availability: available
  Varpool flags:
reentry_guard_WDG_EXCLUSIVE_AREA_01/3 (reentry_guard_WDG_EXCLUSIVE_AREA_01) @05fa3360
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 (read) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 (read) 
  Availability: available
  Varpool flags:
msr_WDG_EXCLUSIVE_AREA_01/2 (msr_WDG_EXCLUSIVE_AREA_01) @05fa32d0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/15 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01/16 (read) 
  Availability: available
  Varpool flags:
reentry_guard_WDG_EXCLUSIVE_AREA_00/1 (reentry_guard_WDG_EXCLUSIVE_AREA_00) @05fa3240
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 (read) SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 (read) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 (read) 
  Availability: available
  Varpool flags:
msr_WDG_EXCLUSIVE_AREA_00/0 (msr_WDG_EXCLUSIVE_AREA_00) @05fa31b0
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/13 (write) SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00/14 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_05[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_WDG_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_WDG_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_WDG_EXCLUSIVE_AREA_05[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_05[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Wdg_43_fs26_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_WDG_EXCLUSIVE_AREA_05[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_WDG_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_WDG_EXCLUSIVE_AREA_05[u32CoreId] = _5;
  return;

}


SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_04[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_WDG_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_WDG_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_WDG_EXCLUSIVE_AREA_04[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_04[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Wdg_43_fs26_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_WDG_EXCLUSIVE_AREA_04[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_WDG_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_WDG_EXCLUSIVE_AREA_04[u32CoreId] = _5;
  return;

}


SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_03[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_WDG_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_WDG_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_WDG_EXCLUSIVE_AREA_03[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_03[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Wdg_43_fs26_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_WDG_EXCLUSIVE_AREA_03[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_WDG_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_WDG_EXCLUSIVE_AREA_03[u32CoreId] = _5;
  return;

}


SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_02[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_WDG_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_WDG_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_WDG_EXCLUSIVE_AREA_02[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_02[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Wdg_43_fs26_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_WDG_EXCLUSIVE_AREA_02[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_WDG_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_WDG_EXCLUSIVE_AREA_02[u32CoreId] = _5;
  return;

}


SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_01[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_WDG_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_WDG_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_WDG_EXCLUSIVE_AREA_01[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_01[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Wdg_43_fs26_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_WDG_EXCLUSIVE_AREA_01[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_WDG_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_WDG_EXCLUSIVE_AREA_01[u32CoreId] = _5;
  return;

}


SchM_Exit_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_00[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_WDG_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_WDG_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_WDG_EXCLUSIVE_AREA_00[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Wdg_43_fs26_WDG_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;
  uint32 msr;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_WDG_EXCLUSIVE_AREA_00[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  msr = Wdg_43_fs26_schm_read_msr ();
  # DEBUG BEGIN_STMT
  _3 = msr & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  msr_WDG_EXCLUSIVE_AREA_00[u32CoreId] = msr;

  <bb 6> :
  # DEBUG BEGIN_STMT
  _4 = reentry_guard_WDG_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 + 1;
  reentry_guard_WDG_EXCLUSIVE_AREA_00[u32CoreId] = _5;
  return;

}


Wdg_43_fs26_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.6045;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  # DEBUG BEGIN_STMT
  D.6045 = reg_tmp;
  return D.6045;

}


