/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:58:49 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_l2.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:49p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_L2_H__
#define BCHP_MOCA_L2_H__

/***************************************************************************
 *MOCA_L2 - Registers for the MoCA block's L2 interrupt controller
 ***************************************************************************/
#define BCHP_MOCA_L2_CPU_STATUS                  0x002a2080 /* CPU interrupt Status Register */
#define BCHP_MOCA_L2_CPU_SET                     0x002a2084 /* CPU interrupt Set Register */
#define BCHP_MOCA_L2_CPU_CLEAR                   0x002a2088 /* CPU interrupt Clear Register */
#define BCHP_MOCA_L2_CPU_MASK_STATUS             0x002a208c /* CPU interrupt Mask Status Register */
#define BCHP_MOCA_L2_CPU_MASK_SET                0x002a2090 /* CPU interrupt Mask Set Register */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR              0x002a2094 /* CPU interrupt Mask Clear Register */
#define BCHP_MOCA_L2_PCI_STATUS                  0x002a2098 /* PCI interrupt Status Register */
#define BCHP_MOCA_L2_PCI_SET                     0x002a209c /* PCI interrupt Set Register */
#define BCHP_MOCA_L2_PCI_CLEAR                   0x002a20a0 /* PCI interrupt Clear Register */
#define BCHP_MOCA_L2_PCI_MASK_STATUS             0x002a20a4 /* PCI interrupt Mask Status Register */
#define BCHP_MOCA_L2_PCI_MASK_SET                0x002a20a8 /* PCI interrupt Mask Set Register */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR              0x002a20ac /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_STATUS :: reserved0 [31:13] */
#define BCHP_MOCA_L2_CPU_STATUS_reserved0_MASK                     0xffffe000
#define BCHP_MOCA_L2_CPU_STATUS_reserved0_SHIFT                    13

/* MOCA_L2 :: CPU_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_STATUS_GR_BRIDGE_ERR_INTR_MASK            0x00001000
#define BCHP_MOCA_L2_CPU_STATUS_GR_BRIDGE_ERR_INTR_SHIFT           12

/* MOCA_L2 :: CPU_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_STATUS_M2M_DONE_INTR_MASK                 0x00000800
#define BCHP_MOCA_L2_CPU_STATUS_M2M_DONE_INTR_SHIFT                11

/* MOCA_L2 :: CPU_STATUS :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_INTR_MASK                 0x00000400
#define BCHP_MOCA_L2_CPU_STATUS_WATCHDOG_INTR_SHIFT                10

/* MOCA_L2 :: CPU_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_STATUS_END_HANDOFF_INTR_MASK              0x00000200
#define BCHP_MOCA_L2_CPU_STATUS_END_HANDOFF_INTR_SHIFT             9

/* MOCA_L2 :: CPU_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_STATUS_START_HANDOFF_INTR_MASK            0x00000100
#define BCHP_MOCA_L2_CPU_STATUS_START_HANDOFF_INTR_SHIFT           8

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE7_INTR_MASK         0x00000080
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE7_INTR_SHIFT        7

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE6_INTR_MASK         0x00000040
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE6_INTR_SHIFT        6

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE5_INTR_MASK         0x00000020
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE5_INTR_SHIFT        5

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE4_INTR_MASK         0x00000010
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE4_INTR_SHIFT        4

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE3_INTR_MASK         0x00000008
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE3_INTR_SHIFT        3

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE2_INTR_MASK         0x00000004
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE2_INTR_SHIFT        2

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE1_INTR_MASK         0x00000002
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE1_INTR_SHIFT        1

/* MOCA_L2 :: CPU_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE0_INTR_MASK         0x00000001
#define BCHP_MOCA_L2_CPU_STATUS_GENERAL_PURPOSE0_INTR_SHIFT        0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_SET :: reserved0 [31:13] */
#define BCHP_MOCA_L2_CPU_SET_reserved0_MASK                        0xffffe000
#define BCHP_MOCA_L2_CPU_SET_reserved0_SHIFT                       13

/* MOCA_L2 :: CPU_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_SET_GR_BRIDGE_ERR_INTR_MASK               0x00001000
#define BCHP_MOCA_L2_CPU_SET_GR_BRIDGE_ERR_INTR_SHIFT              12

/* MOCA_L2 :: CPU_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_SET_M2M_DONE_INTR_MASK                    0x00000800
#define BCHP_MOCA_L2_CPU_SET_M2M_DONE_INTR_SHIFT                   11

/* MOCA_L2 :: CPU_SET :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_INTR_MASK                    0x00000400
#define BCHP_MOCA_L2_CPU_SET_WATCHDOG_INTR_SHIFT                   10

/* MOCA_L2 :: CPU_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_SET_END_HANDOFF_INTR_MASK                 0x00000200
#define BCHP_MOCA_L2_CPU_SET_END_HANDOFF_INTR_SHIFT                9

/* MOCA_L2 :: CPU_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_SET_START_HANDOFF_INTR_MASK               0x00000100
#define BCHP_MOCA_L2_CPU_SET_START_HANDOFF_INTR_SHIFT              8

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE7_INTR_MASK            0x00000080
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE7_INTR_SHIFT           7

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE6_INTR_MASK            0x00000040
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE6_INTR_SHIFT           6

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE5_INTR_MASK            0x00000020
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE5_INTR_SHIFT           5

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE4_INTR_MASK            0x00000010
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE4_INTR_SHIFT           4

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE3_INTR_MASK            0x00000008
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE3_INTR_SHIFT           3

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE2_INTR_MASK            0x00000004
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE2_INTR_SHIFT           2

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE1_INTR_MASK            0x00000002
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE1_INTR_SHIFT           1

/* MOCA_L2 :: CPU_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE0_INTR_MASK            0x00000001
#define BCHP_MOCA_L2_CPU_SET_GENERAL_PURPOSE0_INTR_SHIFT           0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_CLEAR :: reserved0 [31:13] */
#define BCHP_MOCA_L2_CPU_CLEAR_reserved0_MASK                      0xffffe000
#define BCHP_MOCA_L2_CPU_CLEAR_reserved0_SHIFT                     13

/* MOCA_L2 :: CPU_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_CLEAR_GR_BRIDGE_ERR_INTR_MASK             0x00001000
#define BCHP_MOCA_L2_CPU_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT            12

/* MOCA_L2 :: CPU_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_CLEAR_M2M_DONE_INTR_MASK                  0x00000800
#define BCHP_MOCA_L2_CPU_CLEAR_M2M_DONE_INTR_SHIFT                 11

/* MOCA_L2 :: CPU_CLEAR :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_INTR_MASK                  0x00000400
#define BCHP_MOCA_L2_CPU_CLEAR_WATCHDOG_INTR_SHIFT                 10

/* MOCA_L2 :: CPU_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_CLEAR_END_HANDOFF_INTR_MASK               0x00000200
#define BCHP_MOCA_L2_CPU_CLEAR_END_HANDOFF_INTR_SHIFT              9

/* MOCA_L2 :: CPU_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_CLEAR_START_HANDOFF_INTR_MASK             0x00000100
#define BCHP_MOCA_L2_CPU_CLEAR_START_HANDOFF_INTR_SHIFT            8

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE7_INTR_MASK          0x00000080
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT         7

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE6_INTR_MASK          0x00000040
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT         6

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE5_INTR_MASK          0x00000020
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT         5

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE4_INTR_MASK          0x00000010
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT         4

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE3_INTR_MASK          0x00000008
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT         3

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE2_INTR_MASK          0x00000004
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT         2

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE1_INTR_MASK          0x00000002
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT         1

/* MOCA_L2 :: CPU_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE0_INTR_MASK          0x00000001
#define BCHP_MOCA_L2_CPU_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT         0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_reserved0_MASK                0xffffe000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_reserved0_SHIFT               13

/* MOCA_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GR_BRIDGE_ERR_INTR_MASK       0x00001000
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GR_BRIDGE_ERR_INTR_SHIFT      12

/* MOCA_L2 :: CPU_MASK_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_M2M_DONE_INTR_MASK            0x00000800
#define BCHP_MOCA_L2_CPU_MASK_STATUS_M2M_DONE_INTR_SHIFT           11

/* MOCA_L2 :: CPU_MASK_STATUS :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_INTR_MASK            0x00000400
#define BCHP_MOCA_L2_CPU_MASK_STATUS_WATCHDOG_INTR_SHIFT           10

/* MOCA_L2 :: CPU_MASK_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_END_HANDOFF_INTR_MASK         0x00000200
#define BCHP_MOCA_L2_CPU_MASK_STATUS_END_HANDOFF_INTR_SHIFT        9

/* MOCA_L2 :: CPU_MASK_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_START_HANDOFF_INTR_MASK       0x00000100
#define BCHP_MOCA_L2_CPU_MASK_STATUS_START_HANDOFF_INTR_SHIFT      8

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE7_INTR_MASK    0x00000080
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE7_INTR_SHIFT   7

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE6_INTR_MASK    0x00000040
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE6_INTR_SHIFT   6

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE5_INTR_MASK    0x00000020
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE5_INTR_SHIFT   5

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE4_INTR_MASK    0x00000010
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE4_INTR_SHIFT   4

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE3_INTR_MASK    0x00000008
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE3_INTR_SHIFT   3

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE2_INTR_MASK    0x00000004
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE2_INTR_SHIFT   2

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE1_INTR_MASK    0x00000002
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE1_INTR_SHIFT   1

/* MOCA_L2 :: CPU_MASK_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE0_INTR_MASK    0x00000001
#define BCHP_MOCA_L2_CPU_MASK_STATUS_GENERAL_PURPOSE0_INTR_SHIFT   0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_MASK_SET :: reserved0 [31:13] */
#define BCHP_MOCA_L2_CPU_MASK_SET_reserved0_MASK                   0xffffe000
#define BCHP_MOCA_L2_CPU_MASK_SET_reserved0_SHIFT                  13

/* MOCA_L2 :: CPU_MASK_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GR_BRIDGE_ERR_INTR_MASK          0x00001000
#define BCHP_MOCA_L2_CPU_MASK_SET_GR_BRIDGE_ERR_INTR_SHIFT         12

/* MOCA_L2 :: CPU_MASK_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_MASK_SET_M2M_DONE_INTR_MASK               0x00000800
#define BCHP_MOCA_L2_CPU_MASK_SET_M2M_DONE_INTR_SHIFT              11

/* MOCA_L2 :: CPU_MASK_SET :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_INTR_MASK               0x00000400
#define BCHP_MOCA_L2_CPU_MASK_SET_WATCHDOG_INTR_SHIFT              10

/* MOCA_L2 :: CPU_MASK_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_MASK_SET_END_HANDOFF_INTR_MASK            0x00000200
#define BCHP_MOCA_L2_CPU_MASK_SET_END_HANDOFF_INTR_SHIFT           9

/* MOCA_L2 :: CPU_MASK_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_MASK_SET_START_HANDOFF_INTR_MASK          0x00000100
#define BCHP_MOCA_L2_CPU_MASK_SET_START_HANDOFF_INTR_SHIFT         8

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE7_INTR_MASK       0x00000080
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE7_INTR_SHIFT      7

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE6_INTR_MASK       0x00000040
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE6_INTR_SHIFT      6

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE5_INTR_MASK       0x00000020
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE5_INTR_SHIFT      5

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE4_INTR_MASK       0x00000010
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE4_INTR_SHIFT      4

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE3_INTR_MASK       0x00000008
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE3_INTR_SHIFT      3

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE2_INTR_MASK       0x00000004
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE2_INTR_SHIFT      2

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE1_INTR_MASK       0x00000002
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE1_INTR_SHIFT      1

/* MOCA_L2 :: CPU_MASK_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE0_INTR_MASK       0x00000001
#define BCHP_MOCA_L2_CPU_MASK_SET_GENERAL_PURPOSE0_INTR_SHIFT      0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MOCA_L2 :: CPU_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_reserved0_MASK                 0xffffe000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_reserved0_SHIFT                13

/* MOCA_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_INTR_MASK        0x00001000
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT       12

/* MOCA_L2 :: CPU_MASK_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_M2M_DONE_INTR_MASK             0x00000800
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_M2M_DONE_INTR_SHIFT            11

/* MOCA_L2 :: CPU_MASK_CLEAR :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_INTR_MASK             0x00000400
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_WATCHDOG_INTR_SHIFT            10

/* MOCA_L2 :: CPU_MASK_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_END_HANDOFF_INTR_MASK          0x00000200
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_END_HANDOFF_INTR_SHIFT         9

/* MOCA_L2 :: CPU_MASK_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_START_HANDOFF_INTR_MASK        0x00000100
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_START_HANDOFF_INTR_SHIFT       8

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE7_INTR_MASK     0x00000080
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT    7

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE6_INTR_MASK     0x00000040
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT    6

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE5_INTR_MASK     0x00000020
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT    5

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE4_INTR_MASK     0x00000010
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT    4

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE3_INTR_MASK     0x00000008
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT    3

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE2_INTR_MASK     0x00000004
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT    2

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE1_INTR_MASK     0x00000002
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT    1

/* MOCA_L2 :: CPU_MASK_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE0_INTR_MASK     0x00000001
#define BCHP_MOCA_L2_CPU_MASK_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT    0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_STATUS :: reserved0 [31:13] */
#define BCHP_MOCA_L2_PCI_STATUS_reserved0_MASK                     0xffffe000
#define BCHP_MOCA_L2_PCI_STATUS_reserved0_SHIFT                    13

/* MOCA_L2 :: PCI_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_STATUS_GR_BRIDGE_ERR_INTR_MASK            0x00001000
#define BCHP_MOCA_L2_PCI_STATUS_GR_BRIDGE_ERR_INTR_SHIFT           12

/* MOCA_L2 :: PCI_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_STATUS_M2M_DONE_INTR_MASK                 0x00000800
#define BCHP_MOCA_L2_PCI_STATUS_M2M_DONE_INTR_SHIFT                11

/* MOCA_L2 :: PCI_STATUS :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_INTR_MASK                 0x00000400
#define BCHP_MOCA_L2_PCI_STATUS_WATCHDOG_INTR_SHIFT                10

/* MOCA_L2 :: PCI_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_STATUS_END_HANDOFF_INTR_MASK              0x00000200
#define BCHP_MOCA_L2_PCI_STATUS_END_HANDOFF_INTR_SHIFT             9

/* MOCA_L2 :: PCI_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_STATUS_START_HANDOFF_INTR_MASK            0x00000100
#define BCHP_MOCA_L2_PCI_STATUS_START_HANDOFF_INTR_SHIFT           8

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE7_INTR_MASK         0x00000080
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE7_INTR_SHIFT        7

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE6_INTR_MASK         0x00000040
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE6_INTR_SHIFT        6

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE5_INTR_MASK         0x00000020
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE5_INTR_SHIFT        5

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE4_INTR_MASK         0x00000010
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE4_INTR_SHIFT        4

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE3_INTR_MASK         0x00000008
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE3_INTR_SHIFT        3

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE2_INTR_MASK         0x00000004
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE2_INTR_SHIFT        2

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE1_INTR_MASK         0x00000002
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE1_INTR_SHIFT        1

/* MOCA_L2 :: PCI_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE0_INTR_MASK         0x00000001
#define BCHP_MOCA_L2_PCI_STATUS_GENERAL_PURPOSE0_INTR_SHIFT        0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_SET :: reserved0 [31:13] */
#define BCHP_MOCA_L2_PCI_SET_reserved0_MASK                        0xffffe000
#define BCHP_MOCA_L2_PCI_SET_reserved0_SHIFT                       13

/* MOCA_L2 :: PCI_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_SET_GR_BRIDGE_ERR_INTR_MASK               0x00001000
#define BCHP_MOCA_L2_PCI_SET_GR_BRIDGE_ERR_INTR_SHIFT              12

/* MOCA_L2 :: PCI_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_SET_M2M_DONE_INTR_MASK                    0x00000800
#define BCHP_MOCA_L2_PCI_SET_M2M_DONE_INTR_SHIFT                   11

/* MOCA_L2 :: PCI_SET :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_INTR_MASK                    0x00000400
#define BCHP_MOCA_L2_PCI_SET_WATCHDOG_INTR_SHIFT                   10

/* MOCA_L2 :: PCI_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_SET_END_HANDOFF_INTR_MASK                 0x00000200
#define BCHP_MOCA_L2_PCI_SET_END_HANDOFF_INTR_SHIFT                9

/* MOCA_L2 :: PCI_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_SET_START_HANDOFF_INTR_MASK               0x00000100
#define BCHP_MOCA_L2_PCI_SET_START_HANDOFF_INTR_SHIFT              8

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE7_INTR_MASK            0x00000080
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE7_INTR_SHIFT           7

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE6_INTR_MASK            0x00000040
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE6_INTR_SHIFT           6

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE5_INTR_MASK            0x00000020
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE5_INTR_SHIFT           5

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE4_INTR_MASK            0x00000010
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE4_INTR_SHIFT           4

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE3_INTR_MASK            0x00000008
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE3_INTR_SHIFT           3

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE2_INTR_MASK            0x00000004
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE2_INTR_SHIFT           2

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE1_INTR_MASK            0x00000002
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE1_INTR_SHIFT           1

/* MOCA_L2 :: PCI_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE0_INTR_MASK            0x00000001
#define BCHP_MOCA_L2_PCI_SET_GENERAL_PURPOSE0_INTR_SHIFT           0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_CLEAR :: reserved0 [31:13] */
#define BCHP_MOCA_L2_PCI_CLEAR_reserved0_MASK                      0xffffe000
#define BCHP_MOCA_L2_PCI_CLEAR_reserved0_SHIFT                     13

/* MOCA_L2 :: PCI_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_CLEAR_GR_BRIDGE_ERR_INTR_MASK             0x00001000
#define BCHP_MOCA_L2_PCI_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT            12

/* MOCA_L2 :: PCI_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_CLEAR_M2M_DONE_INTR_MASK                  0x00000800
#define BCHP_MOCA_L2_PCI_CLEAR_M2M_DONE_INTR_SHIFT                 11

/* MOCA_L2 :: PCI_CLEAR :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_INTR_MASK                  0x00000400
#define BCHP_MOCA_L2_PCI_CLEAR_WATCHDOG_INTR_SHIFT                 10

/* MOCA_L2 :: PCI_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_CLEAR_END_HANDOFF_INTR_MASK               0x00000200
#define BCHP_MOCA_L2_PCI_CLEAR_END_HANDOFF_INTR_SHIFT              9

/* MOCA_L2 :: PCI_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_CLEAR_START_HANDOFF_INTR_MASK             0x00000100
#define BCHP_MOCA_L2_PCI_CLEAR_START_HANDOFF_INTR_SHIFT            8

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE7_INTR_MASK          0x00000080
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT         7

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE6_INTR_MASK          0x00000040
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT         6

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE5_INTR_MASK          0x00000020
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT         5

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE4_INTR_MASK          0x00000010
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT         4

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE3_INTR_MASK          0x00000008
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT         3

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE2_INTR_MASK          0x00000004
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT         2

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE1_INTR_MASK          0x00000002
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT         1

/* MOCA_L2 :: PCI_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE0_INTR_MASK          0x00000001
#define BCHP_MOCA_L2_PCI_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT         0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_reserved0_MASK                0xffffe000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_reserved0_SHIFT               13

/* MOCA_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GR_BRIDGE_ERR_INTR_MASK       0x00001000
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GR_BRIDGE_ERR_INTR_SHIFT      12

/* MOCA_L2 :: PCI_MASK_STATUS :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_M2M_DONE_INTR_MASK            0x00000800
#define BCHP_MOCA_L2_PCI_MASK_STATUS_M2M_DONE_INTR_SHIFT           11

/* MOCA_L2 :: PCI_MASK_STATUS :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_INTR_MASK            0x00000400
#define BCHP_MOCA_L2_PCI_MASK_STATUS_WATCHDOG_INTR_SHIFT           10

/* MOCA_L2 :: PCI_MASK_STATUS :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_END_HANDOFF_INTR_MASK         0x00000200
#define BCHP_MOCA_L2_PCI_MASK_STATUS_END_HANDOFF_INTR_SHIFT        9

/* MOCA_L2 :: PCI_MASK_STATUS :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_START_HANDOFF_INTR_MASK       0x00000100
#define BCHP_MOCA_L2_PCI_MASK_STATUS_START_HANDOFF_INTR_SHIFT      8

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE7_INTR_MASK    0x00000080
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE7_INTR_SHIFT   7

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE6_INTR_MASK    0x00000040
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE6_INTR_SHIFT   6

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE5_INTR_MASK    0x00000020
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE5_INTR_SHIFT   5

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE4_INTR_MASK    0x00000010
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE4_INTR_SHIFT   4

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE3_INTR_MASK    0x00000008
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE3_INTR_SHIFT   3

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE2_INTR_MASK    0x00000004
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE2_INTR_SHIFT   2

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE1_INTR_MASK    0x00000002
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE1_INTR_SHIFT   1

/* MOCA_L2 :: PCI_MASK_STATUS :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE0_INTR_MASK    0x00000001
#define BCHP_MOCA_L2_PCI_MASK_STATUS_GENERAL_PURPOSE0_INTR_SHIFT   0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_MASK_SET :: reserved0 [31:13] */
#define BCHP_MOCA_L2_PCI_MASK_SET_reserved0_MASK                   0xffffe000
#define BCHP_MOCA_L2_PCI_MASK_SET_reserved0_SHIFT                  13

/* MOCA_L2 :: PCI_MASK_SET :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GR_BRIDGE_ERR_INTR_MASK          0x00001000
#define BCHP_MOCA_L2_PCI_MASK_SET_GR_BRIDGE_ERR_INTR_SHIFT         12

/* MOCA_L2 :: PCI_MASK_SET :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_MASK_SET_M2M_DONE_INTR_MASK               0x00000800
#define BCHP_MOCA_L2_PCI_MASK_SET_M2M_DONE_INTR_SHIFT              11

/* MOCA_L2 :: PCI_MASK_SET :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_INTR_MASK               0x00000400
#define BCHP_MOCA_L2_PCI_MASK_SET_WATCHDOG_INTR_SHIFT              10

/* MOCA_L2 :: PCI_MASK_SET :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_MASK_SET_END_HANDOFF_INTR_MASK            0x00000200
#define BCHP_MOCA_L2_PCI_MASK_SET_END_HANDOFF_INTR_SHIFT           9

/* MOCA_L2 :: PCI_MASK_SET :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_MASK_SET_START_HANDOFF_INTR_MASK          0x00000100
#define BCHP_MOCA_L2_PCI_MASK_SET_START_HANDOFF_INTR_SHIFT         8

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE7_INTR_MASK       0x00000080
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE7_INTR_SHIFT      7

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE6_INTR_MASK       0x00000040
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE6_INTR_SHIFT      6

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE5_INTR_MASK       0x00000020
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE5_INTR_SHIFT      5

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE4_INTR_MASK       0x00000010
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE4_INTR_SHIFT      4

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE3_INTR_MASK       0x00000008
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE3_INTR_SHIFT      3

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE2_INTR_MASK       0x00000004
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE2_INTR_SHIFT      2

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE1_INTR_MASK       0x00000002
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE1_INTR_SHIFT      1

/* MOCA_L2 :: PCI_MASK_SET :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE0_INTR_MASK       0x00000001
#define BCHP_MOCA_L2_PCI_MASK_SET_GENERAL_PURPOSE0_INTR_SHIFT      0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MOCA_L2 :: PCI_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_reserved0_MASK                 0xffffe000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_reserved0_SHIFT                13

/* MOCA_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_ERR_INTR [12:12] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_INTR_MASK        0x00001000
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GR_BRIDGE_ERR_INTR_SHIFT       12

/* MOCA_L2 :: PCI_MASK_CLEAR :: M2M_DONE_INTR [11:11] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_M2M_DONE_INTR_MASK             0x00000800
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_M2M_DONE_INTR_SHIFT            11

/* MOCA_L2 :: PCI_MASK_CLEAR :: WATCHDOG_INTR [10:10] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_INTR_MASK             0x00000400
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_WATCHDOG_INTR_SHIFT            10

/* MOCA_L2 :: PCI_MASK_CLEAR :: END_HANDOFF_INTR [09:09] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_END_HANDOFF_INTR_MASK          0x00000200
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_END_HANDOFF_INTR_SHIFT         9

/* MOCA_L2 :: PCI_MASK_CLEAR :: START_HANDOFF_INTR [08:08] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_START_HANDOFF_INTR_MASK        0x00000100
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_START_HANDOFF_INTR_SHIFT       8

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE7_INTR [07:07] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE7_INTR_MASK     0x00000080
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE7_INTR_SHIFT    7

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE6_INTR [06:06] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE6_INTR_MASK     0x00000040
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE6_INTR_SHIFT    6

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE5_INTR [05:05] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE5_INTR_MASK     0x00000020
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE5_INTR_SHIFT    5

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE4_INTR [04:04] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE4_INTR_MASK     0x00000010
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE4_INTR_SHIFT    4

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE3_INTR [03:03] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE3_INTR_MASK     0x00000008
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE3_INTR_SHIFT    3

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE2_INTR [02:02] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE2_INTR_MASK     0x00000004
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE2_INTR_SHIFT    2

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE1_INTR [01:01] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE1_INTR_MASK     0x00000002
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE1_INTR_SHIFT    1

/* MOCA_L2 :: PCI_MASK_CLEAR :: GENERAL_PURPOSE0_INTR [00:00] */
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE0_INTR_MASK     0x00000001
#define BCHP_MOCA_L2_PCI_MASK_CLEAR_GENERAL_PURPOSE0_INTR_SHIFT    0

#endif /* #ifndef BCHP_MOCA_L2_H__ */

/* End of File */
