Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav
