Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/soft_installations/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1fbd9a4770eb4e439ea407f748b13ce4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VCU_wrapper_tb_behav xil_defaultlib.VCU_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/system.sv" Line 1. Module system doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/DataMemory.sv" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/VCU.sv" Line 1. Module VCU_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/FetchUnit.sv" Line 1. Module FetchUnit_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/regFile.sv" Line 1. Module regFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv" Line 1. Module PE(C=16,W_X=32,W_K=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/memWriter.sv" Line 1. Module memWriter(memDepth=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.FetchUnit_default
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.PE(C=16,W_X=32,W_K=32)
Compiling module xil_defaultlib.memWriter(memDepth=12)
Compiling module xil_defaultlib.VCU_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.VCU_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot VCU_wrapper_tb_behav
