Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: z_Calculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "z_Calculator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "z_Calculator"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : z_Calculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\z_Calculator\z_Calculator.v" into library work
Parsing module <z_Calculator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <z_Calculator>.
Reading initialization file \"alpha.txt\".
Reading initialization file \"tuple.txt\".

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <z_Calculator>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\z_Calculator\z_Calculator.v".
WARNING:Xst:647 - Input <S16> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'alpha', unconnected in block 'z_Calculator', is tied to its initial value.
    Found 4-bit register for signal <i>.
    Found 4-bit register for signal <k>.
    Found 64-bit register for signal <n0152[63:0]>.
    Found 8-bit subtractor for signal <PWR_1_o_i[3]_sub_49_OUT> created at line 81.
    Found 4-bit subtractor for signal <i[3]_k[3]_sub_71_OUT> created at line 85.
    Found 8-bit adder for signal <k[3]_GND_1_o_add_56_OUT> created at line 82.
    Found 8-bit adder for signal <n0212> created at line 85.
    Found 4-bit adder for signal <i[3]_GND_1_o_add_89_OUT> created at line 95.
    Found 4-bit adder for signal <k[3]_GND_1_o_add_92_OUT> created at line 99.
    Found 256x8-bit dual-port Read Only RAM <Mram_alpha> for signal <alpha>.
    Found 8-bit 9-to-1 multiplexer for signal <_n0224> created at line 85.
    Found 8-bit 15-to-1 multiplexer for signal <n0215> created at line 85.
    Found 4-bit comparator greater for signal <i[3]_GND_1_o_LessThan_28_o> created at line 76
    Found 8-bit comparator greater for signal <PWR_1_o_k[3]_LessThan_51_o> created at line 81
    Found 4-bit comparator equal for signal <k[3]_i[3]_equal_88_o> created at line 89
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <z_Calculator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit dual-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 3
 4-bit register                                        : 2
 64-bit register                                       : 1
# Comparators                                          : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 45
 4-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 39
 8-bit 9-to-1 multiplexer                              : 1
# Xors                                                 : 3
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <z_Calculator>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0224>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <("0000",i[3]_k[3]_sub_71_OUT)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_alpha1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <k[3]_GND_1_o_add_56_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <n0212>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <z_Calculator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x8-bit dual-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 3
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 43
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 39
 8-bit 9-to-1 multiplexer                              : 1
# Xors                                                 : 3
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <z_Calculator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block z_Calculator, actual ratio is 1.
FlipFlop i_0 has been replicated 5 time(s)
FlipFlop i_1 has been replicated 2 time(s)
FlipFlop i_2 has been replicated 2 time(s)
FlipFlop i_3 has been replicated 1 time(s)
FlipFlop k_0 has been replicated 2 time(s)
FlipFlop k_1 has been replicated 2 time(s)
FlipFlop k_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : z_Calculator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 331
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 15
#      LUT3                        : 75
#      LUT4                        : 9
#      LUT5                        : 47
#      LUT6                        : 141
#      MUXCY                       : 7
#      MUXF7                       : 17
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 87
#      FDRE                        : 81
#      FDSE                        : 6
# RAMS                             : 32
#      RAM128X1D                   : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 249
#      IBUF                        : 185
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              87  out of  54576     0%  
 Number of Slice LUTs:                  417  out of  27288     1%  
    Number used as Logic:               289  out of  27288     1%  
    Number used as Memory:              128  out of   6408     1%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    430
   Number with an unused Flip Flop:     343  out of    430    79%  
   Number with an unused LUT:            13  out of    430     3%  
   Number of fully used LUT-FF pairs:    74  out of    430    17%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         258
 Number of bonded IOBs:                 250  out of    218   114% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 87    |
N118                               | NONE(Mram_alpha123)    | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.532ns (Maximum Frequency: 104.913MHz)
   Minimum input arrival time before clock: 9.753ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 9.532ns (frequency: 104.913MHz)
  Total number of paths / destination ports: 307175 / 174
-------------------------------------------------------------------------
Delay:               9.532ns (Levels of Logic = 12)
  Source:            k_2 (FF)
  Destination:       zed_9_8 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: k_2 to zed_9_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.447   1.114  k_2 (k_2)
     LUT4:I3->O            2   0.205   0.617  Msub_i[3]_k[3]_sub_71_OUT_xor<3>11_SW3 (N93)
     LUT6:I5->O            8   0.205   0.802  Msub_i[3]_k[3]_sub_71_OUT_xor<3>11 (i[3]_k[3]_sub_71_OUT<3>)
     MUXF8:S->O            2   0.202   0.617  Mmux_n0215_2_f8 (n0215<0>)
     LUT2:I1->O            1   0.205   0.000  Madd_n0212_lut<0> (Madd_n0212_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0212_cy<0> (Madd_n0212_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0212_cy<1> (Madd_n0212_cy<1>)
     XORCY:CI->O           6   0.180   0.849  Madd_n0212_xor<2> (Madd_k[3]_GND_1_o_add_56_OUT_lut<2>)
     LUT3:I1->O            1   0.203   0.580  Madd_k[3]_GND_1_o_add_56_OUT_cy<5>11_SW0 (N91)
     LUT6:I5->O            8   0.205   0.803  Madd_k[3]_GND_1_o_add_56_OUT_xor<7>11 (k[3]_GND_1_o_add_56_OUT<7>)
     LUT3:I2->O            2   0.205   0.617  inst_LPM_MUX2311 (k[3]_read_port_57_OUT<7>)
     LUT6:I5->O            7   0.205   0.774  Mmux_zed[2][7]_zed[2][7]_mux_86_OUT1611 (Mmux_zed[2][7]_zed[2][7]_mux_86_OUT161)
     LUT6:I5->O            1   0.205   0.000  Mmux_zed[2][7]_zed[2][7]_mux_86_OUT601 (zed[2][7]_zed[2][7]_mux_86_OUT<63>)
     FDRE:D                    0.102          zed_9_63
    ----------------------------------------
    Total                      9.532ns (2.760ns logic, 6.772ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 153879 / 215
-------------------------------------------------------------------------
Offset:              9.753ns (Levels of Logic = 12)
  Source:            Sigma3<0> (PAD)
  Destination:       zed_9_8 (FF)
  Destination Clock: Clk rising

  Data Path: Sigma3<0> to zed_9_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Sigma3_0_IBUF (Sigma3_0_IBUF)
     LUT6:I0->O            1   0.203   0.684  Mmux__n0224161 (Mmux__n022416)
     LUT6:I4->O           19   0.203   1.176  Mmux__n0224163 (_n0224<7>)
     LUT2:I0->O            1   0.203   0.000  Madd_n0212_lut<0> (Madd_n0212_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0212_cy<0> (Madd_n0212_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0212_cy<1> (Madd_n0212_cy<1>)
     XORCY:CI->O           6   0.180   0.849  Madd_n0212_xor<2> (Madd_k[3]_GND_1_o_add_56_OUT_lut<2>)
     LUT3:I1->O            1   0.203   0.580  Madd_k[3]_GND_1_o_add_56_OUT_cy<5>11_SW0 (N91)
     LUT6:I5->O            8   0.205   0.803  Madd_k[3]_GND_1_o_add_56_OUT_xor<7>11 (k[3]_GND_1_o_add_56_OUT<7>)
     LUT3:I2->O            2   0.205   0.617  inst_LPM_MUX2311 (k[3]_read_port_57_OUT<7>)
     LUT6:I5->O            7   0.205   0.774  Mmux_zed[2][7]_zed[2][7]_mux_86_OUT1611 (Mmux_zed[2][7]_zed[2][7]_mux_86_OUT161)
     LUT6:I5->O            1   0.205   0.000  Mmux_zed[2][7]_zed[2][7]_mux_86_OUT601 (zed[2][7]_zed[2][7]_mux_86_OUT<63>)
     FDRE:D                    0.102          zed_9_63
    ----------------------------------------
    Total                      9.753ns (3.327ns logic, 6.426ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N118'
  Total number of paths / destination ports: 58688 / 224
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 12)
  Source:            Sigma3<0> (PAD)
  Destination:       Mram_alpha123 (RAM)
  Destination Clock: N118 rising

  Data Path: Sigma3<0> to Mram_alpha123
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Sigma3_0_IBUF (Sigma3_0_IBUF)
     LUT6:I0->O            1   0.203   0.684  Mmux__n0224161 (Mmux__n022416)
     LUT6:I4->O           19   0.203   1.176  Mmux__n0224163 (_n0224<7>)
     LUT2:I0->O            1   0.203   0.000  Madd_n0212_lut<0> (Madd_n0212_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0212_cy<0> (Madd_n0212_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0212_cy<1> (Madd_n0212_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0212_cy<2> (Madd_n0212_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0212_cy<3> (Madd_n0212_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0212_cy<4> (Madd_n0212_cy<4>)
     XORCY:CI->O           3   0.180   1.015  Madd_n0212_xor<5> (Madd_k[3]_GND_1_o_add_56_OUT_lut<5>)
     LUT6:I0->O            1   0.203   0.580  Madd_k[3]_GND_1_o_add_56_OUT_cy<5>11 (Madd_k[3]_GND_1_o_add_56_OUT_cy<5>)
     LUT2:I1->O           16   0.205   1.004  Madd_k[3]_GND_1_o_add_56_OUT_xor<6>11 (k[3]_GND_1_o_add_56_OUT<6>)
     RAM128X1D:A6              0.000          Mram_alpha19
    ----------------------------------------
    Total                      8.070ns (2.667ns logic, 5.403ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            zed_9_7 (FF)
  Destination:       zed8<7> (PAD)
  Source Clock:      Clk rising

  Data Path: zed_9_7 to zed8<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  zed_9_7 (zed_9_7)
     OBUF:I->O                 2.571          zed8_7_OBUF (zed8<7>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.532|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock N118
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.849|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.82 secs
 
--> 

Total memory usage is 262180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

