{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665353095831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665353095837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 15:04:55 2022 " "Processing started: Sun Oct 09 15:04:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665353095837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665353095837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DNSLookup -c DNSLookup " "Command: quartus_map --read_settings_files=on --write_settings_files=off DNSLookup -c DNSLookup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665353095838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665353096248 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(64) " "Verilog HDL warning at DNSLookup.sv(64): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(65) " "Verilog HDL warning at DNSLookup.sv(65): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(66) " "Verilog HDL warning at DNSLookup.sv(66): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105452 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(67) " "Verilog HDL warning at DNSLookup.sv(67): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(85) " "Verilog HDL warning at DNSLookup.sv(85): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(92) " "Verilog HDL warning at DNSLookup.sv(92): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(99) " "Verilog HDL warning at DNSLookup.sv(99): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DNSLookup.sv(100) " "Verilog HDL warning at DNSLookup.sv(100): extended using \"x\" or \"z\"" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnslookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnslookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DNSLookup " "Found entity 1: DNSLookup" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665353105455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665353105455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WebIP.sv(10) " "Verilog HDL warning at WebIP.sv(10): extended using \"x\" or \"z\"" {  } { { "WebIP.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/WebIP.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "webip.sv 1 1 " "Found 1 design units, including 1 entities, in source file webip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WebIP " "Found entity 1: WebIP" {  } { { "WebIP.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/WebIP.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665353105456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665353105456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TLDAddr.sv(11) " "Verilog HDL warning at TLDAddr.sv(11): extended using \"x\" or \"z\"" {  } { { "TLDAddr.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/TLDAddr.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tldaddr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tldaddr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLDAddr " "Found entity 1: TLDAddr" {  } { { "TLDAddr.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/TLDAddr.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665353105458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665353105458 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DomainIP.sv(11) " "Verilog HDL warning at DomainIP.sv(11): extended using \"x\" or \"z\"" {  } { { "DomainIP.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DomainIP.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "domainip.sv 1 1 " "Found 1 design units, including 1 entities, in source file domainip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DomainIP " "Found entity 1: DomainIP" {  } { { "DomainIP.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DomainIP.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665353105460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665353105460 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder416.sv(30) " "Verilog HDL warning at decoder416.sv(30): extended using \"x\" or \"z\"" {  } { { "decoder416.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/decoder416.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105461 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder416.sv(33) " "Verilog HDL warning at decoder416.sv(33): extended using \"x\" or \"z\"" {  } { { "decoder416.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/decoder416.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1665353105461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder416.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder416.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder416 " "Found entity 1: decoder416" {  } { { "decoder416.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/decoder416.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665353105462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665353105462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665353105463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665353105463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DNSLookup " "Elaborating entity \"DNSLookup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665353105493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ExecCounter " "Elaborating entity \"counter\" for hierarchy \"counter:ExecCounter\"" {  } { { "DNSLookup.sv" "ExecCounter" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665353105495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(17) " "Verilog HDL assignment warning at counter.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/counter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665353105497 "|DNSLookup|counter:ExecCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLDAddr TLDAddr:WebAddrToTLDAddr " "Elaborating entity \"TLDAddr\" for hierarchy \"TLDAddr:WebAddrToTLDAddr\"" {  } { { "DNSLookup.sv" "WebAddrToTLDAddr" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665353105506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DomainIP DomainIP:TLDAddrToDomainIP " "Elaborating entity \"DomainIP\" for hierarchy \"DomainIP:TLDAddrToDomainIP\"" {  } { { "DNSLookup.sv" "TLDAddrToDomainIP" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665353105507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WebIP WebIP:DomainIPToWebIP " "Elaborating entity \"WebIP\" for hierarchy \"WebIP:DomainIPToWebIP\"" {  } { { "DNSLookup.sv" "DomainIPToWebIP" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665353105508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder416 decoder416:WebIPToWebdata " "Elaborating entity \"decoder416\" for hierarchy \"decoder416:WebIPToWebdata\"" {  } { { "DNSLookup.sv" "WebIPToWebdata" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665353105509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[0\] GND " "Pin \"webpage_idx_out\[0\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[1\] GND " "Pin \"webpage_idx_out\[1\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[2\] GND " "Pin \"webpage_idx_out\[2\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[3\] GND " "Pin \"webpage_idx_out\[3\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[4\] GND " "Pin \"webpage_idx_out\[4\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[5\] GND " "Pin \"webpage_idx_out\[5\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[6\] GND " "Pin \"webpage_idx_out\[6\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[7\] GND " "Pin \"webpage_idx_out\[7\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[8\] GND " "Pin \"webpage_idx_out\[8\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[9\] GND " "Pin \"webpage_idx_out\[9\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[10\] GND " "Pin \"webpage_idx_out\[10\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "webpage_idx_out\[11\] GND " "Pin \"webpage_idx_out\[11\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|webpage_idx_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tld_addr_out\[6\] GND " "Pin \"tld_addr_out\[6\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|tld_addr_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tld_addr_out\[7\] GND " "Pin \"tld_addr_out\[7\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|tld_addr_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "domain_ip_out\[6\] VCC " "Pin \"domain_ip_out\[6\]\" is stuck at VCC" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|domain_ip_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "domain_ip_out\[7\] VCC " "Pin \"domain_ip_out\[7\]\" is stuck at VCC" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|domain_ip_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "web_ip_out\[2\] VCC " "Pin \"web_ip_out\[2\]\" is stuck at VCC" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|web_ip_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "web_ip_out\[3\] VCC " "Pin \"web_ip_out\[3\]\" is stuck at VCC" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|web_ip_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "web_ip_out\[4\] GND " "Pin \"web_ip_out\[4\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|web_ip_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "web_ip_out\[5\] GND " "Pin \"web_ip_out\[5\]\" is stuck at GND" {  } { { "DNSLookup.sv" "" { Text "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/DNSLookup.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665353106233 "|DNSLookup|web_ip_out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665353106233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1665353106307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/output_files/DNSLookup.map.smsg " "Generated suppressed messages file C:/Users/Isabelle/Documents/UBC_ELEC/ELEC402/Assignments/VLSI-I/Assignment 2/output_files/DNSLookup.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665353106514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665353106607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665353106607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665353106650 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665353106650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665353106650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665353106650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665353106684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 15:05:06 2022 " "Processing ended: Sun Oct 09 15:05:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665353106684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665353106684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665353106684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665353106684 ""}
