<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="logipi_virtual_instrument.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logi_virtual_7seg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logi_virtual_7seg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logi_virtual_7seg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logi_virtual_led.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logi_virtual_led.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logi_virtual_led.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logi_virtual_pb.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logi_virtual_pb.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logi_virtual_pb.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logi_virtual_sw.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logi_virtual_sw.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logi_virtual_sw.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logipi_virtual_instrument.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logipi_virtual_instrument.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="logipi_virtual_instrument.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="logipi_virtual_instrument.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logipi_virtual_instrument.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="logipi_virtual_instrument.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logipi_virtual_instrument.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="logipi_virtual_instrument.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="logipi_virtual_instrument.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="logipi_virtual_instrument.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="logipi_virtual_instrument.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="logipi_virtual_instrument.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="logipi_virtual_instrument.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logipi_virtual_instrument.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="logipi_virtual_instrument.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="logipi_virtual_instrument.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="logipi_virtual_instrument.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="logipi_virtual_instrument.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="logipi_virtual_instrument.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="logipi_virtual_instrument.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logipi_virtual_instrument.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="logipi_virtual_instrument.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="logipi_virtual_instrument.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logipi_virtual_instrument_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="logipi_virtual_instrument_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logipi_virtual_instrument_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logipi_virtual_instrument_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logipi_virtual_instrument_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="logipi_virtual_instrument_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logipi_virtual_instrument_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logipi_virtual_instrument_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="logipi_virtual_instrument_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="logipi_virtual_instrument_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logipi_virtual_instrument_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logipi_virtual_instrument_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logipi_virtual_instrument_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="logipi_virtual_instrument_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logipi_virtual_instrument_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1387228886" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1493666928208507875" xil_pn:start_ts="1387228886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387228886" xil_pn:in_ck="2088049057168484748" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1734266808876587826" xil_pn:start_ts="1387228886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen.vhd"/>
      <outfile xil_pn:name="ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1387228886" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1387228886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387228886" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8446664024044086693" xil_pn:start_ts="1387228886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387228886" xil_pn:in_ck="-4881357408278203013" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1387228886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387228886" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2538665782776288700" xil_pn:start_ts="1387228886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387296626" xil_pn:in_ck="2412870384235381815" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="712385846692231307" xil_pn:start_ts="1387296618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="logipi_virtual_instrument.lso"/>
      <outfile xil_pn:name="logipi_virtual_instrument.ngc"/>
      <outfile xil_pn:name="logipi_virtual_instrument.ngr"/>
      <outfile xil_pn:name="logipi_virtual_instrument.prj"/>
      <outfile xil_pn:name="logipi_virtual_instrument.stx"/>
      <outfile xil_pn:name="logipi_virtual_instrument.syr"/>
      <outfile xil_pn:name="logipi_virtual_instrument.xst"/>
      <outfile xil_pn:name="logipi_virtual_instrument_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1387228900" xil_pn:in_ck="-2678102552144596428" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6459684095111796282" xil_pn:start_ts="1387228900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387296631" xil_pn:in_ck="-6010350921207544228" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5571139710379066851" xil_pn:start_ts="1387296626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="logipi_virtual_instrument.bld"/>
      <outfile xil_pn:name="logipi_virtual_instrument.ngd"/>
      <outfile xil_pn:name="logipi_virtual_instrument_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1387296640" xil_pn:in_ck="-6010350921207544227" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1387296631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="logipi_virtual_instrument.pcf"/>
      <outfile xil_pn:name="logipi_virtual_instrument_map.map"/>
      <outfile xil_pn:name="logipi_virtual_instrument_map.mrp"/>
      <outfile xil_pn:name="logipi_virtual_instrument_map.ncd"/>
      <outfile xil_pn:name="logipi_virtual_instrument_map.ngm"/>
      <outfile xil_pn:name="logipi_virtual_instrument_map.xrpt"/>
      <outfile xil_pn:name="logipi_virtual_instrument_summary.xml"/>
      <outfile xil_pn:name="logipi_virtual_instrument_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1387296651" xil_pn:in_ck="2088510011771075574" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1387296640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="logipi_virtual_instrument.ncd"/>
      <outfile xil_pn:name="logipi_virtual_instrument.pad"/>
      <outfile xil_pn:name="logipi_virtual_instrument.par"/>
      <outfile xil_pn:name="logipi_virtual_instrument.ptwx"/>
      <outfile xil_pn:name="logipi_virtual_instrument.unroutes"/>
      <outfile xil_pn:name="logipi_virtual_instrument.xpi"/>
      <outfile xil_pn:name="logipi_virtual_instrument_pad.csv"/>
      <outfile xil_pn:name="logipi_virtual_instrument_pad.txt"/>
      <outfile xil_pn:name="logipi_virtual_instrument_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1387296659" xil_pn:in_ck="2662143444963119365" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1387296651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logipi_virtual_instrument.bgn"/>
      <outfile xil_pn:name="logipi_virtual_instrument.bit"/>
      <outfile xil_pn:name="logipi_virtual_instrument.drc"/>
      <outfile xil_pn:name="logipi_virtual_instrument.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1387296651" xil_pn:in_ck="-6010350921207544359" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1387296647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="logipi_virtual_instrument.twr"/>
      <outfile xil_pn:name="logipi_virtual_instrument.twx"/>
    </transform>
  </transforms>

</generated_project>
