// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/19/2024 01:37:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	clk,
	rst,
	vga_clk,
	h_sync,
	v_sync,
	sync_b,
	blank_b,
	red,
	green,
	blue);
input 	clk;
input 	rst;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// rst	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \clk~input_o ;
wire \vga_pll|divider~0_combout ;
wire \vga_pll|divider~q ;
wire \vgaCont|Add0~21_sumout ;
wire \vgaCont|x[9]~feeder_combout ;
wire \vgaCont|Add0~18 ;
wire \vgaCont|Add0~1_sumout ;
wire \vgaCont|Equal0~0_combout ;
wire \vgaCont|Equal0~1_combout ;
wire \vgaCont|Add0~22 ;
wire \vgaCont|Add0~25_sumout ;
wire \vgaCont|Add0~26 ;
wire \vgaCont|Add0~29_sumout ;
wire \vgaCont|x[2]~feeder_combout ;
wire \vgaCont|Add0~30 ;
wire \vgaCont|Add0~33_sumout ;
wire \vgaCont|Add0~34 ;
wire \vgaCont|Add0~37_sumout ;
wire \vgaCont|Add0~38 ;
wire \vgaCont|Add0~5_sumout ;
wire \vgaCont|Add0~6 ;
wire \vgaCont|Add0~9_sumout ;
wire \vgaCont|Add0~10 ;
wire \vgaCont|Add0~13_sumout ;
wire \vgaCont|Add0~14 ;
wire \vgaCont|Add0~17_sumout ;
wire \vgaCont|h_sync~0_combout ;
wire \vgaCont|Add1~21_sumout ;
wire \vgaCont|y[0]~feeder_combout ;
wire \vgaCont|Add1~38 ;
wire \vgaCont|Add1~9_sumout ;
wire \vgaCont|Add1~10 ;
wire \vgaCont|Add1~13_sumout ;
wire \vgaCont|Add1~14 ;
wire \vgaCont|Add1~1_sumout ;
wire \vgaCont|y[8]~DUPLICATE_q ;
wire \vgaCont|Add1~2 ;
wire \vgaCont|Add1~17_sumout ;
wire \vgaCont|y[9]~feeder_combout ;
wire \vgaCont|y[9]~DUPLICATE_q ;
wire \vgaCont|Add1~18 ;
wire \vgaCont|Add1~5_sumout ;
wire \vgaCont|Equal1~0_combout ;
wire \vgaCont|Equal1~1_combout ;
wire \vgaCont|Add1~22 ;
wire \vgaCont|Add1~25_sumout ;
wire \vgaCont|y[1]~feeder_combout ;
wire \vgaCont|Add1~26 ;
wire \vgaCont|Add1~29_sumout ;
wire \vgaCont|Add1~30 ;
wire \vgaCont|Add1~33_sumout ;
wire \vgaCont|y[3]~feeder_combout ;
wire \vgaCont|Add1~34 ;
wire \vgaCont|Add1~37_sumout ;
wire \vgaCont|y[4]~feeder_combout ;
wire \vgaCont|y[4]~DUPLICATE_q ;
wire \vgaCont|y[2]~DUPLICATE_q ;
wire \vgaCont|y[1]~DUPLICATE_q ;
wire \vgaCont|v_sync~0_combout ;
wire \vgaCont|v_sync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \vgaCont|blank_b~combout ;
wire \clk~inputCLKENA0_outclk ;
wire \micro_arch|Add0~13_sumout ;
wire \micro_arch|LessThan1~0_combout ;
wire \micro_arch|memAddress[17]~DUPLICATE_q ;
wire \micro_arch|LessThan1~1_combout ;
wire \micro_arch|memAddress[22]~0_combout ;
wire \micro_arch|Add0~14 ;
wire \micro_arch|Add0~17_sumout ;
wire \micro_arch|Add0~18 ;
wire \micro_arch|Add0~21_sumout ;
wire \micro_arch|Add0~22 ;
wire \micro_arch|Add0~25_sumout ;
wire \micro_arch|Add0~26 ;
wire \micro_arch|Add0~29_sumout ;
wire \micro_arch|Add0~30 ;
wire \micro_arch|Add0~33_sumout ;
wire \micro_arch|Add0~34 ;
wire \micro_arch|Add0~37_sumout ;
wire \micro_arch|memAddress[6]~DUPLICATE_q ;
wire \micro_arch|Add0~38 ;
wire \micro_arch|Add0~41_sumout ;
wire \micro_arch|Add0~42 ;
wire \micro_arch|Add0~45_sumout ;
wire \micro_arch|Add0~46 ;
wire \micro_arch|Add0~49_sumout ;
wire \micro_arch|Add0~50 ;
wire \micro_arch|Add0~53_sumout ;
wire \micro_arch|Add0~54 ;
wire \micro_arch|Add0~57_sumout ;
wire \micro_arch|Add0~58 ;
wire \micro_arch|Add0~61_sumout ;
wire \micro_arch|Add0~62 ;
wire \micro_arch|Add0~9_sumout ;
wire \micro_arch|Add0~10 ;
wire \micro_arch|Add0~2 ;
wire \micro_arch|Add0~5_sumout ;
wire \micro_arch|Add0~6 ;
wire \micro_arch|Add0~109_sumout ;
wire \micro_arch|Add0~110 ;
wire \micro_arch|Add0~65_sumout ;
wire \micro_arch|Add0~66 ;
wire \micro_arch|Add0~105_sumout ;
wire \micro_arch|memAddress[18]~DUPLICATE_q ;
wire \micro_arch|Add0~106 ;
wire \micro_arch|Add0~101_sumout ;
wire \micro_arch|Add0~102 ;
wire \micro_arch|Add0~97_sumout ;
wire \micro_arch|Add0~98 ;
wire \micro_arch|Add0~93_sumout ;
wire \micro_arch|Add0~94 ;
wire \micro_arch|Add0~89_sumout ;
wire \micro_arch|memAddress[22]~DUPLICATE_q ;
wire \micro_arch|Add0~90 ;
wire \micro_arch|Add0~113_sumout ;
wire \micro_arch|Add0~114 ;
wire \micro_arch|Add0~85_sumout ;
wire \micro_arch|memAddress[24]~DUPLICATE_q ;
wire \micro_arch|Add0~86 ;
wire \micro_arch|Add0~81_sumout ;
wire \micro_arch|Add0~82 ;
wire \micro_arch|Add0~77_sumout ;
wire \micro_arch|Add0~78 ;
wire \micro_arch|Add0~73_sumout ;
wire \micro_arch|Add0~74 ;
wire \micro_arch|Add0~69_sumout ;
wire \micro_arch|memAddress[28]~DUPLICATE_q ;
wire \micro_arch|Add0~70 ;
wire \micro_arch|Add0~125_sumout ;
wire \micro_arch|memAddress[29]~DUPLICATE_q ;
wire \micro_arch|Add0~126 ;
wire \micro_arch|Add0~121_sumout ;
wire \micro_arch|memAddress[30]~DUPLICATE_q ;
wire \micro_arch|Add0~122 ;
wire \micro_arch|Add0~117_sumout ;
wire \micro_arch|LessThan1~2_combout ;
wire \micro_arch|LessThan1~3_combout ;
wire \micro_arch|memAddress[14]~DUPLICATE_q ;
wire \micro_arch|Add0~1_sumout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ;
wire \~GND~combout ;
wire \micro_arch|memAddress[1]~DUPLICATE_q ;
wire \micro_arch|memAddress[2]~DUPLICATE_q ;
wire \micro_arch|memAddress[3]~DUPLICATE_q ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \micro_arch|memAddress[15]~DUPLICATE_q ;
wire \micro_arch|memAddress[13]~DUPLICATE_q ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \gen_grid|red[0]~2_combout ;
wire \gen_grid|red[1]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \gen_grid|red[0]~1_combout ;
wire \gen_grid|red[0]~3_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \gen_grid|red[1]~5_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout ;
wire \gen_grid|red[1]~4_combout ;
wire \gen_grid|red[1]~6_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \gen_grid|red[2]~7_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \gen_grid|red[2]~8_combout ;
wire \gen_grid|red[2]~9_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \gen_grid|red[3]~10_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \gen_grid|red[3]~11_combout ;
wire \gen_grid|red[3]~12_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \gen_grid|red[4]~14_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \gen_grid|red[4]~13_combout ;
wire \gen_grid|red[4]~15_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout ;
wire \gen_grid|red[5]~16_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \gen_grid|red[5]~17_combout ;
wire \gen_grid|red[5]~18_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \gen_grid|red[6]~19_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \gen_grid|red[6]~20_combout ;
wire \gen_grid|red[6]~21_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \gen_grid|red[7]~23_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout ;
wire \gen_grid|red[7]~22_combout ;
wire \gen_grid|red[7]~24_combout ;
wire [9:0] \vgaCont|x ;
wire [9:0] \vgaCont|y ;
wire [31:0] \micro_arch|memAddress ;
wire [3:0] \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w ;
wire [2:0] \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b ;

wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga_pll|divider~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vgaCont|h_sync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\vgaCont|v_sync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_b~output (
	.i(!\vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_b~output (
	.i(!\vgaCont|blank_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N36
cyclonev_lcell_comb \vga_pll|divider~0 (
// Equation(s):
// \vga_pll|divider~0_combout  = ( !\vga_pll|divider~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_pll|divider~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_pll|divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_pll|divider~0 .extended_lut = "off";
defparam \vga_pll|divider~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_pll|divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N53
dffeas \vga_pll|divider (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga_pll|divider~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pll|divider~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pll|divider .is_wysiwyg = "true";
defparam \vga_pll|divider .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \vgaCont|Add0~21 (
// Equation(s):
// \vgaCont|Add0~21_sumout  = SUM(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add0~22  = CARRY(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~21_sumout ),
	.cout(\vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~21 .extended_lut = "off";
defparam \vgaCont|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \vgaCont|x[9]~feeder (
// Equation(s):
// \vgaCont|x[9]~feeder_combout  = ( \vgaCont|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|x[9]~feeder .extended_lut = "off";
defparam \vgaCont|x[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N32
dffeas \vgaCont|x[9] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|x[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[9] .is_wysiwyg = "true";
defparam \vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \vgaCont|Add0~17 (
// Equation(s):
// \vgaCont|Add0~17_sumout  = SUM(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))
// \vgaCont|Add0~18  = CARRY(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~17_sumout ),
	.cout(\vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~17 .extended_lut = "off";
defparam \vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N27
cyclonev_lcell_comb \vgaCont|Add0~1 (
// Equation(s):
// \vgaCont|Add0~1_sumout  = SUM(( \vgaCont|x [9] ) + ( GND ) + ( \vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~1 .extended_lut = "off";
defparam \vgaCont|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \vgaCont|Equal0~0 (
// Equation(s):
// \vgaCont|Equal0~0_combout  = ( !\vgaCont|Add0~33_sumout  & ( \vgaCont|Add0~37_sumout  & ( (!\vgaCont|Add0~21_sumout  & (!\vgaCont|Add0~25_sumout  & !\vgaCont|Add0~29_sumout )) ) ) )

	.dataa(!\vgaCont|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|Add0~25_sumout ),
	.datad(!\vgaCont|Add0~29_sumout ),
	.datae(!\vgaCont|Add0~33_sumout ),
	.dataf(!\vgaCont|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~0 .extended_lut = "off";
defparam \vgaCont|Equal0~0 .lut_mask = 64'h00000000A0000000;
defparam \vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N51
cyclonev_lcell_comb \vgaCont|Equal0~1 (
// Equation(s):
// \vgaCont|Equal0~1_combout  = ( \vgaCont|Add0~1_sumout  & ( \vgaCont|Equal0~0_combout  & ( (!\vgaCont|Add0~9_sumout  & (\vgaCont|Add0~5_sumout  & (\vgaCont|Add0~13_sumout  & !\vgaCont|Add0~17_sumout ))) ) ) )

	.dataa(!\vgaCont|Add0~9_sumout ),
	.datab(!\vgaCont|Add0~5_sumout ),
	.datac(!\vgaCont|Add0~13_sumout ),
	.datad(!\vgaCont|Add0~17_sumout ),
	.datae(!\vgaCont|Add0~1_sumout ),
	.dataf(!\vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~1 .extended_lut = "off";
defparam \vgaCont|Equal0~1 .lut_mask = 64'h0000000000000200;
defparam \vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N56
dffeas \vgaCont|x[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[0] .is_wysiwyg = "true";
defparam \vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N3
cyclonev_lcell_comb \vgaCont|Add0~25 (
// Equation(s):
// \vgaCont|Add0~25_sumout  = SUM(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))
// \vgaCont|Add0~26  = CARRY(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~25_sumout ),
	.cout(\vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~25 .extended_lut = "off";
defparam \vgaCont|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N47
dffeas \vgaCont|x[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[1] .is_wysiwyg = "true";
defparam \vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \vgaCont|Add0~29 (
// Equation(s):
// \vgaCont|Add0~29_sumout  = SUM(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))
// \vgaCont|Add0~30  = CARRY(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~29_sumout ),
	.cout(\vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~29 .extended_lut = "off";
defparam \vgaCont|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N33
cyclonev_lcell_comb \vgaCont|x[2]~feeder (
// Equation(s):
// \vgaCont|x[2]~feeder_combout  = ( \vgaCont|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|x[2]~feeder .extended_lut = "off";
defparam \vgaCont|x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N35
dffeas \vgaCont|x[2] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[2] .is_wysiwyg = "true";
defparam \vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N9
cyclonev_lcell_comb \vgaCont|Add0~33 (
// Equation(s):
// \vgaCont|Add0~33_sumout  = SUM(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))
// \vgaCont|Add0~34  = CARRY(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))

	.dataa(!\vgaCont|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~33_sumout ),
	.cout(\vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~33 .extended_lut = "off";
defparam \vgaCont|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N53
dffeas \vgaCont|x[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[3] .is_wysiwyg = "true";
defparam \vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \vgaCont|Add0~37 (
// Equation(s):
// \vgaCont|Add0~37_sumout  = SUM(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))
// \vgaCont|Add0~38  = CARRY(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~37_sumout ),
	.cout(\vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~37 .extended_lut = "off";
defparam \vgaCont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N50
dffeas \vgaCont|x[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[4] .is_wysiwyg = "true";
defparam \vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N15
cyclonev_lcell_comb \vgaCont|Add0~5 (
// Equation(s):
// \vgaCont|Add0~5_sumout  = SUM(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))
// \vgaCont|Add0~6  = CARRY(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~5_sumout ),
	.cout(\vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~5 .extended_lut = "off";
defparam \vgaCont|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N59
dffeas \vgaCont|x[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[5] .is_wysiwyg = "true";
defparam \vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \vgaCont|Add0~9 (
// Equation(s):
// \vgaCont|Add0~9_sumout  = SUM(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))
// \vgaCont|Add0~10  = CARRY(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~9_sumout ),
	.cout(\vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~9 .extended_lut = "off";
defparam \vgaCont|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N44
dffeas \vgaCont|x[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[6] .is_wysiwyg = "true";
defparam \vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N21
cyclonev_lcell_comb \vgaCont|Add0~13 (
// Equation(s):
// \vgaCont|Add0~13_sumout  = SUM(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))
// \vgaCont|Add0~14  = CARRY(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~13_sumout ),
	.cout(\vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~13 .extended_lut = "off";
defparam \vgaCont|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N41
dffeas \vgaCont|x[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[7] .is_wysiwyg = "true";
defparam \vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N38
dffeas \vgaCont|x[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[8] .is_wysiwyg = "true";
defparam \vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N57
cyclonev_lcell_comb \vgaCont|h_sync~0 (
// Equation(s):
// \vgaCont|h_sync~0_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [6] & ( (!\vgaCont|x [8]) # ((!\vgaCont|x [7]) # ((\vgaCont|x [4]) # (\vgaCont|x [9]))) ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [6] & ( (!\vgaCont|x [8]) # ((!\vgaCont|x [7]) # (\vgaCont|x 
// [9])) ) ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [6] ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x [6] ) )

	.dataa(!\vgaCont|x [8]),
	.datab(!\vgaCont|x [7]),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|x [4]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|h_sync~0 .extended_lut = "off";
defparam \vgaCont|h_sync~0 .lut_mask = 64'hFFFFFFFFEFEFEFFF;
defparam \vgaCont|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N30
cyclonev_lcell_comb \vgaCont|Add1~21 (
// Equation(s):
// \vgaCont|Add1~21_sumout  = SUM(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add1~22  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~21_sumout ),
	.cout(\vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~21 .extended_lut = "off";
defparam \vgaCont|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \vgaCont|y[0]~feeder (
// Equation(s):
// \vgaCont|y[0]~feeder_combout  = ( \vgaCont|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[0]~feeder .extended_lut = "off";
defparam \vgaCont|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N14
dffeas \vgaCont|y[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[7] .is_wysiwyg = "true";
defparam \vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N42
cyclonev_lcell_comb \vgaCont|Add1~37 (
// Equation(s):
// \vgaCont|Add1~37_sumout  = SUM(( \vgaCont|y[4]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~34  ))
// \vgaCont|Add1~38  = CARRY(( \vgaCont|y[4]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~37_sumout ),
	.cout(\vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~37 .extended_lut = "off";
defparam \vgaCont|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N45
cyclonev_lcell_comb \vgaCont|Add1~9 (
// Equation(s):
// \vgaCont|Add1~9_sumout  = SUM(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))
// \vgaCont|Add1~10  = CARRY(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))

	.dataa(!\vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~9_sumout ),
	.cout(\vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~9 .extended_lut = "off";
defparam \vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N20
dffeas \vgaCont|y[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[5] .is_wysiwyg = "true";
defparam \vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N48
cyclonev_lcell_comb \vgaCont|Add1~13 (
// Equation(s):
// \vgaCont|Add1~13_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~10  ))
// \vgaCont|Add1~14  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~13_sumout ),
	.cout(\vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~13 .extended_lut = "off";
defparam \vgaCont|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N10
dffeas \vgaCont|y[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[6] .is_wysiwyg = "true";
defparam \vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N51
cyclonev_lcell_comb \vgaCont|Add1~1 (
// Equation(s):
// \vgaCont|Add1~1_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~14  ))
// \vgaCont|Add1~2  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~1_sumout ),
	.cout(\vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~1 .extended_lut = "off";
defparam \vgaCont|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N23
dffeas \vgaCont|y[8]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N54
cyclonev_lcell_comb \vgaCont|Add1~17 (
// Equation(s):
// \vgaCont|Add1~17_sumout  = SUM(( \vgaCont|y[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~2  ))
// \vgaCont|Add1~18  = CARRY(( \vgaCont|y[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~17_sumout ),
	.cout(\vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~17 .extended_lut = "off";
defparam \vgaCont|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N27
cyclonev_lcell_comb \vgaCont|y[9]~feeder (
// Equation(s):
// \vgaCont|y[9]~feeder_combout  = ( \vgaCont|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[9]~feeder .extended_lut = "off";
defparam \vgaCont|y[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N28
dffeas \vgaCont|y[9]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N57
cyclonev_lcell_comb \vgaCont|Add1~5 (
// Equation(s):
// \vgaCont|Add1~5_sumout  = SUM(( \vgaCont|y[9]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~5 .extended_lut = "off";
defparam \vgaCont|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N12
cyclonev_lcell_comb \vgaCont|Equal1~0 (
// Equation(s):
// \vgaCont|Equal1~0_combout  = ( !\vgaCont|Add1~37_sumout  & ( !\vgaCont|Add1~33_sumout  & ( (!\vgaCont|Add1~29_sumout  & (\vgaCont|Add1~25_sumout  & !\vgaCont|Add1~21_sumout )) ) ) )

	.dataa(!\vgaCont|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|Add1~25_sumout ),
	.datad(!\vgaCont|Add1~21_sumout ),
	.datae(!\vgaCont|Add1~37_sumout ),
	.dataf(!\vgaCont|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~0 .extended_lut = "off";
defparam \vgaCont|Equal1~0 .lut_mask = 64'h0A00000000000000;
defparam \vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N6
cyclonev_lcell_comb \vgaCont|Equal1~1 (
// Equation(s):
// \vgaCont|Equal1~1_combout  = ( !\vgaCont|Add1~5_sumout  & ( \vgaCont|Equal1~0_combout  & ( (\vgaCont|Add1~1_sumout  & (\vgaCont|Add1~9_sumout  & (\vgaCont|Add1~17_sumout  & \vgaCont|Add1~13_sumout ))) ) ) )

	.dataa(!\vgaCont|Add1~1_sumout ),
	.datab(!\vgaCont|Add1~9_sumout ),
	.datac(!\vgaCont|Add1~17_sumout ),
	.datad(!\vgaCont|Add1~13_sumout ),
	.datae(!\vgaCont|Add1~5_sumout ),
	.dataf(!\vgaCont|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~1 .extended_lut = "off";
defparam \vgaCont|Equal1~1 .lut_mask = 64'h0000000000010000;
defparam \vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N26
dffeas \vgaCont|y[0] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[0] .is_wysiwyg = "true";
defparam \vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N33
cyclonev_lcell_comb \vgaCont|Add1~25 (
// Equation(s):
// \vgaCont|Add1~25_sumout  = SUM(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))
// \vgaCont|Add1~26  = CARRY(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~25_sumout ),
	.cout(\vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~25 .extended_lut = "off";
defparam \vgaCont|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N0
cyclonev_lcell_comb \vgaCont|y[1]~feeder (
// Equation(s):
// \vgaCont|y[1]~feeder_combout  = ( \vgaCont|Add1~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[1]~feeder .extended_lut = "off";
defparam \vgaCont|y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N2
dffeas \vgaCont|y[1] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1] .is_wysiwyg = "true";
defparam \vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N36
cyclonev_lcell_comb \vgaCont|Add1~29 (
// Equation(s):
// \vgaCont|Add1~29_sumout  = SUM(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))
// \vgaCont|Add1~30  = CARRY(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(!\vgaCont|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~29_sumout ),
	.cout(\vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~29 .extended_lut = "off";
defparam \vgaCont|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N17
dffeas \vgaCont|y[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2] .is_wysiwyg = "true";
defparam \vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N39
cyclonev_lcell_comb \vgaCont|Add1~33 (
// Equation(s):
// \vgaCont|Add1~33_sumout  = SUM(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))
// \vgaCont|Add1~34  = CARRY(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~33_sumout ),
	.cout(\vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~33 .extended_lut = "off";
defparam \vgaCont|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N3
cyclonev_lcell_comb \vgaCont|y[3]~feeder (
// Equation(s):
// \vgaCont|y[3]~feeder_combout  = ( \vgaCont|Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[3]~feeder .extended_lut = "off";
defparam \vgaCont|y[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N5
dffeas \vgaCont|y[3] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[3] .is_wysiwyg = "true";
defparam \vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N27
cyclonev_lcell_comb \vgaCont|y[4]~feeder (
// Equation(s):
// \vgaCont|y[4]~feeder_combout  = ( \vgaCont|Add1~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[4]~feeder .extended_lut = "off";
defparam \vgaCont|y[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N29
dffeas \vgaCont|y[4]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N22
dffeas \vgaCont|y[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8] .is_wysiwyg = "true";
defparam \vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N16
dffeas \vgaCont|y[2]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N1
dffeas \vgaCont|y[1]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y76_N29
dffeas \vgaCont|y[9] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9] .is_wysiwyg = "true";
defparam \vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N30
cyclonev_lcell_comb \vgaCont|v_sync~0 (
// Equation(s):
// \vgaCont|v_sync~0_combout  = ( !\vgaCont|y [9] & ( !\vgaCont|y [3] & ( (\vgaCont|y [8] & (!\vgaCont|y[2]~DUPLICATE_q  & !\vgaCont|y[1]~DUPLICATE_q )) ) ) )

	.dataa(!\vgaCont|y [8]),
	.datab(!\vgaCont|y[2]~DUPLICATE_q ),
	.datac(!\vgaCont|y[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaCont|y [9]),
	.dataf(!\vgaCont|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~0 .extended_lut = "off";
defparam \vgaCont|v_sync~0 .lut_mask = 64'h4040000000000000;
defparam \vgaCont|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \vgaCont|v_sync~1 (
// Equation(s):
// \vgaCont|v_sync~1_combout  = ( \vgaCont|y [5] & ( \vgaCont|v_sync~0_combout  & ( (!\vgaCont|y[4]~DUPLICATE_q ) # ((!\vgaCont|y [6]) # (\vgaCont|y [7])) ) ) ) # ( !\vgaCont|y [5] & ( \vgaCont|v_sync~0_combout  ) ) # ( \vgaCont|y [5] & ( 
// !\vgaCont|v_sync~0_combout  ) ) # ( !\vgaCont|y [5] & ( !\vgaCont|v_sync~0_combout  ) )

	.dataa(!\vgaCont|y[4]~DUPLICATE_q ),
	.datab(!\vgaCont|y [7]),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(!\vgaCont|y [5]),
	.dataf(!\vgaCont|v_sync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~1 .extended_lut = "off";
defparam \vgaCont|v_sync~1 .lut_mask = 64'hFFFFFFFFFFFFFBFB;
defparam \vgaCont|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N28
dffeas \vgaCont|y[4] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4] .is_wysiwyg = "true";
defparam \vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N12
cyclonev_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = ( \vgaCont|y [7] & ( \vgaCont|y [6] & ( !\vgaCont|h_sync~0_combout  ) ) ) # ( !\vgaCont|y [7] & ( \vgaCont|y [6] & ( (!\vgaCont|h_sync~0_combout ) # ((\vgaCont|v_sync~0_combout  & (\vgaCont|y [5] & \vgaCont|y [4]))) ) ) ) # ( 
// \vgaCont|y [7] & ( !\vgaCont|y [6] & ( !\vgaCont|h_sync~0_combout  ) ) ) # ( !\vgaCont|y [7] & ( !\vgaCont|y [6] & ( !\vgaCont|h_sync~0_combout  ) ) )

	.dataa(!\vgaCont|v_sync~0_combout ),
	.datab(!\vgaCont|y [5]),
	.datac(!\vgaCont|h_sync~0_combout ),
	.datad(!\vgaCont|y [4]),
	.datae(!\vgaCont|y [7]),
	.dataf(!\vgaCont|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|sync_b .extended_lut = "off";
defparam \vgaCont|sync_b .lut_mask = 64'hF0F0F0F0F0F1F0F0;
defparam \vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N39
cyclonev_lcell_comb \vgaCont|blank_b (
// Equation(s):
// \vgaCont|blank_b~combout  = ( \vgaCont|y[9]~DUPLICATE_q  & ( \vgaCont|y [8] ) ) # ( !\vgaCont|y[9]~DUPLICATE_q  & ( \vgaCont|y [8] ) ) # ( \vgaCont|y[9]~DUPLICATE_q  & ( !\vgaCont|y [8] ) ) # ( !\vgaCont|y[9]~DUPLICATE_q  & ( !\vgaCont|y [8] & ( 
// (\vgaCont|x [8]) # (\vgaCont|x [9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|x [8]),
	.datae(!\vgaCont|y[9]~DUPLICATE_q ),
	.dataf(!\vgaCont|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b .extended_lut = "off";
defparam \vgaCont|blank_b .lut_mask = 64'h0FFFFFFFFFFFFFFF;
defparam \vgaCont|blank_b .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N0
cyclonev_lcell_comb \micro_arch|Add0~13 (
// Equation(s):
// \micro_arch|Add0~13_sumout  = SUM(( \micro_arch|memAddress [0] ) + ( VCC ) + ( !VCC ))
// \micro_arch|Add0~14  = CARRY(( \micro_arch|memAddress [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~13_sumout ),
	.cout(\micro_arch|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~13 .extended_lut = "off";
defparam \micro_arch|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \micro_arch|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N14
dffeas \micro_arch|memAddress[24] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [24]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[24] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N54
cyclonev_lcell_comb \micro_arch|LessThan1~0 (
// Equation(s):
// \micro_arch|LessThan1~0_combout  = ( !\micro_arch|memAddress [25] & ( !\micro_arch|memAddress [24] & ( (!\micro_arch|memAddress [26] & !\micro_arch|memAddress [27]) ) ) )

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [26]),
	.datac(!\micro_arch|memAddress [27]),
	.datad(gnd),
	.datae(!\micro_arch|memAddress [25]),
	.dataf(!\micro_arch|memAddress [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~0 .extended_lut = "off";
defparam \micro_arch|LessThan1~0 .lut_mask = 64'hC0C0000000000000;
defparam \micro_arch|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N52
dffeas \micro_arch|memAddress[17]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[17]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N8
dffeas \micro_arch|memAddress[22] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [22]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[22] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N56
dffeas \micro_arch|memAddress[18] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [18]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[18] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N39
cyclonev_lcell_comb \micro_arch|LessThan1~1 (
// Equation(s):
// \micro_arch|LessThan1~1_combout  = ( !\micro_arch|memAddress [18] & ( (!\micro_arch|memAddress [19] & (!\micro_arch|memAddress [21] & (!\micro_arch|memAddress [22] & !\micro_arch|memAddress [20]))) ) )

	.dataa(!\micro_arch|memAddress [19]),
	.datab(!\micro_arch|memAddress [21]),
	.datac(!\micro_arch|memAddress [22]),
	.datad(!\micro_arch|memAddress [20]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~1 .extended_lut = "off";
defparam \micro_arch|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \micro_arch|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N26
dffeas \micro_arch|memAddress[28] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [28]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[28] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N42
cyclonev_lcell_comb \micro_arch|memAddress[22]~0 (
// Equation(s):
// \micro_arch|memAddress[22]~0_combout  = ( \vgaCont|blank_b~combout  & ( \micro_arch|memAddress [28] ) ) # ( !\vgaCont|blank_b~combout  & ( \micro_arch|memAddress [28] ) ) # ( \vgaCont|blank_b~combout  & ( !\micro_arch|memAddress [28] & ( 
// (!\micro_arch|LessThan1~0_combout ) # (((!\micro_arch|LessThan1~2_combout ) # (!\micro_arch|LessThan1~1_combout )) # (\micro_arch|memAddress[17]~DUPLICATE_q )) ) ) ) # ( !\vgaCont|blank_b~combout  & ( !\micro_arch|memAddress [28] ) )

	.dataa(!\micro_arch|LessThan1~0_combout ),
	.datab(!\micro_arch|memAddress[17]~DUPLICATE_q ),
	.datac(!\micro_arch|LessThan1~2_combout ),
	.datad(!\micro_arch|LessThan1~1_combout ),
	.datae(!\vgaCont|blank_b~combout ),
	.dataf(!\micro_arch|memAddress [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|memAddress[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|memAddress[22]~0 .extended_lut = "off";
defparam \micro_arch|memAddress[22]~0 .lut_mask = 64'hFFFFFFFBFFFFFFFF;
defparam \micro_arch|memAddress[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N1
dffeas \micro_arch|memAddress[0] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[0] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N3
cyclonev_lcell_comb \micro_arch|Add0~17 (
// Equation(s):
// \micro_arch|Add0~17_sumout  = SUM(( \micro_arch|memAddress [1] ) + ( GND ) + ( \micro_arch|Add0~14  ))
// \micro_arch|Add0~18  = CARRY(( \micro_arch|memAddress [1] ) + ( GND ) + ( \micro_arch|Add0~14  ))

	.dataa(!\micro_arch|memAddress [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~17_sumout ),
	.cout(\micro_arch|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~17 .extended_lut = "off";
defparam \micro_arch|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N5
dffeas \micro_arch|memAddress[1] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[1] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N6
cyclonev_lcell_comb \micro_arch|Add0~21 (
// Equation(s):
// \micro_arch|Add0~21_sumout  = SUM(( \micro_arch|memAddress [2] ) + ( GND ) + ( \micro_arch|Add0~18  ))
// \micro_arch|Add0~22  = CARRY(( \micro_arch|memAddress [2] ) + ( GND ) + ( \micro_arch|Add0~18  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~21_sumout ),
	.cout(\micro_arch|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~21 .extended_lut = "off";
defparam \micro_arch|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N8
dffeas \micro_arch|memAddress[2] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[2] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N9
cyclonev_lcell_comb \micro_arch|Add0~25 (
// Equation(s):
// \micro_arch|Add0~25_sumout  = SUM(( \micro_arch|memAddress [3] ) + ( GND ) + ( \micro_arch|Add0~22  ))
// \micro_arch|Add0~26  = CARRY(( \micro_arch|memAddress [3] ) + ( GND ) + ( \micro_arch|Add0~22  ))

	.dataa(!\micro_arch|memAddress [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~25_sumout ),
	.cout(\micro_arch|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~25 .extended_lut = "off";
defparam \micro_arch|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N10
dffeas \micro_arch|memAddress[3] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[3] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N12
cyclonev_lcell_comb \micro_arch|Add0~29 (
// Equation(s):
// \micro_arch|Add0~29_sumout  = SUM(( \micro_arch|memAddress [4] ) + ( GND ) + ( \micro_arch|Add0~26  ))
// \micro_arch|Add0~30  = CARRY(( \micro_arch|memAddress [4] ) + ( GND ) + ( \micro_arch|Add0~26  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~29_sumout ),
	.cout(\micro_arch|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~29 .extended_lut = "off";
defparam \micro_arch|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N14
dffeas \micro_arch|memAddress[4] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[4] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \micro_arch|Add0~33 (
// Equation(s):
// \micro_arch|Add0~33_sumout  = SUM(( \micro_arch|memAddress [5] ) + ( GND ) + ( \micro_arch|Add0~30  ))
// \micro_arch|Add0~34  = CARRY(( \micro_arch|memAddress [5] ) + ( GND ) + ( \micro_arch|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~33_sumout ),
	.cout(\micro_arch|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~33 .extended_lut = "off";
defparam \micro_arch|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N17
dffeas \micro_arch|memAddress[5] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[5] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \micro_arch|Add0~37 (
// Equation(s):
// \micro_arch|Add0~37_sumout  = SUM(( \micro_arch|memAddress[6]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~34  ))
// \micro_arch|Add0~38  = CARRY(( \micro_arch|memAddress[6]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~37_sumout ),
	.cout(\micro_arch|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~37 .extended_lut = "off";
defparam \micro_arch|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N19
dffeas \micro_arch|memAddress[6]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[6]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N21
cyclonev_lcell_comb \micro_arch|Add0~41 (
// Equation(s):
// \micro_arch|Add0~41_sumout  = SUM(( \micro_arch|memAddress [7] ) + ( GND ) + ( \micro_arch|Add0~38  ))
// \micro_arch|Add0~42  = CARRY(( \micro_arch|memAddress [7] ) + ( GND ) + ( \micro_arch|Add0~38  ))

	.dataa(!\micro_arch|memAddress [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~41_sumout ),
	.cout(\micro_arch|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~41 .extended_lut = "off";
defparam \micro_arch|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N23
dffeas \micro_arch|memAddress[7] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[7] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N24
cyclonev_lcell_comb \micro_arch|Add0~45 (
// Equation(s):
// \micro_arch|Add0~45_sumout  = SUM(( \micro_arch|memAddress [8] ) + ( GND ) + ( \micro_arch|Add0~42  ))
// \micro_arch|Add0~46  = CARRY(( \micro_arch|memAddress [8] ) + ( GND ) + ( \micro_arch|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~45_sumout ),
	.cout(\micro_arch|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~45 .extended_lut = "off";
defparam \micro_arch|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \micro_arch|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N25
dffeas \micro_arch|memAddress[8] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[8] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \micro_arch|Add0~49 (
// Equation(s):
// \micro_arch|Add0~49_sumout  = SUM(( \micro_arch|memAddress [9] ) + ( GND ) + ( \micro_arch|Add0~46  ))
// \micro_arch|Add0~50  = CARRY(( \micro_arch|memAddress [9] ) + ( GND ) + ( \micro_arch|Add0~46  ))

	.dataa(!\micro_arch|memAddress [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~49_sumout ),
	.cout(\micro_arch|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~49 .extended_lut = "off";
defparam \micro_arch|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N29
dffeas \micro_arch|memAddress[9] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[9] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N30
cyclonev_lcell_comb \micro_arch|Add0~53 (
// Equation(s):
// \micro_arch|Add0~53_sumout  = SUM(( \micro_arch|memAddress [10] ) + ( GND ) + ( \micro_arch|Add0~50  ))
// \micro_arch|Add0~54  = CARRY(( \micro_arch|memAddress [10] ) + ( GND ) + ( \micro_arch|Add0~50  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~53_sumout ),
	.cout(\micro_arch|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~53 .extended_lut = "off";
defparam \micro_arch|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N32
dffeas \micro_arch|memAddress[10] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[10] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N33
cyclonev_lcell_comb \micro_arch|Add0~57 (
// Equation(s):
// \micro_arch|Add0~57_sumout  = SUM(( \micro_arch|memAddress [11] ) + ( GND ) + ( \micro_arch|Add0~54  ))
// \micro_arch|Add0~58  = CARRY(( \micro_arch|memAddress [11] ) + ( GND ) + ( \micro_arch|Add0~54  ))

	.dataa(!\micro_arch|memAddress [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~57_sumout ),
	.cout(\micro_arch|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~57 .extended_lut = "off";
defparam \micro_arch|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N35
dffeas \micro_arch|memAddress[11] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[11] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \micro_arch|Add0~61 (
// Equation(s):
// \micro_arch|Add0~61_sumout  = SUM(( \micro_arch|memAddress [12] ) + ( GND ) + ( \micro_arch|Add0~58  ))
// \micro_arch|Add0~62  = CARRY(( \micro_arch|memAddress [12] ) + ( GND ) + ( \micro_arch|Add0~58  ))

	.dataa(!\micro_arch|memAddress [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~61_sumout ),
	.cout(\micro_arch|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~61 .extended_lut = "off";
defparam \micro_arch|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N38
dffeas \micro_arch|memAddress[12] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[12] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \micro_arch|Add0~9 (
// Equation(s):
// \micro_arch|Add0~9_sumout  = SUM(( \micro_arch|memAddress [13] ) + ( GND ) + ( \micro_arch|Add0~62  ))
// \micro_arch|Add0~10  = CARRY(( \micro_arch|memAddress [13] ) + ( GND ) + ( \micro_arch|Add0~62  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~9_sumout ),
	.cout(\micro_arch|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~9 .extended_lut = "off";
defparam \micro_arch|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N40
dffeas \micro_arch|memAddress[13] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[13] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N42
cyclonev_lcell_comb \micro_arch|Add0~1 (
// Equation(s):
// \micro_arch|Add0~1_sumout  = SUM(( \micro_arch|memAddress[14]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~10  ))
// \micro_arch|Add0~2  = CARRY(( \micro_arch|memAddress[14]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~10  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~1_sumout ),
	.cout(\micro_arch|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~1 .extended_lut = "off";
defparam \micro_arch|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N45
cyclonev_lcell_comb \micro_arch|Add0~5 (
// Equation(s):
// \micro_arch|Add0~5_sumout  = SUM(( \micro_arch|memAddress [15] ) + ( GND ) + ( \micro_arch|Add0~2  ))
// \micro_arch|Add0~6  = CARRY(( \micro_arch|memAddress [15] ) + ( GND ) + ( \micro_arch|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~5_sumout ),
	.cout(\micro_arch|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~5 .extended_lut = "off";
defparam \micro_arch|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N46
dffeas \micro_arch|memAddress[15] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[15] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N48
cyclonev_lcell_comb \micro_arch|Add0~109 (
// Equation(s):
// \micro_arch|Add0~109_sumout  = SUM(( \micro_arch|memAddress [16] ) + ( GND ) + ( \micro_arch|Add0~6  ))
// \micro_arch|Add0~110  = CARRY(( \micro_arch|memAddress [16] ) + ( GND ) + ( \micro_arch|Add0~6  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~109_sumout ),
	.cout(\micro_arch|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~109 .extended_lut = "off";
defparam \micro_arch|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N49
dffeas \micro_arch|memAddress[16] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[16] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N51
cyclonev_lcell_comb \micro_arch|Add0~65 (
// Equation(s):
// \micro_arch|Add0~65_sumout  = SUM(( \micro_arch|memAddress [17] ) + ( GND ) + ( \micro_arch|Add0~110  ))
// \micro_arch|Add0~66  = CARRY(( \micro_arch|memAddress [17] ) + ( GND ) + ( \micro_arch|Add0~110  ))

	.dataa(!\micro_arch|memAddress [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~65_sumout ),
	.cout(\micro_arch|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~65 .extended_lut = "off";
defparam \micro_arch|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N53
dffeas \micro_arch|memAddress[17] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [17]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[17] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N54
cyclonev_lcell_comb \micro_arch|Add0~105 (
// Equation(s):
// \micro_arch|Add0~105_sumout  = SUM(( \micro_arch|memAddress[18]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~66  ))
// \micro_arch|Add0~106  = CARRY(( \micro_arch|memAddress[18]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~66  ))

	.dataa(!\micro_arch|memAddress[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~105_sumout ),
	.cout(\micro_arch|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~105 .extended_lut = "off";
defparam \micro_arch|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N55
dffeas \micro_arch|memAddress[18]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[18]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N57
cyclonev_lcell_comb \micro_arch|Add0~101 (
// Equation(s):
// \micro_arch|Add0~101_sumout  = SUM(( \micro_arch|memAddress [19] ) + ( GND ) + ( \micro_arch|Add0~106  ))
// \micro_arch|Add0~102  = CARRY(( \micro_arch|memAddress [19] ) + ( GND ) + ( \micro_arch|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~101_sumout ),
	.cout(\micro_arch|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~101 .extended_lut = "off";
defparam \micro_arch|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N38
dffeas \micro_arch|memAddress[19] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\micro_arch|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(vcc),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [19]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[19] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N0
cyclonev_lcell_comb \micro_arch|Add0~97 (
// Equation(s):
// \micro_arch|Add0~97_sumout  = SUM(( \micro_arch|memAddress [20] ) + ( GND ) + ( \micro_arch|Add0~102  ))
// \micro_arch|Add0~98  = CARRY(( \micro_arch|memAddress [20] ) + ( GND ) + ( \micro_arch|Add0~102  ))

	.dataa(!\micro_arch|memAddress [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~97_sumout ),
	.cout(\micro_arch|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~97 .extended_lut = "off";
defparam \micro_arch|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N1
dffeas \micro_arch|memAddress[20] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [20]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[20] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N3
cyclonev_lcell_comb \micro_arch|Add0~93 (
// Equation(s):
// \micro_arch|Add0~93_sumout  = SUM(( \micro_arch|memAddress [21] ) + ( GND ) + ( \micro_arch|Add0~98  ))
// \micro_arch|Add0~94  = CARRY(( \micro_arch|memAddress [21] ) + ( GND ) + ( \micro_arch|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~93_sumout ),
	.cout(\micro_arch|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~93 .extended_lut = "off";
defparam \micro_arch|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N4
dffeas \micro_arch|memAddress[21] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [21]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[21] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N6
cyclonev_lcell_comb \micro_arch|Add0~89 (
// Equation(s):
// \micro_arch|Add0~89_sumout  = SUM(( \micro_arch|memAddress[22]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~94  ))
// \micro_arch|Add0~90  = CARRY(( \micro_arch|memAddress[22]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~94  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~89_sumout ),
	.cout(\micro_arch|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~89 .extended_lut = "off";
defparam \micro_arch|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N7
dffeas \micro_arch|memAddress[22]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[22]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N9
cyclonev_lcell_comb \micro_arch|Add0~113 (
// Equation(s):
// \micro_arch|Add0~113_sumout  = SUM(( \micro_arch|memAddress [23] ) + ( GND ) + ( \micro_arch|Add0~90  ))
// \micro_arch|Add0~114  = CARRY(( \micro_arch|memAddress [23] ) + ( GND ) + ( \micro_arch|Add0~90  ))

	.dataa(!\micro_arch|memAddress [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~113_sumout ),
	.cout(\micro_arch|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~113 .extended_lut = "off";
defparam \micro_arch|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N11
dffeas \micro_arch|memAddress[23] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [23]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[23] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N12
cyclonev_lcell_comb \micro_arch|Add0~85 (
// Equation(s):
// \micro_arch|Add0~85_sumout  = SUM(( \micro_arch|memAddress[24]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~114  ))
// \micro_arch|Add0~86  = CARRY(( \micro_arch|memAddress[24]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~114  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~85_sumout ),
	.cout(\micro_arch|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~85 .extended_lut = "off";
defparam \micro_arch|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N13
dffeas \micro_arch|memAddress[24]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[24]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N15
cyclonev_lcell_comb \micro_arch|Add0~81 (
// Equation(s):
// \micro_arch|Add0~81_sumout  = SUM(( \micro_arch|memAddress [25] ) + ( GND ) + ( \micro_arch|Add0~86  ))
// \micro_arch|Add0~82  = CARRY(( \micro_arch|memAddress [25] ) + ( GND ) + ( \micro_arch|Add0~86  ))

	.dataa(!\micro_arch|memAddress [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~81_sumout ),
	.cout(\micro_arch|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~81 .extended_lut = "off";
defparam \micro_arch|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N16
dffeas \micro_arch|memAddress[25] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [25]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[25] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N18
cyclonev_lcell_comb \micro_arch|Add0~77 (
// Equation(s):
// \micro_arch|Add0~77_sumout  = SUM(( \micro_arch|memAddress [26] ) + ( GND ) + ( \micro_arch|Add0~82  ))
// \micro_arch|Add0~78  = CARRY(( \micro_arch|memAddress [26] ) + ( GND ) + ( \micro_arch|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~77_sumout ),
	.cout(\micro_arch|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~77 .extended_lut = "off";
defparam \micro_arch|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N20
dffeas \micro_arch|memAddress[26] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [26]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[26] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N21
cyclonev_lcell_comb \micro_arch|Add0~73 (
// Equation(s):
// \micro_arch|Add0~73_sumout  = SUM(( \micro_arch|memAddress [27] ) + ( GND ) + ( \micro_arch|Add0~78  ))
// \micro_arch|Add0~74  = CARRY(( \micro_arch|memAddress [27] ) + ( GND ) + ( \micro_arch|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~73_sumout ),
	.cout(\micro_arch|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~73 .extended_lut = "off";
defparam \micro_arch|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \micro_arch|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N23
dffeas \micro_arch|memAddress[27] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [27]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[27] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N24
cyclonev_lcell_comb \micro_arch|Add0~69 (
// Equation(s):
// \micro_arch|Add0~69_sumout  = SUM(( \micro_arch|memAddress[28]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~74  ))
// \micro_arch|Add0~70  = CARRY(( \micro_arch|memAddress[28]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~69_sumout ),
	.cout(\micro_arch|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~69 .extended_lut = "off";
defparam \micro_arch|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N25
dffeas \micro_arch|memAddress[28]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[28]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N27
cyclonev_lcell_comb \micro_arch|Add0~125 (
// Equation(s):
// \micro_arch|Add0~125_sumout  = SUM(( \micro_arch|memAddress[29]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~70  ))
// \micro_arch|Add0~126  = CARRY(( \micro_arch|memAddress[29]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~125_sumout ),
	.cout(\micro_arch|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~125 .extended_lut = "off";
defparam \micro_arch|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N28
dffeas \micro_arch|memAddress[29]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[29]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N30
cyclonev_lcell_comb \micro_arch|Add0~121 (
// Equation(s):
// \micro_arch|Add0~121_sumout  = SUM(( \micro_arch|memAddress[30]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~126  ))
// \micro_arch|Add0~122  = CARRY(( \micro_arch|memAddress[30]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~121_sumout ),
	.cout(\micro_arch|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~121 .extended_lut = "off";
defparam \micro_arch|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N31
dffeas \micro_arch|memAddress[30]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[30]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N33
cyclonev_lcell_comb \micro_arch|Add0~117 (
// Equation(s):
// \micro_arch|Add0~117_sumout  = SUM(( \micro_arch|memAddress [31] ) + ( GND ) + ( \micro_arch|Add0~122  ))

	.dataa(!\micro_arch|memAddress [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~117 .extended_lut = "off";
defparam \micro_arch|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N35
dffeas \micro_arch|memAddress[31] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [31]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[31] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N32
dffeas \micro_arch|memAddress[30] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [30]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[30] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N29
dffeas \micro_arch|memAddress[29] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [29]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[29] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N54
cyclonev_lcell_comb \micro_arch|LessThan1~2 (
// Equation(s):
// \micro_arch|LessThan1~2_combout  = ( !\micro_arch|memAddress [23] & ( !\micro_arch|memAddress [16] & ( (!\micro_arch|memAddress [31] & (!\micro_arch|memAddress [30] & !\micro_arch|memAddress [29])) ) ) )

	.dataa(!\micro_arch|memAddress [31]),
	.datab(!\micro_arch|memAddress [30]),
	.datac(!\micro_arch|memAddress [29]),
	.datad(gnd),
	.datae(!\micro_arch|memAddress [23]),
	.dataf(!\micro_arch|memAddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~2 .extended_lut = "off";
defparam \micro_arch|LessThan1~2 .lut_mask = 64'h8080000000000000;
defparam \micro_arch|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N48
cyclonev_lcell_comb \micro_arch|LessThan1~3 (
// Equation(s):
// \micro_arch|LessThan1~3_combout  = ( \micro_arch|LessThan1~0_combout  & ( \micro_arch|memAddress [28] ) ) # ( !\micro_arch|LessThan1~0_combout  & ( \micro_arch|memAddress [28] ) ) # ( \micro_arch|LessThan1~0_combout  & ( !\micro_arch|memAddress [28] & ( 
// (!\micro_arch|LessThan1~2_combout ) # ((!\micro_arch|LessThan1~1_combout ) # (\micro_arch|memAddress[17]~DUPLICATE_q )) ) ) ) # ( !\micro_arch|LessThan1~0_combout  & ( !\micro_arch|memAddress [28] ) )

	.dataa(!\micro_arch|LessThan1~2_combout ),
	.datab(!\micro_arch|memAddress[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\micro_arch|LessThan1~1_combout ),
	.datae(!\micro_arch|LessThan1~0_combout ),
	.dataf(!\micro_arch|memAddress [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~3 .extended_lut = "off";
defparam \micro_arch|LessThan1~3 .lut_mask = 64'hFFFFFFBBFFFFFFFF;
defparam \micro_arch|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N44
dffeas \micro_arch|memAddress[14]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[14]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N43
dffeas \micro_arch|memAddress[14] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[14] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N24
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout  = ( !\micro_arch|memAddress [15] & ( (\micro_arch|memAddress [14] & !\micro_arch|memAddress [13]) ) )

	.dataa(!\micro_arch|memAddress [14]),
	.datab(!\micro_arch|memAddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N4
dffeas \micro_arch|memAddress[1]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[1]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N7
dffeas \micro_arch|memAddress[2]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[2]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N11
dffeas \micro_arch|memAddress[3]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[3]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N20
dffeas \micro_arch|memAddress[6] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[6] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "FFFFFFFFFFFFFFFFF600000023F461F3C4E1D00400047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB11000002279C0C966446C80044FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD84000003B95397392AE42C0019DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC80000103CFC6F486417300021FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA0000051593B111BF24A80013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000030FB37D3F670E6440013EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001D14E8A0A6F191200BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000A3C9AA8B8FEC80007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFF840000063BC44007B0C5005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA000226355B3234BE9280FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB10008F6CAA2EEB7822B12FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57A200A18A16ED5FA2920A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBAE00048BB4A7B557218A41BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDB40038D583A77984C1023DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80002567DEA093442007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEE000C65ADBAD8C4B004FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF80013787B33EBFB2801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0004B28E0AD6DCEC87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80034D9CEC73CC6B8C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C00125CCE88E54B7AE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF0029C2F78EF12E0444FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00340EF16D1CF121EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0002BE0EC1653FD34FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE0011B5C129A7242CBEFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE0200966FAF4BC1FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB09000049CC5699D7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4200170079B429A0BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD790002D1C56693C825FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD20000406CE9277F39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7080036807A6CAF093BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F2A0033147390D6A22EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF040018279EABF277FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X31_Y73_N47
dffeas \micro_arch|memAddress[15]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[15]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N38
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|memAddress[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N41
dffeas \micro_arch|memAddress[13]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[13]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N35
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|memAddress[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N23
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|memAddress [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N54
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout  = ( !\micro_arch|memAddress [15] & ( (!\micro_arch|memAddress [14] & \micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 .lut_mask = 64'h00F000F000000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFA000467734CE5FA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800EA1EDE347C10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82004EB3C646BC20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14001CE7A8021A18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4800B241009492CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24007A5194A24756FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FA136588EBE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000590D7B80C9E8FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFDF90006B71FB0096CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6B08001EA27F0085F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE21000D851100592DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF544001746E6002AB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA10005914C800FD00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000046479000344CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA480000007400740CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE100009F8740033D3FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFF6F0000058960001B52FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000B547000BE46FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD700002511A08402DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE0000483CA0481D18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000086001983AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001A6F1C0E79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000004969AA850DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E00000081236F9617FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFEE90100899D9F198E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF204002CCDD9FE424FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80002C266446C04BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE50885122266DB143FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF044051BB3322CA21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E0848859B9BB22B01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF041504CCCCD9D20BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE58002D466CCC5B983FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N51
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3] = ( !\micro_arch|memAddress [14] & ( (!\micro_arch|memAddress [15] & !\micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [15]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] .lut_mask = 64'hF000F00000000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF40023376224ECE13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF205233B333722401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0483D8919B323723FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000CD8D99913307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA88E764E44CDC88FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98372776646ECC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803099322266CCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC81D99913333248DFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFC024CD899991238EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE414664CDD99BF15FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE226666ECC4C995BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81B7672266E4667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04399B13332203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004898999B3325BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE84C66CDCD8D00F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD424666ECCCDDABFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFC07C42644A4B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0D7733221A93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01D59BBBFD75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8402DCDDEB2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7ADB05C4DDDC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE52426442057FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDB03133224C0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0789B33AA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF86818C1606FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA229EC803DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD90E7CE23BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE012A84F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBC8A2277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED5B831B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD7DFFBFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N9
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout  = ( !\micro_arch|memAddress [15] & ( (\micro_arch|memAddress [14] & \micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 .lut_mask = 64'h000F000F00000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "FFFFFFFFFFFFF07E0082000970220000007C732369680069CDFFFFFFFFFFFFFFFFFFFFFFFFFFFC5D002000DA6B220000007C733369680024FBFFFFFFFFFFFFFFFFFFFFFFFFFFF51400200020BBC80000007C733B6D960001AFFFFFFFFFFFFFFFFFFFFFFFFFFFEA5C00100046603AE000007C739924A900620FFFFFFFFFFFFFFFFFFFFFFFFFFFB602000000257D4FFF00007C7199B6C400030FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E009400423286FFF8007C71999B5E00059FFFFFFFFFFFFFFFFFFFFFFFFFFFEF0400600003B4DE9FFF007C79DCDB3C000B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000000A091000FF007C38CCDB3000053DFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "FFFFFFFFFFFFFF090200002152EC01BFE03E38824F9000843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3200000008598F0BEF83E3C0840E000167FFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1D0000002EBACFC03F83E1C616B0800235BFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8D0000004357ABF00FC0F1C5F3A220068FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1A0000050EEB71FE03F078E13AB410026EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A20000088A8247FC0F838719B9A20011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA480000207444EB3E07C1E3854A00003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B0000010188D4E4FC0F0E1C8D6400093FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "FFFFFFFFFFFFFFF8610000004752A4B390B870C910000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE1804000007652B6408203CEAC20001CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD101200003F9AD7477F1F44E62800108FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF28400000132528B3E68BA1C9BC000E2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA6014000004AA5B3BB10039094800026FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F5240000030D5A25F33031DC23400453DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB802800000F2B49E7DBF8F7694200822FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080000002E497D7A41C152D40000477FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "FFFFFFFFFFFFFFFFE01000008BB221E39C930CB6200008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF524400004B307C71C6F5E4B8400020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA83800001D85F63CE6C37F27102A2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80200000F19378E66294AA4800407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000006D2E7E7336C56D020808FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB844000021AD0631993408EF94408BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD04000016787BCCCDBA9BC04A219EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F020000008F8E6626726D38A4403FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N54
cyclonev_lcell_comb \gen_grid|red[0]~2 (
// Equation(s):
// \gen_grid|red[0]~2_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~2 .extended_lut = "off";
defparam \gen_grid|red[0]~2 .lut_mask = 64'h048C048C37BF37BF;
defparam \gen_grid|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N57
cyclonev_lcell_comb \gen_grid|red[1]~0 (
// Equation(s):
// \gen_grid|red[1]~0_combout  = ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~0 .extended_lut = "off";
defparam \gen_grid|red[1]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|red[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N12
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout  = (\micro_arch|memAddress [15] & (\micro_arch|memAddress [14] & \micro_arch|memAddress [13]))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [15]),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 .lut_mask = 64'h0003000300030003;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFBBC7A93FDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF29C57FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDE1083B73FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7184822F5FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFA85C9211D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF736A77756EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF901C622262BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD85B20A9C55EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "FFFFFFFFFFFFFFFFFF7FFFCE893003BA8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFECC65BC03BC9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBE0A959E075817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD5FB66C71F7E62FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF1BC762C3FCDB1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD1F13A931F0D70BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4B29055B9F054EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF569A176D8012DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "FFFFFFFFFFFFFFFFFFFE4696B056455A1EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD279462DA5CE9038145FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB9C6DB517391A023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B9DCC24A692133B586BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFA3CDD96A7B522012BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEABFB669DA7D779991BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB76789BC98AAF30D23EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85386654E8A23825EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "FFFFFFFFFFFFFFFFFF965B73AEEAA70F1A9FFFFFFFFFFDFFBFD6FFFFFFFFFFFFFFFFFFFFFFFFFFFFE83529310BCA2383777FFFFFFFFFBFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE35E30550CA33C1C87FFFFFFFFFFD77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB896C1E6D9AB0F8FF97FFFFFFFFEFDDDDDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE76EA847B9AB87E38CFFFFFFFFFDE69FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDB937C4C1A9E01DC1AFFFFFFFF7F4597B6FFFFFFFFFFFFFFFFFFFFFFFFFFFFF6C1FDAA0476C7FCF487FFFFFFFFC0D7ABDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF4845BC2E4603F3B02FFFFFFFFEC6DBC7FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N15
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout  = ( \micro_arch|memAddress [15] & ( (!\micro_arch|memAddress [14] & !\micro_arch|memAddress [13]) ) )

	.dataa(!\micro_arch|memAddress [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 .lut_mask = 64'h00000000AA00AA00;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "FFFFFFFFFFFF20380018006EA571C31F007134A93B96C1E0E20FFFFFFFFFFFFFFFFFFFFFFFFF45AC005E0070E0C73CE0FF864B565275F9F05017FFFFFFFFFFFFFFFFFFFFFFFF11EC000C00B41038C30F007994ACEA4D6330D80FFFFFFFFFFFFFFFFFFFFFFFFF47000014008D39C31C707FC6CB55158350BA574BFFFFFFFFFFFFFFFFFFFFFFFF1158001E000DAB1C71C78039B4AAA282B216821DFFFFFFFFFFFFFFFFFFFFFFFF81740014004C9771C7193FC6CA5556668550A40BFFFFFFFFFFFFFFFFFFFFFFFF11400074000E41831CE3C07325ABA271302C762FFFFFFFFFFFFFFFFFFFFFFFFF0310004400B84F9C719E3F8CDA9556B96C1A549BFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "FFFFFFFFFFFF86310012019948E1C739F0736956ADD2E4302897FFFFFFFFFFFFFFFFFFFFFFFF28C2004CC0D98DC31C63071DB5B9EA8A6A22042BFFFFFFFFFFFFFFFFFFFFFFFF09A100F8355D8E1E38CEFCE6529555CAD0707897FFFFFFFFFFFFFFFFFFFFFFFF133000120945E478E338C03B695615FC6204020DFFFFFFFFFFFFFFFFFFFFFFFF26E100411324C0E1C7719F89A5ABAAF2A85E1C3FFFFFFFFFFFFFFFFFFFFFFFFF02F0002409265F871CE338E4969555098204007BFFFFFFFFFFFFFFFFFFFFFFFF8140005824B65E3C38C6E032C39555572498292DFFFFFFFFFFFFFFFFFFFFFFFF8100002440B27078E39CCE9B4956AAA9202E363FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "FFFFFFFFFFFF81490060009F7BC1C7399CD9AD8AEAA130262A2FFFFFFFFFFFFFFFFFFFFFFFFF4B48002800107B03CF399849BD2B55112058181FFFFFFFFFFFFFFFFFFFFFFFFF907000020003703F1E33986CB4A5153160245055FFFFFFFFFFFFFFFFFFFFFFFF80320000002A587C1C63986C96A52BAAB404957FFFFFFFFFFFFFFFFFFFFFFFFFAA2800B800297EFC386398EC9694AA6120103C7DFFFFFFFFFFFFFFFFFFFFFFFFD3220040008377C078E39DCC92D6B55720B24477FFFFFFFFFFFFFFFFFFFFFFFF438800B800089903E0E386D8925AD577105C6CEBFFFFFFFFFFFFFFFFFFFFFFFFE08400E0000AC83F61E3A039924BD423801064FFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "FFFFFFFFFFFFC4000018006E4FFE03E18011B24B5AE1C50430FFFFFFFFFFFFFFFFFFFFFFFFFFE532001000E5877C0FE1F033B3692A31C0BA38FFFFFFFFFFFFFFFFFFFFFFFFFFA118000C0021CAE00FC0FFF3336DAB264A4040FFFFFFFFFFFFFFFFFFFFFFFFFFE9A80008002BD1001FC0FFC7332CA528041881FFFFFFFFFFFFFFFFFFFFFFFFFFF0EA000800ACD200FF803F063324A5A1221451FFFFFFFFFFFFFFFFFFFFFFFFFFF059002E003C9AFFFF801C0E33269457893267FFFFFFFFFFFFFFFFFFFFFFFFFFEA380004005716DFFF00011E3336D61D002A97FFFFFFFFFFFFFFFFFFFFFFFFFFD838000000049F7FF800009E33325A94009401FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N12
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout  = ( \micro_arch|memAddress[13]~DUPLICATE_q  & ( (\micro_arch|memAddress [15] & !\micro_arch|memAddress [14]) ) )

	.dataa(!\micro_arch|memAddress [15]),
	.datab(!\micro_arch|memAddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "FFFFFFFFFFFFBFE0002F6C02F3208BBBC00F9C630C64F1A6C7EDC7AECF7FFFFFFFFFFFFFFFFF4FC800D7B58403AAA60BF87F387A810FFDF53ED2C3EB8FFFFFFFFFFFFFFFFFFFB7F424BE520015BCA712FFF8734C51B6206BC0157C1390AFFFFFFFFFFFFFFFFFBDE08335DE0081D096F70007C61E46BBBFD83FCA87AA91F5FFFFFFFFFFFFFFFFD78025674829681D2677F01F9CD1570BF4C7C125A2684F7EFFFFFFFFFFFFFFFFFD201FE3C4026FDE2FC0FFF87311E96A6B9807EA8ACAA5B9FFFFFFFFFFFFFFFFEB02381AD08456840D8E07C0C66C224A522CFC26CB36FBBEFFFFFFFFFFFFFFFFFE0019AA00002F900CD500071CDC491FF8B801157FEEA46FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "FFFFFFFFFFFFFE001526204400A5B6387FFC3332BA091CBDFF96AB9E159BFFFFFFFFFFFFFFFFF402522242028452499C0FE0E6C90C1306057F9A97687E2DFFFFFFFFFFFFFFFFFC0C0B380131D16966C700038CDB1C00376001CB0657DDEBFFFFFFFFFFFFFFFFB702D3524002B4959330FF7C332418E070CBC0C90FA9FD0FFFFFFFFFFFFFFFFFF80023C40049284A4D9C1FF0C6DB4F101D42F8ED065451ADFFFFFFFFFFFFFFFF5801A26001CCF7B53647008319B6DD681D1C1E6617316C5EFFFFFFFFFFFFFFFFF000ED400485514A9331F03C732D25B40F418F1B40552F4FFFFFFFFFFFFFFFFFF1018000470EEABD6C9CFFF8C6D4417508A3F389E132FA9FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "FFFFFFFFFFFFF804940007AF554412E191D51D34AAA40154744B7F45AFAAFFFFFFFFFFFFFFFFB015F4081D1EAAADCA14C075B75A5592C19A564333537FDDFFFFFFFFFFFFFFFFE40B961248025545449103049890AAAA052F6AB31DFEFFEFFFFFFFFFFFFFFFFFE0023C44C91BAA2B55F8FF1CDA2D555CC0DDA7B9B5DDF7FBFFFFFFFFFFFFFFFF780A8001E81B554556DFFF3C381CAAFD4C8EE639629EFFF7FFFFFFFFFFFFFFFFE6B5C830241DEAAF9D930061B4B45579884F3B2F0DFFFF5EFFFFFFFFFFFFFFFFC006B445781A555691F11FC36D7CAA8C36498AAE003FFEFFFFFFFFFFFFFFFFFFC13BE822C898EAED7E17FF3D455D5550845E6169C71FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "FFFFFFFFFFFF8021E022B026A555C7C300F9BAD18A153F398816E4BFFFFFFFFFFFFFFFFFFFFF82190056F039D6A8387C07E734A895AD273BA309BAEBFFFFFFFFFFFFFFFFFFFF9026900562132BC5C707FF0CE945AB52D1982C0BDBF7FFFFFFFFFFFFFFFFFFFF808800230826D4F638F000F192ADB2B5650A2A1F569BFFFFFFFFFFFFFFFFFFFFC0520007C10B5E81861F1FE3256F996908D4020F2AEFFFFFFFFFFFFFFFFFFFFF94BD1006AC492D8C39E0C01CDAD5CD92D22D862FEFB7FFFFFFFFFFFFFFFFFFFF00E020549283D237C70F0FF3256BE1A5E29D5E13FE4FFFFFFFFFFFFFFFFFFFFF002A00954459C96F38F0FF0CEB95D26D4302E805FFBFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N24
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout  = ( \micro_arch|memAddress [15] & ( (\micro_arch|memAddress [14] & !\micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 .lut_mask = 64'h000000000F000F00;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "FFFFFFFFFFFFFFFFFFF7FD686A95FF003443FFEDFFBFBBC7019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB96FE3EF29AFFBCECDFFFFFD46B9C7D57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F20E58DC0670173023FFEEFF84CC78CD7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0559D91F3886C5905BD5FF393B387069B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8086EC97897F9C3900DBDF82150467588EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8A77E7DA6A10E53A8200BE81017B188AA5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8118FD3ED6EF09E04400088832E4C56E7B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFA4402069B430E0A8000200030647B3A6171FFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "FFFFFFFFFFFFFFFFFFC00307DC03B03C20240004000176C63F0A8BF7FFFFFFFFFFFFFFFFFFFFFFFFFFE40944DF80090770180001004F493300CB67BFFFFFFFFFFFFFFFFFFFFFFFFFFFD0114E8C0094A50E0E02080023B6CC7826E3FBFFFFFFFFFFFFFFFFFFFFFFFFFF8800E7D308E9C7EF58A020001B69B9C3F8A7FEFFFFFFFFFFFFFFFFFFFFFFFFFFE1862F05A2282A27F7BC40001E56EC380981DFFFFFFFFFFFFFFFFFFFFFFFFFFF4B88BD494009F71BFC6380001EAD9BC7FC96EFFFFFFFFFFFFFFFFFFFFFFFFFFFB35001564D0CCDC56FC4240048D26670C469BDFFFFFFFFFFFFFFFFFFFFFFFFFF600A00EF3F11DDB9BDFFD0001EB49B182E91FFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "FFFFFFFFFFFFFFFFDD600841CB46C82D6EFFBC840013532683F0E61FFFFFFFFFFFFFFFFFFFFFFFFFFC580081B898195FDEFF0602902AC91BB807B8BDFFFFFFFFFFFFFFFFFFFFFFFFD85400B75F6652DF2EFF912030189078C1F873AFFFFFFFFFFFFFFFFFFFFFFFFFFC8E4246118E8F9EEFFCBB020007055AA9079B5DFFFFFFFFFFFFFFFFFFFFFFFFE846CA2A8B7721937FFEC4288C083DFCBBF8FB9BFFFFFFFFFFFFFFFFFFFFFFFFE0090A22A85C231C5FF8F6060A2AB000DE07FB27FFFFFFFFFFFFFFFFFFFFFFFFA000B110D695FE7A081FD50408DFE9090AF86BBDFFFFFFFFFFFFFFFFFFFFFFFF00000460C4859DD935F0A40001E280C7730302A3FFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "FFFFFFFFFFFFFFF5041020B61E7B89E977C07C0E0015EBFF721C45E1AFFFFFFFFFFFFFFFFFFFFFFE0A88000BE2D3D8D710077B1400279E00453525FDDDFFFFFFFFFFFFFFFFFFFFFA2020504E78030F5AF33F4A160005190729595A22FEFFFFFFFFFFFFFFFFFFFFEC92058818A717ACC77FF0A71BFFB2CBFFCCA175567BFFFFFFFFFFFFFFFFFFFFF90008811AE91D6D520003E5040007D3F8E0E296257FFFFFFFFFFFFFFFFFFFFFF80102A010D7E18E6DE63F448C0003220087416ACE3FFFFFFFFFFFFFFFFFFFFFF0040B4227B5D7CB8FB3F87503FFA55AFF7F1274517DFFFFFFFFFFFFFFFFFFFFD0085D34002C102A7626C0F70D008F62F0A431F94097FFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N36
cyclonev_lcell_comb \gen_grid|red[0]~1 (
// Equation(s):
// \gen_grid|red[0]~1_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~1 .extended_lut = "off";
defparam \gen_grid|red[0]~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \gen_grid|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N0
cyclonev_lcell_comb \gen_grid|red[0]~3 (
// Equation(s):
// \gen_grid|red[0]~3_combout  = ( \gen_grid|red[0]~1_combout  & ( \vgaCont|blank_b~combout  ) ) # ( !\gen_grid|red[0]~1_combout  & ( \vgaCont|blank_b~combout  ) ) # ( \gen_grid|red[0]~1_combout  & ( !\vgaCont|blank_b~combout  & ( 
// ((!\gen_grid|red[1]~0_combout  & ((\gen_grid|red[0]~2_combout ))) # (\gen_grid|red[1]~0_combout  & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b 
// [2]) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( !\vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((!\gen_grid|red[1]~0_combout  & ((\gen_grid|red[0]~2_combout ))) # (\gen_grid|red[1]~0_combout  & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\gen_grid|red[0]~2_combout ),
	.datad(!\gen_grid|red[1]~0_combout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~3 .extended_lut = "off";
defparam \gen_grid|red[0]~3 .lut_mask = 64'h0C443F77FFFFFFFF;
defparam \gen_grid|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "FFFFFFFFFFFFF8380000000B3CDFFFFFFF807C3C718A00600FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7800030009267DFFFFFF807C3C71920001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFC3600010005975FFFFFFF807C3C71F400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C00000005923EFFFFFF807C1E38D800C3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0800000004CB0FFFFFFF807E1E38E000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E00000002C9E2FFFFFF807E1E1C4C00821FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07000000036DEC1FFFFF807E1F1C9000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D00000003648400FFFF803F0F1C3000003FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "FFFFFFFFFFFFFF81000000013627003FFFC03F478E20000E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF870000000193F4003EFFC03F8B8160000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380000001588B0003FFC01F838A40001A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000000ECC98000FFF01F87CCC0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E0000000A62CF0003FF80FE1FF800020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080000000B2662C000FFC07E0F1000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D00000001B33D8C007FE03F9F3000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020000000499CD53000FF01F7E4000053FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "FFFFFFFFFFFFFFF8480000004ECE633C40BF80F9CC0000D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000000072318A3A027C0E31A000107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C00000011B9CF3BA01FF1867000010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08000000089CE7A55103FC14C800030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE020000001C6638F02E2234718800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70100000016339E372003E1E73000035FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF810000000118C7C87BFF15AC6000093FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8100000009EC70A7EDE01A71A000007FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "FFFFFFFFFFFFFFFFC100000006771A03E0C3F0C7A00008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000D51EB81F8EE075F400024FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000069C27C0F8FE7A79000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000022C747F07833F696800033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000631C3F83C7097360000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000079CF83E1E381E7900018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000005E76C0F0E3CB1F200011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000002600F87C79C6FCC00013FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF80001A5788F4AAA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000325E95C61050FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003CB393DB0018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00006E6783000918FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001A7715001AC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000032961A803B64FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00006C36D58027FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007A20FA00A5F8FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF0000756C8D0096C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00002A28DF00C1E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000055F440063AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000002E8F6002BE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000011730A0079A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000002DFE20042F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007303800135AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000006678C0017D6FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000009D70000724FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000011120001674FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000010FC0001EC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000002202000530FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001C0E00430FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000132F560C75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000007929AA851DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000043796F401BFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE0000024B4B71A19BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000A5A4B5FF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000E92D2D6CC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000149692D9B403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000BC969696C801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000024B6B696AD01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00012DA5A5B4B203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00038F2DA5AC9203FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF0001692D6925A503FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000696969296D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000B4A4B49696D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800E5B5B4B4B6907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800AD2DAD25B5A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800692D2D2DA5A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC015B49696D25A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC004B4B49696920FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFC00DA4A4B4B4960FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00D2D25B4B4961FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00D2D25A525B41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0012D296D252D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0134B6B6969693FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01A5B5B4B69687FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80AD25B5B5BDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10D2DA5A5B4CFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFC0EF092D21248FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE009696969E19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00BCB696D0E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85E1B5B486A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02DADB4B587FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE16F6D2D0D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A96969001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86B4969703FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFC12CA5B507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001A5A43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80135203F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N57
cyclonev_lcell_comb \gen_grid|red[1]~5 (
// Equation(s):
// \gen_grid|red[1]~5_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~5 .extended_lut = "off";
defparam \gen_grid|red[1]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \gen_grid|red[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFE000000019D8183A5066E1800067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000018DE0B0ABC73AF0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF80000000705C382A136D800009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000011B1F0DF348DC300003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE000000089E3C65DB060D0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000017038EBEF5A87A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001338E45CCBA7200001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001DF3C8AB1558C0007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFC0000008438DCFFA4A98000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000009E5F233F43CC005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000306AAB3795FB48007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00009ABC3DCC754E3002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00008AF47E42152E8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008A5259793103C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800021EA4382A95BF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001C1B6D169CAD9F00FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF8001313A9A578216F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0004FAD4F2763D2687FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0004D294FA3C26EF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000A1694F2E4E52DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0009DAA5F5F0E54F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000014A588FC795DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0002FDAB0B1CE558DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000A16A349E6E94BFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE00005B45CAC74BF72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001C17324B0FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000688AC926AB4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000018598DB6ADE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008821D492A9B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008809E25EA513FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000017445435AB12FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000030173E56A8B5FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFEDFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD86F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC824AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE705C9239FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCA60807DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C1FBF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFD8F001F99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFE870FFC3DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE741C7C03C54FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA7381F85C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EE3F1F8F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE4511C000F3DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7B17670FFF1C75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF289CC7800A739FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7A99311C7FE399EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "FFFFFFFFFFFFFFFFFFEE46B26E360505CB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3946649CC15206077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71C649370E706071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBDCC926E718F0747FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE3CCB4D9CF31E0F8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2BF92DB37DCF0792FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF767A49252660F01CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF853AD2CA5B9E07F3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "FFFFFFFFFFFFFFFFFE9656969BA660FF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2D043D21591F80B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5E6F6F45A6F03FC77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D0764887498FF805DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC58ED32EB67801FDCFFFFFFFFFFEC37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF375C554981FFD2FFFFFFFFFFF9FFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBE96AAD23FFC0EC7FFFFFFFFFF68F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BE7697ADE000D8C3FFFFFFFFDC03CE7FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "FFFFFFFFFFFFFFE0005E7680EC39A7EFC00FE061FBDBC9A6C7F1363737FFFFFFFFFFFFFFFFFFFFC000CB79B00B6325E807803F3040096800001CBB723BFFFFFFFFFFFFFFFFFFFFE0008E647014D08F0DFFFF83A42E49B3943FE649820BFFFFFFFFFFFFFFFFFFFFC003B912800324743F0007F8340EFBF1FFFFF337333FFFFFFFFFFFFFFFFFFFFF8000C424000478A1F00FE01F1F824018C7C03999B1337FFFFFFFFFFFFFFFFFFF000E7218005E63178FFFFF83E380FFEC00000CCF1335BFFFFFFFFFFFFFFFFFFF001CDC8001F18E7C7E0000F870E02A595103C4EC3B63DFFFFFFFFFFFFFFFFFFE0002338003E3B1C3D0FFF81F1A68080FF7FFE664B3375FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "FFFFFFFFFFFFFE003DC9000DCC638E07FFFFC3C33C0BF7FFFFE7321326EFFFFFFFFFFFFFFFFFFC002672000A99CE387C0000F8F1CD0107657FE31B736E2FFFFFFFFFFFFFFFFFFC0017FC0034B318E1C0FFFC0F1C6580EBA001F3C9AE26EFFFFFFFFFFFFFFFFFFC00246000427A738F0FFF7FC3C714A023E000F1C9D24E6FFFFFFFFFFFFFFFFFF8017B200088C0C63C7C0000F8E3891823CD00F1A46767EFFFFFFFFFFFFFFFFFF801C4400273B58CF1C0FF7C1E38EE600EDFE0786603ADBFFFFFFFFFFFFFFFFFF001748006E737398F0FF03F83CE33240CEDF01C732FF6EFFFFFFFFFFFFFFFFFF001CD0003C226731C7C0000F8E799960B67FC0E79DE5FDFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "FFFFFFFFFFFFF0032700068ECCCCF1E2B1961E38CCCD85F87F8E33BBE8BFFFFFFFFFFFFFFFFFE00598000D05999C472C0079879C666242FD17A29DBFFFFFFFFFFFFFFFFFFFFFE0022000000933335CBFFC07C4E7333100B68503DC2FFFFFFFFFFFFFFFFFFFFFE002F8006403666736F8FFE0E3319992500FD3A1C62FFFFFFFFFFFFFFFFFFFFFE01E68000016CCDCE600003FBE18CC9A08F0F9E464FFFFFFFFFFFFFFFFFFFFFFC01B1000B414D998B27FFF81C716664E9C70300431BFFFFFFFFFFFFFFFFFFFFFC00EE001402933302FF11FFC719B3337683E0BE543EFFFFFFFFFFFFFFFFFFFFFC033200110032620FE08003F86619993703B8FFFE67FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "FFFFFFFFFFFF800E800130126CCBC03FFF01C31DCCD98C3FD78FEEFFFFFFFFFFFFFFFFFFFFFF8002C00480344D9207FC07F838CE26C9D71D07073BFFFFFFFFFFFFFFFFFFFFFF80288005806E99A43F00000F0E7652649393FF0BEFFFFFFFFFFFFFFFFFFFFFFF80738006404DB201F80FFF01E3316B26249A540E7DFFFFFFFFFFFFFFFFFFFFFF805F00098059321F81FF1FFC398CF5B26E531E0F87FFFFFFFFFFFFFFFFFFFFFF80EE000F801B647C07E0001F1CE67BDB41871E0FFFFFFFFFFFFFFFFFFFFFFFFF00B8001E00B749B03F00F003C6B33CC921EBF80FFFFFFFFFFFFFFFFFFFFFFFFF00CE001800B65B41F80FFFF0F3599D499373FC0FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "FFFFFFFFFFFF00B000030024930FC0FF007E38CE4D2492A1A40FFFFFFFFFFFFFFFFFFFFFFFFF01C8001D002D933F03E000078C6762668138AC0FFFFFFFFFFFFFFFFFFFFFFFFF0160000200A93FF83F00FF81E73133564048D80FFFFFFFFFFFFFFFFFFFFFFFFF01C8001400DF77C0FC0FFFF8F399D99A60C0000FFFFFFFFFFFFFFFFFFFFFFFFF00600020009B7703F03F803E38CCC4FB4078F60FFFFFFFFFFFFFFFFFFFFFFFFF8190007800DA480FC0F900070C66646B201C000FFFFFFFFFFFFFFFFFFFFFFFFF0070003000BAC87F03E03F83C633337DA228480FFFFFFFFFFFFFFFFFFFFFFFFF019000580094D87C0F81FFF0E3199B3DB8483C1FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "FFFFFFFFFFFF0040003001B4D7E03F07F07C7198C994383C421FFFFFFFFFFFFFFFFFFFFFFFFF0120004801B4A7C0FC1F001E39CECCCCB8247E1FFFFFFFFFFFFFFFFFFFFFFFFF03D000480134BE01F83E03079CE666E89028781FFFFFFFFFFFFFFFFFFFFFFFFF03200078012CA407E0F83FC38E6726629008381FFFFFFFFFFFFFFFFFFFFFFFFF00900048016DB01FC0F07FF1C6333360F0161A17FFFFFFFFFFFFFFFFFFFFFFFF03600048006D307F03E0F8F8E7199996C012023FFFFFFFFFFFFFFFFFFFFFFFFF83800030006D31FC07C1E03CF3199998400E163FFFFFFFFFFFFFFFFFFFFFFFFF8020002000693FF81F83C01C7198CCCC4004163FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "FFFFFFFFFFFF83900010004D3FC03F07831E31CCCCCE5018223FFFFFFFFFFFFFFFFFFFFFFFFF8270007000C92F003F07878E31CC6626400C3E3FFFFFFFFFFFFFFFFFFFFFFFFF81B0004000C92000FE0F878F38C626220006223FFFFFFFFFFFFFFFFFFFFFFFFF80C0001000F12803FC1F878F18C63330D018287FFFFFFFFFFFFFFFFFFFFFFFFFC3A0001800493103F81F870F18E73378481C3C7FFFFFFFFFFFFFFFFFFFFFFFFFC0D0000000F8283FF81F820F1CE739984004547FFFFFFFFFFFFFFFFFFFFFFFFFC03000280071A6FFE01F801F1C63199C40107CFFFFFFFFFFFFFFFFFFFFFFFFFFC2C00028004DA7FF601FA03E1C7318C4C00860FFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "FFFFFFFFFFFFE03000000065BFFE001F801E3C739CC4800448FFFFFFFFFFFFFFFFFFFFFFFFFFE1F80010006CA7FC001FF03C3C71CC21801030FFFFFFFFFFFFFFFFFFFFFFFFFFE068000C0024FEE0003FFFFC3C71CC16800000FFFFFFFFFFFFFFFFFFFFFFFFFFF018000000269100003FFFF83C30C6308018F1FFFFFFFFFFFFFFFFFFFFFFFFFFF040000C0030F200007FFFF83C38C635800081FFFFFFFFFFFFFFFFFFFFFFFFFFF068000C003A0800007FFFF03C38E71F000093FFFFFFFFFFFFFFFFFFFFFFFFFFF87000060013C40000FFFEE03C38E7990420F7FFFFFFFFFFFFFFFFFFFFFFFFFFF87C00060002408007FFFF603C3C6351003003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFC6CD454380FFF381FFFFFFFFF73F13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82B4B8567FFFA580FFFFFFFEA87C0BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03D8D8ADC30009803FFFFFF8C3C07E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01AD55414001E3002FFFFF23A707F079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803B463E27807DF0009FFF803B83E426EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F6AAF67FFE0A00000DA002F47077F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801EA8B2BBFF0140000000006E1C3F6A5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001F555739AE04E000000000ECB8FA002DFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "FFFFFFFFFFFFFFFFFFE001D559A5F2039E00000000070E3E00F46FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0018E7783A92D4C000000000D38F0FFFE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFC001A8C000C45DDA090000000E71C3F826AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0798B9C00E03E38001000000CE787C000BFF7FFFFFFFFFFFFFFFFFFFFFFFFFFE3F983660029F8F8000C00001DCE1C07F61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1778EF1D002F0F0000B00001B9C783FFF66FFFFFFFFFFFFFFFFFFFFFFFFFFFF9EAFFEDC700BC2600010C0000E31E1F0005AFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFF827C0386E0000000001A738707D01F7FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "FFFFFFFFFFFFFFFFFF1FF7FFF3830A1DC0000000001EC71E7FFF05BFFFFFFFFFFFFFFFFFFFFFFFFFBC07FFFE74E0E53B80004080001D48F87807C1BFFFFFFFFFFFFFFFFFFFFFFFFFF81FFF7D62384A6580000480000F0077C00075DFFFFFFFFFFFFFFFFFFFFFFFFFF80BBFF91E4F04C580000000000FFA1686F81CFFFFFFFFFFFFFFFFFFFFFFFFFFE00D7DFAE38BD78B80000901540EBFF91FFF06FFFFFFFFFFFFFFFFFFFFFFFFFFC002F7DAF4497D5D80000003FF068000DE07CBB7FFFFFFFFFFFFFFFFFFFFFFFFC001AF5C534E3ABF77E00903F70CFFF6E10071D7FFFFFFFFFFFFFFFFFFFFFFFF80015C4710F9C8737FFF510FFF6F80C7FBFC1CFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "FFFFFFFFFFFFFFFF0000002BF07C1CFB40007B0BFFFF9400001F867DFFFFFFFFFFFFFFFFFFFFFFFE00000027FD039FFBEFF81A0FFFF6FFFFFA85C635FFFFFFFFFFFFFFFFFFFFFFFE0000006579F41382F33FB11DFFFF20072FB46397FFFFFFFFFFFFFFFFFFFFFFFC0000002027BA5F0F0000BD0FFFB7140000A6799B7FFFFFFFFFFFFFFFFFFFFFF80000C03CC21FCA77FFFC2510000117FFFF0718CF7FFFFFFFFFFFFFFFFFFFFFF80000C0193041FFA9E63FF00BFFFFE00087F28C6D7FFFFFFFFFFFFFFFFFFFFFF00012F807C802185D00007E07FFA58500801CC666DFFFFFFFFFFFFFFFFFFFFFF00039D200D183CCF1FFFF17C00021FFFFFFC622736FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N42
cyclonev_lcell_comb \gen_grid|red[1]~4 (
// Equation(s):
// \gen_grid|red[1]~4_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout  & 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~4 .extended_lut = "off";
defparam \gen_grid|red[1]~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \gen_grid|red[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N12
cyclonev_lcell_comb \gen_grid|red[1]~6 (
// Equation(s):
// \gen_grid|red[1]~6_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \gen_grid|red[1]~4_combout  & ( (!\vgaCont|blank_b~combout  & (((\gen_grid|red[1]~5_combout ) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2])) # (\gen_grid|red[1]~0_combout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \gen_grid|red[1]~4_combout  & ( 
// (!\vgaCont|blank_b~combout  & (((!\gen_grid|red[1]~0_combout  & \gen_grid|red[1]~5_combout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\gen_grid|red[1]~4_combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (!\vgaCont|blank_b~combout  & ((\gen_grid|red[1]~5_combout ) # 
// (\gen_grid|red[1]~0_combout )))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\gen_grid|red[1]~4_combout  & ( (!\gen_grid|red[1]~0_combout  & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (!\vgaCont|blank_b~combout  & \gen_grid|red[1]~5_combout ))) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\gen_grid|red[1]~5_combout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\gen_grid|red[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~6 .extended_lut = "off";
defparam \gen_grid|red[1]~6 .lut_mask = 64'h008040C030B070F0;
defparam \gen_grid|red[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "FFFFFFFFFFFFFFE000707A003FC0D7EFC00FFF80FFFFD6593801F838B7FFFFFFFFFFFFFFFFFFFFC000DC3E4027DF9FE800003FC04009F7FFFFE0FC7C5BFFFFFFFFFFFFFFFFFFFFE0004F87C01DDA7F00000003F8000073FFFFF87E1C29FFFFFFFFFFFFFFFFFFFFC001C1E1001F0FF400FFF8003811043FFFFFFC383C26FFFFFFFFFFFFFFFFFFFF8004F870003C07A00FFFFFE01E01FFDDC7C03E1C3E3BFFFFFFFFFFFFFFFFFFFF00087C10003E1F007FFFFFFC03807FFE00000F0D1C3DFFFFFFFFFFFFFFFFFFFF00071F0000B07E03FE0000FF80C04A5B0000070EBC7FDFFFFFFFFFFFFFFFFFFE0033C3000160703FD000001FE060080F000007873C39FFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "FFFFFFFFFFFFFE0021F3000543E07E00000003FC3A0007C00007C3DC386FFFFFFFFFFFFFFFFFFC00387A000287C1F803FFFF00FE0800FF1A8003E3FC707FFFFFFFFFFFFFFFFFFC009C3800298F07E03FFFFFF01F86C07B9FFE03F1D838BFFFFFFFFFFFFFFFFFFC00878000000E0F80FFFF7FFC07E16023DFFF01F19C087FFFFFFFFFFFFFFFFFF800C3C00060383E03FC0000FF03F18003DFFF01F8F9C4FFFFFFFFFFFFFFFFFFF801F8000050547C0FC000001FC0F038008FFF80793D95EFFFFFFFFFFFFFFFFFF0027A000124F0F87F000FC003F03C160BE5FFE07C67F6EFFFFFFFFFFFFFFFFFF0000F800FC1E1F0FC03FFFF00F81E1307EBFFF07FFC3FDFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "FFFFFFFFFFFFF007C5000881C3C3F01E71E7E03F0F0483507FF03DFBE73FFFFFFFFFFFFFFFFFE001E0001F8B8783C0EBFF81381F8785806817FC1FB7FFFFFFFFFFFFFFFFFFFFE004380011070F0F433FFFF81707C3C1013C05BC1FFFFFFFFFFFFFFFFFFFFFFFE00D3800381F1E1F0FF8FFFF01C1E1E320DC046E05FFFFFFFFFFFFFFFFFFFFFFE01F9000CE1E3C3C1600003FC0A0F0E3C0FB041B876FFFFFFFFFFFFFFFFFFFFFC003F000400C387870000001F83878718C2FC894C62FFFFFFFFFFFFFFFFFFFFFC000C0007038F0F1400EE0007E143C389E37FBE19C6FFFFFFFFFFFFFFFFFFFFFC01C20030830E1E301FFFFC007841E1CB033FBF8F87FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "FFFFFFFFFFFF800F4003D031E3C43FFFFFFE03E00F1E233BEF1FE7DFFFFFFFFFFFFFFFFFFFFF8023C000C013C389FFFC07FFC0F0C70E2EB9FE07FDBFFFFFFFFFFFFFFFFFFFFF8050000620218793FF00000FF078638700B40E09FF7FFFFFFFFFFFFFFFFFFFFF807C800F80438E2FF8000001FC3E33C78B9E0E0EFEFFFFFFFFFFFFFFFFFFFFFF801D000980470E7F8000E0003E0F19C3A6470C0F93FFFFFFFFFFFFFFFFFFFFFF808F000880071C3C001FFFE01F078DE3846F3E0FFFFFFFFFFFFFFFFFFFFFFFFF0042000F000F383000FFFFFC07C3C6F1E7CFF00FFFFFFFFFFFFFFFFFFFFFFFFF00700010008E38C007FFFFFF03E1E271F100E40FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "FFFFFFFFFFFF003C001C001C70003FFF007FC0F07038E250A40FFFFFFFFFFFFFFFFFFFFFFFFF0108003F009C7200FFE00007F0787C78F0F9000FFFFFFFFFFFFFFFFFFFFFFFFF018400300058F207FF000001F83E3C187100A40FFFFFFFFFFFFFFFFFFFFFFFFF01F0002A003CF43FFC000000FC1E1E5C60B0FE0FFFFFFFFFFFFFFFFFFFFFFFFF0078001800F8E4FFF0007FC03F0F073C70F8740FFFFFFFFFFFFFFFFFFFFFFFFF801000440039C3FFC006FFF80F8787AC3004820FFFFFFFFFFFFFFFFFFFFFFFFF018000740079CFFF001FFFFC07C3C39E3854420FFFFFFFFFFFFFFFFFFFFFFFFF01E0003C0073CFFC007FFFFF03E1E3DE3874021FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "FFFFFFFFFFFF007000080173C7E000FFF07F81E0F1EF38007E1FFFFFFFFFFFFFFFFFFFFFFFFF0230004001738FC003FF001FC1F0F0F730047E1FFFFFFFFFFFFFFFFFFFFFFFFF0210007801F39E0007FE0007E0F878F3101C381FFFFFFFFFFFFFFFFFFFFFFFFF03D0004801E394001FF80003F078387F1032001FFFFFFFFFFFFFFFFFFFFFFFFF02F0000000E380003FF00001F83C3C7F3014241FFFFFFFFFFFFFFFFFFFFFFFFF0270003000E31000FFE00700F81E1E1B000C3E3FFFFFFFFFFFFFFFFFFFFFFFFF8200000800E31003FFC01FC0FC1E1E1D80003C3FFFFFFFFFFFFFFFFFFFFFFFFF81C0002000E71007FF803FE07E1F0F0F8014343FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "FFFFFFFFFFFF81E0007000C3103FFF007FE03E0F0F0D900C223FFFFFFFFFFFFFFFFFFFFFFFFF8060004000C700FFFF007FF03E0F87C58000203FFFFFFFFFFFFFFFFFFFFFFFFF8220004000470FFFFE007FF03F07C7C380043E3FFFFFFFFFFFFFFFFFFFFFFFFF8310001000E717FFFC007FF01F07C3C1101C3C7FFFFFFFFFFFFFFFFFFFFFFFFFC3D0002800471FFFF8007FF01F07C3818010387FFFFFFFFFFFFFFFFFFFFFFFFFC2F0000800670FFFF8007FF01F07C1E19010447FFFFFFFFFFFFFFFFFFFFFFFFFC030001800678FFFE0007FE01F83E1E1801C00FFFFFFFFFFFFFFFFFFFFFFFFFFC1100018000397FF60005FC01F83E0FB20041CFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "FFFFFFFFFFFFE0C0001000238FFE00007FE03F83E0FB200038FFFFFFFFFFFFFFFFFFFFFFFFFFE0C8001000239FFC00000FC03F81F03C001830FFFFFFFFFFFFFFFFFFFFFFFFFFE07000000003CEE0000000003F81F039400008FFFFFFFFFFFFFFFFFFFFFFFFFFF110000C00218900000000003FC0F83F400881FFFFFFFFFFFFFFFFFFFFFFFFFFF08800080033CA00000000003FC0F83E0018F1FFFFFFFFFFFFFFFFFFFFFFFFFFF008000000198400000000003FC0F8188020F3FFFFFFFFFFFFFFFFFFFFFFFFFFF80000020000CA00000000003FC0F81A0000F7FFFFFFFFFFFFFFFFFFFFFFFFFFF84000040001C600000000003FC07C17001003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFE3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE37D8F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFA36D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F59FFF8EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF723FFBFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE27F001FBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFBB7F00003EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFC03FC05DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE5F07FFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C7E1FF1FF04BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3B0FC000FC1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEF1F00001F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD783C07FF07C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7670F03FFFC1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "FFFFFFFFFFFFFFFFFFDCB971E1F6043F937FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AB9E383C039FE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF639C70F014FE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2338E1E0A7F00B9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDC338C3828F01FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED4071C70A3C0FF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB098638E39E1FF003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7AC631C4387E000DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "FFFFFFFFFFFFFFFFFB69AE718E61E000FCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDABCF308C7007FF45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB207EE3139E0FFFC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2F8AC623387FF8027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCBE6CE6671F80000CFFFFFFFFFFE3E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEF704CCC780002CDFFFFFFFFFFBFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBF78F99CE0003FAC7FFFFFFFFEF63FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FCDB19C1FFFFBC3FFFFFFFFFCFFAF7FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFCFB323307FFFF6C1FFFFFFFFF8FF179FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86727631FFFFA780FFFFFFFEF7FC00EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03744463C3000B803FFFFFF9FFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0384CCC7000019802FFFFF21DF000FBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801ADD8EE0000330009FFF803F801BFCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801AD98720001F300000DA006F40FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F9B0E9800FE70000000007E03FF6A5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001F332F0451FD60000000006C07FA002DFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "FFFFFFFFFFFFFFFFFFE001D327A00DFFBC000000000F01FE00006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001C20B8046FF2C000000000F07F0000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFC001E638003BFD59F40000000E0FC007D92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03DE6700097FF18001000000C1F803FFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2828CD80017F8B000000000083E03FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000619E0017F02000030000087C07FFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFA000361F800FC3700000800019F01FF00073FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003800F82400000400009F07F00001F7FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "FFFFFFFFFFFFFFFFFFE00001B3EC0601E00000400009C0FE000007BFFFFFFFFFFFFFFFFFFFFFFFFFFC10000080FB010480000080000B33F807F801FFFFFFFFFFFFFFFFFFFFFFFFFFF8080003D43EA619C0000080000F01303FFF80DFFFFFFFFFFFFFFFFFFFFFFFFFF80800004A8F703FC0000000000D80097FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFE008000EA953F47B00000100500CC003FFFFF86FFFFFFFFFFFFFFFFFFFFFFFFFC000003C550A78F980000101FF0E7FFF9E07F477FFFFFFFFFFFFFFFFFFFFFFFFC00201BF02A57DFF00000107FF04FFFFD0007E5FFFFFFFFFFFFFFFFFFFFFFFFF8000F806AA5483FF0000000FFFC700C7F8001F1BFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "FFFFFFFFFFFFFFFF00000001552A8BE33FFF8007FFF7000002E0079DFFFFFFFFFFFFFFFFFFFFFFFE00000070AAA943D2FFFFE51FFFFF000000BA07C7FFFFFFFFFFFFFFFFFFFFFFFE0000003BD35577A2F33FFF0FFFFF3FF8D03F83EEFFFFFFFFFFFFFFFFFFFFFFFC0000000EF2EAB7C60000BF0FFFB77FFFFF4F81E37FFFFFFFFFFFFFFFFFFFFFF800008023A8B54476000024000003D7FFFFFFE0F7FFFFFFFFFFFFFFFFFFFFFFF8000F4011F51487DA19C000080003B00087FCF0733FFFFFFFFFFFFFFFFFFFFFF0001B900776A9D39AFFFF8004005AD000001F7879DFFFFFFFFFFFFFFFFFFFFFF00021E0035FE1DE7FFFFFE841FFFFC8000007FC7D6FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N30
cyclonev_lcell_comb \gen_grid|red[2]~7 (
// Equation(s):
// \gen_grid|red[2]~7_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~7 .extended_lut = "off";
defparam \gen_grid|red[2]~7 .lut_mask = 64'h02A207A752F257F7;
defparam \gen_grid|red[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFFFFFFFFFFFFFE000000038001FC05F8701C00067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000018000BF43F83AF00008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003F1A03FF44465F80009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FBE00E7C701FD00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000179FC051E3883100017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C3F00079CC600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000010C0F8FF0CC6220001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000203684B467AC0007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFC00000081C5C2000D398000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000081A3840CE1310005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800002626653E760590007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00006664F5DC138BE002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000766DA230603C7001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000076CB337E22616003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000DC18D283327D0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00039045F111369200FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF8000CC9676C9CB27201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000B69B25676026507FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001B49B2563C1F4883FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000DCDB256E41C0A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006499353F01CC64FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007CD935BFC08CFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001649958FC1CDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00006CD96C7E1D8B5FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000056DCA63F38D8CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003C4B30E38B82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000009C65B8E19935FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000B7FA9C719BD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000A43C4C719B85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003A00FAE39936FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000010E1C739D2DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000083928B1A4C9FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF80004A080E943144FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00006A217AF85C30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000644C1B1D2828FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000026B85200AAB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003632C600B348FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000014F1BC80D4B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000058F1B980F408FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000096383802600FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF00002C230E00352CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000026269800D600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00002344F800A9A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000031F506001A14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000038F00C0067BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001E3FFE003114FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000B0FC0004ECAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000DE004001064FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000067D70001F88FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000022FE0003186FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000008040001EDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000002C000012C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000015FE0043CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007B0A80F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000024E540519FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000165B29041E3FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000006926D8E6093FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000076C92600801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001CDB64993001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003924DB6E4C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000E6DB24DB3601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C924DB24D201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000B6C936D92C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0002E9B6C936DC03FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "FFFFFFFFFFFFF80400000000F200000000007FC07E0500400FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000030008E180000000007FC07E1C000027FFFFFFFFFFFFFFFFFFFFFFFFFFFC080000000C7060000000007FC07E180041CFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000471C1000000007FE03F3600818FFFFFFFFFFFFFFFFFFFFFFFFFFFFE060000000438D0000000007FE03F1800020FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000387D000000007FE01FF400009FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000031C23E00000007FE01F2000041FFFFFFFFFFFFFFFFFFFFFFFFFFFFF03000000011C7BFF0000003FF01F4800063FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "FFFFFFFFFFFFFF82000000010E1DFFC000003FF80FD0000F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000008F8FFFC100003FF40380000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC040000001C796FFFC00001FFC0B8000127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20000000063C7FFFF00001FF80F400000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE100000000E1A3EFFFC0000FFE3C00003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06000000071E1F7FFF00007FF3E400031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000038F03DFFF80003FEFC800039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000000787C3DFFFF0001FDF8000053FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FFFFFFFFFFFFFFF8200000007E3E1F3FFF4000F5F2000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080000001F1F07E7FFD800F3E2000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC040000000F87C0FDFFE000478400008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000000783E05FA7FC361F0C00034FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003E1F80FFC7E407E0000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200000011F07E00DFFC01F83800005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8100000000F83FC3840017D060000D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000081C0FD7F6001F81C0000C7FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "FFFFFFFFFFFFFFFFC00000000E0F0503FF83FF07800008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04000000F0FEC01FF2FF81FC00020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02000000B83F800FF0D807E800019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000005C0F8007FC002B9000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005F07C003F8117E800004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007CFFC01FC09F8200004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000041E7FF00FC0FE0200009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E0FF807E0500800013FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF0001B249B2493603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00074DB24DB24903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0005936D924DB603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80036D926D924D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800C9B6C9B6D9307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800B249B64936C87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC006D924DB64939FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01926D924DB240FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFC016C936D926DB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE009B64926D9249FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01649B6C9B6D81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00DB64DB649B77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01A6DB24DB24C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C926D924DB27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81364926D9268FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC169B6C936D90FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFC0B66DB64DB68FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06DB24DB2CC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0926DB249973FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82CD26D934E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1B6C926D907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE149B649B70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0324DB26A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80D924DA83FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFC236C92007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0ED36C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8085B803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE004000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N6
cyclonev_lcell_comb \gen_grid|red[2]~8 (
// Equation(s):
// \gen_grid|red[2]~8_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~8 .extended_lut = "off";
defparam \gen_grid|red[2]~8 .lut_mask = 64'h03530353F353F353;
defparam \gen_grid|red[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N0
cyclonev_lcell_comb \gen_grid|red[2]~9 (
// Equation(s):
// \gen_grid|red[2]~9_combout  = ( \gen_grid|red[1]~0_combout  & ( \gen_grid|red[2]~8_combout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) 
// # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (\gen_grid|red[2]~7_combout ))) # (\vgaCont|blank_b~combout ) ) ) ) # ( !\gen_grid|red[1]~0_combout  & ( \gen_grid|red[2]~8_combout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]) # (\gen_grid|red[2]~7_combout )) # (\vgaCont|blank_b~combout ) ) ) ) # ( \gen_grid|red[1]~0_combout  & ( !\gen_grid|red[2]~8_combout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\gen_grid|red[2]~7_combout ))) # (\vgaCont|blank_b~combout ) ) ) ) # ( !\gen_grid|red[1]~0_combout  & ( !\gen_grid|red[2]~8_combout  & ( ((\gen_grid|red[2]~7_combout  & \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\vgaCont|blank_b~combout ) ) ) )

	.dataa(!\vgaCont|blank_b~combout ),
	.datab(!\gen_grid|red[2]~7_combout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\gen_grid|red[1]~0_combout ),
	.dataf(!\gen_grid|red[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~9 .extended_lut = "off";
defparam \gen_grid|red[2]~9 .lut_mask = 64'h575757F7F7F757F7;
defparam \gen_grid|red[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFC9E8E0F000000C01FFFFFFFF4BFF147FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D81F1F000005C00FFFFFFFF8FFC013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0293C3E03CFFFC403FFFFFF81FC0008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00A3C3C0FFFFFC002FFFFF223F000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80223C799FFFFE80009FFF806F8000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8006385F3FFFFFC00000DA00174000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8002787E97FFFD00000000004E000095AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0002F17F03FFFF30000000001C0005FFF7FFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "FFFFFFFFFFFFFFFFFFE0000F3F801FFFB000000000030001FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001E7C8C3FFF20000000000B000FFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003EFC001FFDE20300000000003FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0795FF80007FF6FFFE0000000007FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE27C4FA0000FF987FFF400000401FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF6E600027F0CFFFFF00000003FFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC0E00003C30FFFFFC000000FFFF00074FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF82003839FFFFFC000000FFF0000187FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "FFFFFFFFFFFFFFFFFE5FFFFEFC0002001FFFFF8000003FFE000004FFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFF0205063FFFFF80000083F80000023FFFFFFFFFFFFFFFFFFFFFFFFFF807FFFDE7C002027FFFFF80000081B00000001FFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFC6CF00C023FFFFF00000000100000009FFFFFFFFFFFFFFFFFFFFFFFFFE007FFF1CD9C4006FFFFFF00D81300020000000FFFFFFFFFFFFFFFFFFFFFFFFFC003FFD09993C406FFFFFE0202030000E1F8004FFFFFFFFFFFFFFFFFFFFFFFFFC001FF019B366402FFFFFF04000180001FFF8067FFFFFFFFFFFFFFFFFFFFFFFF8001783F3366D0087FFFFF000020FF3803FFE027FFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "FFFFFFFFFFFFFFFF0000003A664CF814FFFFFF000010BFFFFCFFF807FFFFFFFFFFFFFFFFFFFFFFFE0000005CCCCD9015FFFFFE000004FFFFFF3FF81BFFFFFFFFFFFFFFFFFFFFFFFE0000003E9D99BC25F33FFE100004BFFFFFDFFC01FFFFFFFFFFFFFFFFFFFFFFFC0000003FBB3310490000BE10004C5FFFFFF7FE01FFFFFFFFFFFFFFFFFFFFFFF800000037732645680000240FFFFEF7FFFFFBFF00FFFFFFFFFFFFFFFFFFFFFFF800046011D66657F60000000FFFFC700087FEFF80FFFFFFFFFFFFFFFFFFFFFFF000140003F0CDB7A000000003FFFF5000001F7F801FFFFFFFFFFFFFFFFFFFFFF0001E00023E3E628000000043FFFE08000007BF813FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05F901FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83000517FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30000032FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00040047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFE023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFE600FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8200FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFF1FFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000FFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4600FF00001FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81807FC000007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A00FF0000001FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "FFFFFFFFFFFFFFFFFFC3000FE009FB00D87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4001F803FF7FE06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE90003F00FF3FE00E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40007E01F9FF00063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007C07E7F000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000FC0F9FC0006B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001F81F7E000FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90001F03DF801FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "FFFFFFFFFFFFFFFFF90001F079E01FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90023F0E7C0FFFFF61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1525E0CF81FFFFC21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE955FC19F07FFF8009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1984C11E0FF800000FFFFFFFFFFE42BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8191C23C3F8000021FFFFFFFFFFA0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF440F02783E00000107FFFFFFFFF0DD05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82164707C00000503FFFFFFFFC0FF90FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "FFFFFFFFFFFF00C40001007C0FFFFFFF007FFF007EC0E3E0A00FFFFFFFFFFFFFFFFFFFFFFFFF01F4002100FC0FFFFFE00007FF807F00E0F8000FFFFFFFFFFFFFFFFFFFFFFFFF00F8003E00F80FFFFF000001FFC03FE07108800FFFFFFFFFFFFFFFFFFFFFFFFF01F8003E00FC0FFFFC000000FFE01FA06008000FFFFFFFFFFFFFFFFFFFFFFFFF0078003C00F81FFFF00000003FF007E070808A0FFFFFFFFFFFFFFFFFFFFFFFFF8010007C00F83FFFC00000000FF807D0307C7E0FFFFFFFFFFFFFFFFFFFFFFFFF0008004C00F837FF0000000007FC03F0307C7E0FFFFFFFFFFFFFFFFFFFFFFFFF0200004400F03FFC0000000003FE03E0387C7C1FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "FFFFFFFFFFFF0180004001F03FE000000F8001FF01F8383C7C1FFFFFFFFFFFFFFFFFFFFFFFFF03D0000001F06FC00000FFE001FF00F030383C1FFFFFFFFFFFFFFFFFFFFFFFFF01E0003001F06E000001FFF800FF80FC10203A1FFFFFFFFFFFFFFFFFFFFFFFFF01F0003001E074000007FFFC007FC07C1022021FFFFFFFFFFFFFFFFFFFFFFFFF02E0003801E06000000FFFFE003FC0783016021FFFFFFFFFFFFFFFFFFFFFFFFF0260000800E0E000001FFFFF001FE01C000E223FFFFFFFFFFFFFFFFFFFFFFFFF8210000800E0E000003FFFFF001FE01E000E203FFFFFFFFFFFFFFFFFFFFFFFFF8010002000E0E000007FFFFF801FF00E000A283FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "FFFFFFFFFFFF8010003000C0E00000FFFFFFC00FF00C00023C3FFFFFFFFFFFFFFFFFFFFFFFFF8190003000C0F00000FFFFFFC00FF80400023E3FFFFFFFFFFFFFFFFFFFFFFFFF81D0007000C0F00001FFFFFFC007F80000163E3FFFFFFFFFFFFFFFFFFFFFFFFF83F0002000E0E00003FFFFFFE007FC02100C3C7FFFFFFFFFFFFFFFFFFFFFFFFFC3F000200040F00007FFFFFFE007FC02100C387FFFFFFFFFFFFFFFFFFFFFFFFFC0E0002000E0F00007FFFFFFE007FE020008447FFFFFFFFFFFFFFFFFFFFFFFFFC2200018002060001FFFFFFFE003FE02201044FFFFFFFFFFFFFFFFFFFFFFFFFFC2100030000070009FFFFFFFE003FF00201440FFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "FFFFFFFFFFFFE000000800207001FFFFFFFFC003FF00001048FFFFFFFFFFFFFFFFFFFFFFFFFFE008000000207803FFFFFFFFC001FFC0401840FFFFFFFFFFFFFFFFFFFFFFFFFFE18000140000391FFFFFFFFFC001FFC2401830FFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000C00007EFFFFFFFFFFC000FFC00010F1FFFFFFFFFFFFFFFFFFFFFFFFFFF078000400103DFFFFFFFFFFC000FFC48020F1FFFFFFFFFFFFFFFFFFFFFFFFFFF078000C00387DFFFFFFFFFFC000FFE00030E3FFFFFFFFFFFFFFFFFFFFFFFFFFF878000000003FFFFFFFFFFFC000FFE48020E7FFFFFFFFFFFFFFFFFFFFFFFFFFF83C000200103EFFFFFFFFFFC0007FE0002003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "FFFFFFFFFFFFFFE0007F8200BFFE18303FF00000FFFFB8000001DFC05FFFFFFFFFFFFFFFFFFFFFC000DFC0202AFB43D7FFFFC000C00994000000EF802FFFFFFFFFFFFFFFFFFFFFE0000FF820141B80FFFFFFFC0400000C00000077E015FFFFFFFFFFFFFFFFFFFFC00001FC001F840BFFFFFFFFC00800600000003BC029FFFFFFFFFFFFFFFFFFFF80070078001C005FFFFFFFFFE1860022383FC01DC0307FFFFFFFFFFFFFFFFFFF00078000007E00FFFFFFFFFFFC810004FFFFF00FE0383FFFFFFFFFFFFFFFFFFF001FE06001F001FFFE0000FFFF2055B67FFFF80FC07D1FFFFFFFFFFFFFFFFFFE0003FC8003E00FFFD000001FFF9807FAFFFFF807403EBFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "FFFFFFFFFFFFFE0001FD000F401FFE00000003FFC807F17FFFF803E03F8FFFFFFFFFFFFFFFFFFC000078000E803FF800000000FFF502FDFFFFFC03807FDFFFFFFFFFFFFFFFFFFC002038000D80FFE0000000001FFB80FCFFFFFC01E03F4FFFFFFFFFFFFFFFFFFC007810004A01FF800000800007FFE020BFFFFE01E063CFFFFFFFFFFFFFFFFFF801FC20000A07FE0003FFFF0003FEB8007FFFFE0000CB4FFFFFFFFFFFFFFFFFF800FFC002A20BFC003FFFFFE000FFD8103FFFFF80CE5A9FFFFFFFFFFFFFFFFFF0007F8007E00FF800FFFFFFFC003FC20115FFFF81880B1FFFFFFFFFFFFFFFFFF0000F000FC41FF003FFFFFFFF001FE804B3FFFF8204E07FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "FFFFFFFFFFFFF000070008883FC00FFE0E07FFC00FF304A87FFFC22FEC7FFFFFFFFFFFFFFFFFE002020010887F803FE7FFFE3FE007F3C10017FFE047FFFFFFFFFFFFFFFFFFFFE007C4003F00FF00BF7FFFFFE7F803FF01C405FFE00FFFFFFFFFFFFFFFFFFFFFE00FC0003C00FE00FDF8FFFFFDFE01FC10A007EFFA4FFFFFFFFFFFFFFFFFFFFFE00FE8008A11FC03FE00003FFF3F00FD384407F7F80FFFFFFFFFFFFFFFFFFFFFC013E0000003F807D0000001FFDF807EF80407CEF80FFFFFFFFFFFFFFFFFFFFFC010E0008007F00F400000007FE7C03EBA000603309FFFFFFFFFFFFFFFFFFFFFC0000003F80FE01E0000000007F9E01F300C120020BFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "FFFFFFFFFFFF80104003F02FE03E0000000003FEF01F010830B00F3FFFFFFFFFFFFFFFFFFFFF801CC004C02FC0780003F80000FF780FF1A9C400423FFFFFFFFFFFFFFFFFFFFF807F0004001F807000FFFFF0007FBC078F2C010E007FFFFFFFFFFFFFFFFFFFFF807E0008407F81E007FFFFFE003FDC07E7C2080E02FFFFFFFFFFFFFFFFFFFFFF801E0006407F01E07FFFFFFFC00FEE03CE19100F83FFFFFFFFFFFFFFFFFFFFFF808F000F803F03C3FFFFFFFFE007F603C418240FFFFFFFFFFFFFFFFFFFFFFFFF0002001F80FF074FFFFFFFFFF803FB01E420080FFFFFFFFFFFFFFFFFFFFFFFFF0000000000FE073FFFFFFFFFFC01FD81F0F3300FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N6
cyclonev_lcell_comb \gen_grid|red[3]~10 (
// Equation(s):
// \gen_grid|red[3]~10_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout )) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~10 .extended_lut = "off";
defparam \gen_grid|red[3]~10 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \gen_grid|red[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFE000000038001FFFA006FE400027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000018000BFFC003D000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001F0003FEFD06A000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000F8000F80781C100003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FE0005E03F84000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFC003F81F6420000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FBF00FFF0F9220001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFDE8F44788C0007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFC000000FDF1C00007CB8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007D6F849181434005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000051E1E555F54478007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000081E3E1C210101002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000081E3A71B85B48001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001C6B73FC3D81003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003410C83C3820007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00102FDDF01E388000FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF8001038E0E3FF1C7901FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001871CE760E7007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00103871CE3C01F703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00083C71CEE403F207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003870CFF003998FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C70C7FC07F02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00021C78C7FC03E09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00019C38E3FE03901FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE00007E3C61FF07C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000023C70FE07881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000008BE387E07881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000C3983F07841FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000009C3CC3F07843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003980BE1F87007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000010007E0F87E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001A0F168FAF02FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF80007A3F2B4F7DE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000183FBD005040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80005E7F9C815008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00005CBF9C0090B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004C5B988009C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004C2560004BCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000006DA81006BD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000047352380EBE4FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF0000230ACF00F3F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000021351E00B80EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000020CB7F001BA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003037F90005FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000380FF2002250FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000E000200330EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000070004007FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007E000002FF8FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE000003FD700020B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFE0001006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFE0001EDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000005380001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000C0C00BC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000043FF40005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000438FFE011DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000179C3FFC1FBFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE0000031C71FFC1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000F8F1C7FF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000E3871FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003E38E38FF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000071C38E3FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000071C71C38FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000038F1C71E3E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00010E38F1C71F03FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF0007C38E3C71C783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000471C38E3C7103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00061C71E38E3883FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80038E1C71E38E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8008E38F1C71E387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800C38E3871C7087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0171E38E3871C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC011C71E38E3C78FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFC018F1C71E38E38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00E3871C71E381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0078E38F1C71E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE011C78E3871C77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01C71C38E3C713FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F1C71E38E3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF813871C71E38EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC18E38F1C71E4FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFC0C78E3871C78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F1C38E3CF11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0DC71C38E1B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F1C71E38C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC238F1C71EC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08E3871C68FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C38E3C721FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF831E38E2C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFC3C70E3D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F1C7143FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81A61E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE008800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "FFFFFFFFFFFFF878000200000FFFFFFFFFFF80007FF100212FFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000000001FFFFFFFFFFF80007FE2002107FFFFFFFFFFFFFFFFFFFFFFFFFFFC3E000100040F3FFFFFFFFF80007FE000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C000000040FFFFFFFFFFF80003FC200024FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000000007FFFFFFFFFF80003FC40081CFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E0000000007EFFFFFFFFF80001FC000871FFFFFFFFFFFFFFFFFFFFFFFFFFFFF070000000103E7FFFFFFFF80001FC800031FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0000000103F7FFFFFFFFC0001F00000F3FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "FFFFFFFFFFFFFF830000000001FBFFFFFFFFC0000E0000073FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8700000000807CFFFFFFFFC0000210000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380000000C07E7FFFFFFFE000082000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000000E03FFFFFFFFFE00000200000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E0000000605FFFFFFFFFF00020000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C0000000F01FE7FFFFFFF80060C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D0000000380FFFFFFFFFFC0080800041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200000003803FCFFFFFFFE03000000B3FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "FFFFFFFFFFFFFFF8480000003E01FF5FFFFFFF0A010000C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000003F00FFE7FFFFFF0C02000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC080000001F803FF9FFFFFFF80400008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF080000003F801FFFCFFFD3E00800014FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE020000000FE007FFFF03FF800800023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000000FF001FFFFFFFE002800005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FF8003FFFFFE80060000B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8100000007FC004807FFE001C0000A7FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "FFFFFFFFFFFFFFFFC100000009FF02FC00FC0007A00014FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000008FFE3FE0030001F80003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFF0008007F800039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000043FDFFF800202BF000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000040FBFFFC00117FF0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFE0009FFF00014FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFF000FFFC00009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000002010FFFF8007FF400033FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N24
cyclonev_lcell_comb \gen_grid|red[3]~11 (
// Equation(s):
// \gen_grid|red[3]~11_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~11 .extended_lut = "off";
defparam \gen_grid|red[3]~11 .lut_mask = 64'h048C048C37BF37BF;
defparam \gen_grid|red[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N30
cyclonev_lcell_comb \gen_grid|red[3]~12 (
// Equation(s):
// \gen_grid|red[3]~12_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[3]~11_combout  & ( (\gen_grid|red[3]~10_combout  & !\vgaCont|blank_b~combout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[3]~11_combout  & ( (!\vgaCont|blank_b~combout  & ((!\gen_grid|red[1]~0_combout ) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) 
// ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( !\gen_grid|red[3]~11_combout  & ( (\gen_grid|red[3]~10_combout  & !\vgaCont|blank_b~combout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b 
// [2] & ( !\gen_grid|red[3]~11_combout  & ( (\gen_grid|red[1]~0_combout  & (!\vgaCont|blank_b~combout  & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout )) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\gen_grid|red[3]~10_combout ),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\gen_grid|red[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~12 .extended_lut = "off";
defparam \gen_grid|red[3]~12 .lut_mask = 64'h00503030A0F03030;
defparam \gen_grid|red[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "FFFFFFFFFFFFFFFFFF800000007C01FFFFFF8FF800047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007E00BFFFFFCFF80008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000020C003FCFCF97F80009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000104000F7F85E7E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001040007FFC0FBF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004000BFFE01BE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000104002FFFF00FC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000168DF180500007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFF0000008005C00008040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000824F802F41000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000181FE60C08440000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FF8800FF12000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000801FA51C03481007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001003E074003E0400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80010069FF7C03FB501FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00100C820FE03F4B01FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFF8001007E01FFFDF9103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001007F03E760B9A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001007F03E3C019D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003F03EE400470FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000807F03FF000208FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003F03FFC0001AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000203F83FFC00013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000083F81FFE00700FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000051FC1FFF00300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FC0FFE00700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000CDE07FE00780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000080787FF00783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000880C3FF007C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000090079FF80F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000031003DFF85F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000181E267FB803FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "FFFFFFFFFFFFF8040002000801FFFFFFFFFFFFFF800900410FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000030008007FFFFFFFFFFFFF8000006027FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000400FFFFFFFFFFFFFF801000424FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFC00000824FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0200000000001FFFFFFFFFFFFFC02400820FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000002001FFFFFFFFFFFFFE04400049FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003001FFFFFFFFFFFFFE00800041FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC100000001000FFFFFFFFFFFFFE08000003FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FFFFFFFFFFFFFF80000000000007FFFFFFFFFFFFF10000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000018003FFFFFFFFFFFFFE10000A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC040000001C001FFFFFFFFFFFFF020001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000E0003FFFFFFFFFFFF8600008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10000000060003FFFFFFFFFFFD0000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82000000070001FFFFFFFFFFF80000019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000380007FFFFFFFFFF80800071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10000000380002FFFFFFFFFC01000037FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "FFFFFFFFFFFFFFF8200000007E0000BFFFFFFFF40300007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC080000003F00000FFFFFFFD0020001C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC040000003F800004FFFFFE800400009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE040000003F8000005FFFE4000800014FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000FE00000030380000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020000000FF00000000000002000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF810000001FF800000000000070000B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFC003FF8000001C000087FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "FFFFFFFFFFFFFFFFE00000000FFF01FFFF000007C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000007FFE7FFFFC0001F800023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02000000FFFEFFFFFF0007F00001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020000007FFFFFFFFFC02BF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFFFFFFE17FE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FF7FFFFFFF1FFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FE7FFFFFFF3FFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FF0FFFFFFF9FF800023FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF0003FC0FC07E0707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007E03F03F8187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80081F81FC0FC087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00C0FE07E03F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00703F01F81FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FC0FC07E07F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE017E03F03F81F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC011F81FC0FC071FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFE000FE07E03F038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0103F81F81FC09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0180FC0FE07E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81E07F03F81F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F81FC0FC07E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE07E03F03EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF813F81F81FC0CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10FC0FE07E00FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFD087F03F81F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FC0FC0FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8607E03F01C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8301F81FC0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C0FE07E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0F03F81F93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FC0FC0787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E03F030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFC1F80FC60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BE07F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0382C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00F802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF80003A3F97C04300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000787FA1FFB470FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007E7FC120C020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003E3FC0008900FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003E63C0000B98FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003E4640804BD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C9CA180EBE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007E79C3006BE0FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF00005F334F007BE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FA69E00781CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FCDFF00F3A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FE9FE007BE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000017FFFE001BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFC004EFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFF800402AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000041FF0002002FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00000202800020D2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000010020001004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000008060000EDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000006D80000FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003F0007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000C3FF80BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001C0FFF06E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FE03FF8001FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE0000001F81FFE093FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000080FE07FF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001F03F81FF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FC0FC0FFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000047E03F03FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001F81FC0FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C0FE07E03F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001F03F01F81F03FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N27
cyclonev_lcell_comb \gen_grid|red[4]~14 (
// Equation(s):
// \gen_grid|red[4]~14_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~14 .extended_lut = "off";
defparam \gen_grid|red[4]~14 .lut_mask = 64'h038B038B47CF47CF;
defparam \gen_grid|red[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000617FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF840000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF82000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000E00023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100003FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE820000FFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080003FFFFF809FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE060000FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "FFFFFFFFFFFFFFFFFFC100001FFFFF00E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400007FFFF001E87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFF001FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200001FFF800FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400003FFE00FFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FF803FFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FF01FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFC07FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "FFFFFFFFFFFFFFFFF800000FF81FFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800400FE03FFFFFF59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0CEC1FC07FFFFFC19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0CC33F80FFFFF8011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3848BF01FFF800011FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007DFE03FF8000030FFFFFFFFFFE002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FE07FE0000020FFFFFFFFFF83E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803BC0FFC0000074FFFFFFFFFE200207FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "FFFFFFFFFFFFFFE0004003000FFEF00FFFFFFFC1FFFF90000001E00087FFFFFFFFFFFFFFFFFFFFF000A000403EBC3BBFFFFFFFE0400914000000F00047FFFFFFFFFFFFFFFFFFFFC000F0004019E5FFFFFFFFFFF0200048000000780023FFFFFFFFFFFFFFFFFFFFC001FE01000087FFFFFFFFFFFC08002A0000003C0030FFFFFFFFFFFFFFFFFFFF8007FF840023FFFFFFFFFFFFFF0200040000001E003CFFFFFFFFFFFFFFFFFFFF000FFFF00001FFFFFFFFFFFFFF8000110000000E003E3FFFFFFFFFFFFFFFFFFF000FFF80008FFFFFFE0000FFFFE000100000000F007E1FFFFFFFFFFFFFFFFFFE0013FF80011FFFFFD000001FFFE0100000000007803F3FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "FFFFFFFFFFFFFF0001FE00053FFFFE00000003FFFA040040000003803F0FFFFFFFFFFFFFFFFFFF00407C00027FFFF800000000FFF8000000000003C07F9FFFFFFFFFFFFFFFFFFC00003000207FFFE0000000001FFCC08420000001C03FCFFFFFFFFFFFFFFFFFFE0000000079FFFF800000000007FE605C00000001C02BCFFFFFFFFFFFFFFFFFF800000000F3FFFE000000000003FF003C10000000819DCFFFFFFFFFFFFFFFFFF801000000D3FFFC000000000000FFA01F400000010C070FFFFFFFFFFFFFFFFFF003808003C7FFF80000000000003FE8062200000010073FFFFFFFFFFFFFFFFFF001F10007C7FFF00000000000001FE603AC00000221201FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "FFFFFFFFFFFFE007F8000807FFC00001FFF800000FFF038780000203F07FFFFFFFFFFFFFFFFFE003FE001107FF80001FFFFFC00007F78317E8000247FFFFFFFFFFFFFFFFFFFFF00FF800210FFF0000FFFFFFF80003FB01C3F980021FFFFFFFFFFFFFFFFFFFFFE00FF000421FFE0003F8FFFFFE0001FD0013FC00004FFFFFFFFFFFFFFFFFFFFFC00FF000340FFC000E00003FFFC000FF0053F808044FFFFFFFFFFFFFFFFFFFFFE003E000FC1FF80030000001FFE0007E0817F0DD084FFFFFFFFFFFFFFFFFFFFFE010C000F83FF000C00000007FF8003E4407FB18A09FFFFFFFFFFFFFFFFFFFFFC0202000E01FE0010000000007FE001F4E0BE007E09FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "FFFFFFFFFFFF80004003F03FE0020000000003FF001F3F03C0B1F91FFFFFFFFFFFFFFFFFFFFFC0008004C01FC0000000000000FF800FDE888104BE7FFFFFFFFFFFFFFFFFFFFF80408000003F800000000000007FC0078F84080E10FFFFFFFFFFFFFFFFFFFFFF80400008003F800000000000003FE007C7E20A0E02FFFFFFFFFFFFFFFFFFFFFFC0210008407F002000000000000FF003CE41000FC7FFFFFFFFFFFFFFFFFFFFFF80700008003F0040000000000007F803C021E00FFFFFFFFFFFFFFFFFFFFFFFFF80FC0000007F0080000000000003FC01C6200C0FFFFFFFFFFFFFFFFFFFFFFFFF00FC001F007E0000000000000001FE01E2132C0FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFE1B81FF000000345FFFFFFFFC000E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80300FF000000640FFFFFFFF9003FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06F03FE000000C007FFFFFFD203FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02603FC0000006002FFFFFC040FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00603F8800000C8009FFF00207FFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800207DF600000D0001CF90000BFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800207FE880001800000000051FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00020F7F000001A00000000083FFFFFFC1FFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "FFFFFFFFFFFFFFFFFFE00000DF800000220000000008FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FD001000B4000000000AFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00021F0009002C1FC00000011FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00161E0000800400010000003FFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FC63E0000007800008000003FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF1FC000180E900003000007FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFE7C000003F000000800007FFFFF00078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07C0047D200000400007FFFF000018FFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "FFFFFFFFFFFFFFFFFE5FFFFF10080DFC000000400007FFFE0000067FFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFF40000EFB40000080000783F80000027FFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFC780105FA4000008000137E300000001FFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFA8F0087FC0000000000037FE00000003FFFFFFFFFFFFFFFFFFFFFFFFFF807FFF7F1E00BFA0000010020017FFC0000008FFFFFFFFFFFFFFFFFFFFFFFFFF003FFFD1E1C4BFE00000101FC0B7FFF00000047FFFFFFFFFFFFFFFFFFFFFFFFE001FE7FE3C783F480000103FF8BFFFFE0000047FFFFFFFFFFFFFFFFFFFFFFFFC000E0383C78CFF400000007FFC9FFFFFC000003FFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "FFFFFFFFFFFFFFFF8000007B878F0BE80000000FFFE8FFFFFF000013FFFFFFFFFFFFFFFFFFFFFFFF8000005CF0F1E7FC0000010FFFF9BFFFFFC00011FFFFFFFFFFFFFFFFFFFFFFFE0000007C1E1E0FD90CC0010FFFFCBFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFE0000001F43C3EF78FFFF410FFFFC7FFFFFF80004FFFFFFFFFFFFFFFFFFFFFFFA0002801B3C383D83FFFFDA0FFFFE57FFFFFC00047FFFFFFFFFFFFFFFFFFFFFFC0004400FC787E801FFFFFF07FFFC300087FF00003FFFFFFFFFFFFFFFFFFFFFF00000100178F1C003FFFFFF87FFFE0000001F80013FFFFFFFFFFFFFFFFFFFFFF0002004033E01B107FFFFFF83FFFF08000007C0018FFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "FFFFFFFFFFFF0078000F00FC01000000FF8000007F00F011581FFFFFFFFFFFFFFFFFFFFFFFFF00F8003C00FC0000001FFFF800007F80F101FC0FFFFFFFFFFFFFFFFFFFFFFFFF00F8003E0078020000FFFFFE00003F8061F87E1FFFFFFFFFFFFFFFFFFFFFFFFF01F8003C007C000003FFFFFF00001FC07070FE0FFFFFFFFFFFFFFFFFFFFFFFFF00780018007804000FFFFFFFC00007C07070FC0FFFFFFFFFFFFFFFFFFFFFFFFF8110007C00F800003FFFFFFFF00007E0307C7C0FFFFFFFFFFFFFFFFFFFFFFFFF0000007C00F80800FFFFFFFFF80003E030383C1FFFFFFFFFFFFFFFFFFFFFFFFF0208007C00F00803FFFFFFFFFC0003F030787C1FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "FFFFFFFFFFFF0000007000F0001FFFFFFFFFFE0001F030183C1FFFFFFFFFFFFFFFFFFFFFFFFF0200007800F0103FFFFFFFFFFE0000F8301C7C1FFFFFFFFFFFFFFFFFFFFFFFFF0000004800F011FFFFFFFFFFFF0000F8101C781FFFFFFFFFFFFFFFFFFFFFFFFF0000004000E01BFFFFFFFFFFFF800078103E003FFFFFFFFFFFFFFFFFFFFFFFFF0100004800E00FFFFFFFFFFFFFC0007C300A001FFFFFFFFFFFFFFFFFFFFFFFFF8180004800E00FFFFFFFFFFFFFE0001C1002221FFFFFFFFFFFFFFFFFFFFFFFFF81E0004000E00FFFFFFFFFFFFFE0001C1012027FFFFFFFFFFFFFFFFFFFFFFFFFC3E0006000E00FFFFFFFFFFFFFE0000C1012023FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "FFFFFFFFFFFF83E0003000400FFFFFFFFFFFFFF0000E1012007FFFFFFFFFFFFFFFFFFFFFFFFF83E0007000400FFFFFFFFFFFFFF000060012023FFFFFFFFFFFFFFFFFFFFFFFFF83E0003000400FFFFFFFFFFFFFF800020014207FFFFFFFFFFFFFFFFFFFFFFFFFC1E0001000E00FFFFFFFFFFFFFF80002101C007FFFFFFFFFFFFFFFFFFFFFFFFFE1E0003000C01FFFFFFFFFFFFFF80002001C047FFFFFFFFFFFFFFFFFFFFFFFFFE0F0001800601FFFFFFFFFFFFFF8000200183C7FFFFFFFFFFFFFFFFFFFFFFFFFE030002800201FFFFFFFFFFFFFFC00020008787FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFC0002000C3DFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "FFFFFFFFFFFFE1000010006007FFFFFFFFFFFFFC0002000C70FFFFFFFFFFFFFFFFFFFFFFFFFFE108001000200FFFFFFFFFFFFFFE0002001078FFFFFFFFFFFFFFFFFFFFFFFFFFF0080010002007FFFFFFFFFFFFFE0000001879FFFFFFFFFFFFFFFFFFFFFFFFFFF908000C002003FFFFFFFFFFFFFF000000187BFFFFFFFFFFFFFFFFFFFFFFFFFFF0880000001007FFFFFFFFFFFFFF0004002061FFFFFFFFFFFFFFFFFFFFFFFFFFF0080000001803FFFFFFFFFFFFFF0004802061FFFFFFFFFFFFFFFFFFFFFFFFFFF8000006000003FFFFFFFFFFFFFF0000800077FFFFFFFFFFFFFFFFFFFFFFFFFFF8400006000001FFFFFFFFFFFFFF8000003127FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N48
cyclonev_lcell_comb \gen_grid|red[4]~13 (
// Equation(s):
// \gen_grid|red[4]~13_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout  ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout  ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~13 .extended_lut = "off";
defparam \gen_grid|red[4]~13 .lut_mask = 64'h00FF0F0F33335555;
defparam \gen_grid|red[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N18
cyclonev_lcell_comb \gen_grid|red[4]~15 (
// Equation(s):
// \gen_grid|red[4]~15_combout  = ( \gen_grid|red[4]~14_combout  & ( \gen_grid|red[4]~13_combout  & ( (!\gen_grid|red[1]~0_combout ) # (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ) # (\vgaCont|blank_b~combout )) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2])) ) ) ) # ( !\gen_grid|red[4]~14_combout  & ( \gen_grid|red[4]~13_combout  & ( (((\gen_grid|red[1]~0_combout  & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout )) # (\vgaCont|blank_b~combout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( \gen_grid|red[4]~14_combout  & ( 
// !\gen_grid|red[4]~13_combout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((!\gen_grid|red[1]~0_combout ) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout )))) # (\vgaCont|blank_b~combout 
// ) ) ) ) # ( !\gen_grid|red[4]~14_combout  & ( !\gen_grid|red[4]~13_combout  & ( ((\gen_grid|red[1]~0_combout  & (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # (\vgaCont|blank_b~combout ) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\gen_grid|red[4]~14_combout ),
	.dataf(!\gen_grid|red[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~15 .extended_lut = "off";
defparam \gen_grid|red[4]~15 .lut_mask = 64'h0F4F8FCF3F7FBFFF;
defparam \gen_grid|red[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FFFFFFFFFFFFFFFFFF00000003FDFE0000000FFC0006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FDFF4000000FF80005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFC00FC007F0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFF07FFC07F00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001FFFFF9FFFF83E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFF3FFFFC3E0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFCFFFFFE3E0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFE689F3FF180007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFF000000FFF9C2FFFBF98002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007D8F8F9E7FF98003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000017FFE5D3FEFFD8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFF73FFFCEF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFEE000F36001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFCE08003DFA003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FF8F400003F4F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FCC4000003FAC00FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFC001FFFE000001FCD01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFF00189F3E307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFF001C3FEF687FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFF0011BFFF1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFF0000FFFF89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFF00003FFDD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF80003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF00002FFC0000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000BFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000031E0001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FF38000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001742C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000680F8007FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000E005C0079FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000240016004FFCFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "FFFFFFFFFFFFFFE0003FFC00F001801FFFFFFFC0000017FFFFFE00008FFFFFFFFFFFFFFFFFFFFFE0007FFF800E08BC7FFFFFFFE03FF683FFFFFF000043FFFFFFFFFFFFFFFFFFFFE001FFFF801BFEFFFFFFFFFFF81FFF8BFFFFFF800021FFFFFFFFFFFFFFFFFFFF8003FFFE001F87FFFFFFFFFFFA07FFE1FFFFFFC00030FFFFFFFFFFFFFFFFFFFFC003FFF8001FFFFFFFFFFFFFFE01FFC5FFFFFFE00038FFFFFFFFFFFFFFFFFFFF8007FFE0003FFFFFFFFFFFFFFF40FFF0FFFFFFF0003C3FFFFFFFFFFFFFFFFFFF800FFFC0007FFFFFFE0000FFFFC03FF2FFFFFFF0007E3FFFFFFFFFFFFFFFFFFF0013FF0002FFFFFFD000001FFFE00FF87FFFFFF8003F1FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "FFFFFFFFFFFFFF0021FE00037FFFFE00000003FFF403F13FFFFFFC003F9FFFFFFFFFFFFFFFFFFE00007C0017FFFFF800000000FFFC01FC3FFFFFFC007F9FFFFFFFFFFFFFFFFFFC000038003DFFFFE0000000001FFE807C9FFFFFFE003F9FFFFFFFFFFFFFFFFFFC0080100039FFFF800000000007FF203E1FFFFFFE00139FFFFFFFFFFFFFFFFFFC00002000E1FFFE000000000003FFF01C4FFFFFFF01BE1FFFFFFFFFFFFFFFFFFC01004000E1FFFC000000000000FFD40F0FFFFFFE082F0FFFFFFFFFFFFFFFFFF000008001E7FFF80000000000003FDE0E2FFFFFFE10001FFFFFFFFFFFFFFFFFF80001000387FFF00000000000001FEE0787FFFFFC21803FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "FFFFFFFFFFFFF00000000807FFC00000000000000FFF0307FFFFFC07F77FFFFFFFFFFFFFFFFFF00000001107FF8000000000000007FFC117FFFFFC4FFFFFFFFFFFFFFFFFFFFFE00004000107FF0000000000000003FD20D7FE7FFC4FFFFFFFFFFFFFFFFFFFFFE0080000420FFE0000070000000001FD00C7F81FFC1FFFFFFFFFFFFFFFFFFFFFE0000000040FFC0001FFFFC0000000FD0007F807F80FFFFFFFFFFFFFFFFFFFFFE01C1000040FF8000FFFFFFE0000007E8C03F8C3F00FFFFFFFFFFFFFFFFFFFFFE00F0000001FF0003FFFFFFF8000003F4443F20FC08FFFFFFFFFFFFFFFFFFFFFC01FC000001FE000FFFFFFFFF800001F404BF001C01FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "FFFFFFFFFFFF801FC002003FE001FFFFFFFFFC00001FA009E481F01FFFFFFFFFFFFFFFFFFFFF803F0003003FC007FFFFFFFFFF00000FD0200008387FFFFFFFFFFFFFFFFFFFFFC03F8003C07F800FFFFFFFFFFF8000078004090E00FFFFFFFFFFFFFFFFFFFFFF807F0007C03F801FFFFFFFFFFFC00007C846020F81FFFFFFFFFFFFFFFFFFFFFF807F000FC07F001FFFFFFFFFFFF00003C1C3100FEFFFFFFFFFFFFFFFFFFFFFFF807E0007807F003FFFFFFFFFFFF80003C3C8C40FFFFFFFFFFFFFFFFFFFFFFFFF00FC000F007F007FFFFFFFFFFFFC0001E1E40C0FFFFFFFFFFFFFFFFFFFFFFFFF007E000E00FE00FFFFFFFFFFFFFE0001F3F3340FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF8B8000FFFFFFA01FFFFFFFF87FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4B0000FFFFFFE40FFFFFFFF0FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0270001FFFFFF6003FFFFFFD1FFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0060003FFFFFF4801FFFFF223FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC02600007FFFFFC800FFFF0027FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC026000F3FFFFE900018F8000FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8006003E87FFFF80000000004FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006017F03FFFD20000000009FFFFFFFE3FFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "FFFFFFFFFFFFFFFFFFE000403FA01FFFF20000000001FFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000403F060FFFA40000000009FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000607C018FFF620100000003FFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00120E00047FF47FF80000013FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF21E0002FFECFFFFC000003FFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF7B400017FE8FFFFE000003FFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7800017FD9FFFFF000003FFFFF00079FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF80000BFD1FFFFFC00003FFFF00001C7FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "FFFFFFFFFFFFFFFFFFBFFFFF0FF00BFD3FFFFFC00003FFFE0000047FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFE3FFC07FE3FFFFF80000383F80000027FFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFEFFFE07FE3FFFFF80001300300000013FFFFFFFFFFFFFFFFFFFFFFFFFF807FFFD0FFF03FA7FFFFF00001300000000001FFFFFFFFFFFFFFFFFFFFFFFFFE007FFF801FF87F87FFFFF00000300000000008FFFFFFFFFFFFFFFFFFFFFFFFFE007FFE1E01F83FC7FFFFE00000900000000000FFFFFFFFFFFFFFFFFFFFFFFFFE003FF83FC07C3FC7FFFFF00000180000000004FFFFFFFFFFFFFFFFFFFFFFFFFC00000043F80E3F4FFFFFF000009800000000023FFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "FFFFFFFFFFFFFFFF8000000407F027FCFFFFFF000001800000000003FFFFFFFFFFFFFFFFFFFFFFFF0000002100FE2BF8FFFFFF000004800000000013FFFFFFFFFFFFFFFFFFFFFFFE00000003E01FEBD8FFFFFE000004800000000008FFFFFFFFFFFFFFFFFFFFFFFC00000021FC03C7F1FFFFFF000000C00000000000FFFFFFFFFFFFFFFFFFFFFFFC0001001CBFC005F1FFFFFF000000480000000004FFFFFFFFFFFFFFFFFFFFFFF80003800807F88FE3FFFFFF0000026FFF780000023FFFFFFFFFFFFFFFFFFFFFF0000FE0028EFF1FC7FFFFFF0000010FFFFFE000001FFFFFFFFFFFFFFFFFFFFFF8001FF802A17A300FFFFFFF80000127FFFFF800011FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "FFFFFFFFFFFF00FC001E007C00FFFFFFFFFFFFFF8000E1E1001FFFFFFFFFFFFFFFFFFFFFFFFF00F8003E007C01FFFFFFFFFFFFFF8000F0F0000FFFFFFFFFFFFFFFFFFFFFFFFF01FC003C007801FFFFFFFFFFFFFFC00060F0000FFFFFFFFFFFFFFFFFFFFFFFFF01F8003C007C03FFFFFFFFFFFFFFE00070F8800FFFFFFFFFFFFFFFFFFFFFFFFF0170003C00F803FFFFFFFFFFFFFFF8007078020FFFFFFFFFFFFFFFFFFFFFFFFF8110003800F807FFFFFFFFFFFFFFF800303C020FFFFFFFFFFFFFFFFFFFFFFFFF0008007800F807FFFFFFFFFFFFFFFC00383C020FFFFFFFFFFFFFFFFFFFFFFFFF0000003800F007FFFFFFFFFFFFFFFC00387C401FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "FFFFFFFFFFFF0200007801F00FFFFFFFFFFFFFFFFE003838403FFFFFFFFFFFFFFFFFFFFFFFFF0210007801F00FFFFFFFFFFFFFFFFF00383C001FFFFFFFFFFFFFFFFFFFFFFFFF8010007801F00FFFFFFFFFFFFFFFFF00103C041FFFFFFFFFFFFFFFFFFFFFFFFF0000007801E00FFFFFFFFFFFFFFFFF80103E3C1FFFFFFFFFFFFFFFFFFFFFFFFF0200007800E01FFFFFFFFFFFFFFFFF80301E3C1FFFFFFFFFFFFFFFFFFFFFFFFF8200007800E01FFFFFFFFFFFFFFFFFE0000E1E3FFFFFFFFFFFFFFFFFFFFFFFFF8200007000E01FFFFFFFFFFFFFFFFFE0001E1E3FFFFFFFFFFFFFFFFFFFFFFFFFC200005000E01FFFFFFFFFFFFFFFFFF0001E1E3FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "FFFFFFFFFFFF8200000000401FFFFFFFFFFFFFFFFFF0101E1E7FFFFFFFFFFFFFFFFFFFFFFFFF8200004000401FFFFFFFFFFFFFFFFFF8101E1C7FFFFFFFFFFFFFFFFFFFFFFFFFC200000000C01FFFFFFFFFFFFFFFFFFC101A1C3FFFFFFFFFFFFFFFFFFFFFFFFF8200000000601FFFFFFFFFFFFFFFFFFC00103C7FFFFFFFFFFFFFFFFFFFFFFFFFC000000800C00FFFFFFFFFFFFFFFFFFC0010387FFFFFFFFFFFFFFFFFFFFFFFFFC110002800600FFFFFFFFFFFFFFFFFFC10143C7FFFFFFFFFFFFFFFFFFFFFFFFFC3D0002800600FFFFFFFFFFFFFFFFFFC20003C7FFFFFFFFFFFFFFFFFFFFFFFFFC1E0000800000FFFFFFFFFFFFFFFFFFC201078FFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "FFFFFFFFFFFFF0F0000000200FFFFFFFFFFFFFFFFFFC201479FFFFFFFFFFFFFFFFFFFFFFFFFFF1F00008006007FFFFFFFFFFFFFFFFFC401031FFFFFFFFFFFFFFFFFFFFFFFFFFF0F80000002007FFFFFFFFFFFFFFFFFC400079FFFFFFFFFFFFFFFFFFFFFFFFFFF0F00004002007FFFFFFFFFFFFFFFFFC401071FFFFFFFFFFFFFFFFFFFFFFFFFFF8780004001003FFFFFFFFFFFFFFFFF88008F3FFFFFFFFFFFFFFFFFFFFFFFFFFF0F00000001803FFFFFFFFFFFFFFFFF8003063FFFFFFFFFFFFFFFFFFFFFFFFFFFCFC0004000001FFFFFFFFFFFFFFFFF80030E3FFFFFFFFFFFFFFFFFFFFFFFFFFF8380000000001FFFFFFFFFFFFFFFFF8000027FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFF6037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "FFFFFFFFFFFFFFFFFFC0FFFFFFFFFF00FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFF0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFF0000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFF80000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFE00000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFF800000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFF000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFC000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "FFFFFFFFFFFFFFFFF8FFFFFFF8000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFE0000000091FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC17FFC00000003D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C3DFF80000007FD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07DFFF000007FFFD1FFFFFFFFFFF7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000A7E00007FFFFF3FFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0023E0001FFFFFF0FFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE413C0003FFFFFA43FFFFFFFFE1FFC1FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N48
cyclonev_lcell_comb \gen_grid|red[5]~16 (
// Equation(s):
// \gen_grid|red[5]~16_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout )) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~16 .extended_lut = "off";
defparam \gen_grid|red[5]~16 .lut_mask = 64'h05AF05AF22227777;
defparam \gen_grid|red[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "FFFFFFFFFFFFFC3C0000000800FFFFFFFFFFFFFFFFF1000107FFFFFFFFFFFFFFFFFFFFFFFFFFFC3C0001000800FFFFFFFFFFFFFFFFF2002107FFFFFFFFFFFFFFFFFFFFFFFFFFFE3E0000000C007FFFFFFFFFFFFFFFE2004047FFFFFFFFFFFFFFFFFFFFFFFFFFFF3E00000000003FFFFFFFFFFFFFFFE000025FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C00000000003FFFFFFFFFFFFFFFC400020FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F00000002001FFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0700000003000FFFFFFFFFFFFFFF880000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E000000030007FFFFFFFFFFFFFF0800017FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "FFFFFFFFFFFFFFC3000000010003FFFFFFFFFFFFFE0000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7000000008001FFFFFFFFFFFFFC00000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE380000000C000FFFFFFFFFFFFFC200012FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1C000000060007FFFFFFFFFFFF0400001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0C000000060001FFFFFFFFFFFE0400025FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000000070000FFFFFFFFFFFC0800009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000000380003FFFFFFFFFF00800049FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF860000000380001FFFFFFFFFE00000003FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FFFFFFFFFFFFFFFC100000003E00007FFFFFFFF802000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000001F00001FFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC180000001F800003FFFFFF000000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE040000001F8000003FFFF8000C00028FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000001FE0000000FC00000800013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FF00000000000003000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC20000001FF80000000000007000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF808000000FFC000000000001C0000C7FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "FFFFFFFFFFFFFFFFE00000000FFF000000000007C0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080000007FFE0000000001F800011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020000007FFE0000000007F000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020000003FFC000000002BF800077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FF8000000017FF0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FF000000001FFE0000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FE800000003FFC0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FEF00000001FF800017FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF800006003BC07D14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000044003FFFF030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800002001E213010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000042401F00F018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000042FC1F80F808FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004087BF80B818FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004060DE80181CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007E3C00980CFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF0000410370008808FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000019210003E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000012810083B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000340100061AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001000020041FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000100000004110FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000080004004048FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000C0004002040FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00000600000020D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000030020003004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000008040000EDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003C00007F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FF00007F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFC0001F1FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE0000021FFE0001F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001003FFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00002000FFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000038003FFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007E001FFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF0007FFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFC001FFE003FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF0003FFF0007FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFC003FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFE000FFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFF8003FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFE001FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01000FFF8007F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC008003FFC001F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01E001FFF00079FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFE01F0007FFC0031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FC001FFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF000FFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8003FFE013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFE000FFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFF8003FFC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC13FFE001FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10FFF0007FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFE087FFC001FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF081FFF000FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8407FFC001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFE000C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200FFF8009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800FFF827FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFD1000FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86007F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81E0240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE807005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA587FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N27
cyclonev_lcell_comb \gen_grid|red[5]~17 (
// Equation(s):
// \gen_grid|red[5]~17_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~17 .extended_lut = "off";
defparam \gen_grid|red[5]~17 .lut_mask = 64'h0F550F5533553355;
defparam \gen_grid|red[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N42
cyclonev_lcell_comb \gen_grid|red[5]~18 (
// Equation(s):
// \gen_grid|red[5]~18_combout  = ( \gen_grid|red[5]~17_combout  & ( !\vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((!\gen_grid|red[1]~0_combout ) # 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (((\gen_grid|red[5]~16_combout )))) ) ) ) # ( !\gen_grid|red[5]~17_combout  & ( 
// !\vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (\gen_grid|red[1]~0_combout  & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (((\gen_grid|red[5]~16_combout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\gen_grid|red[1]~0_combout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(!\gen_grid|red[5]~16_combout ),
	.datae(!\gen_grid|red[5]~17_combout ),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~18 .extended_lut = "off";
defparam \gen_grid|red[5]~18 .lut_mask = 64'h02578ADF00000000;
defparam \gen_grid|red[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF847FFFFFFFFFC43FFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC44FFFFFFFFFF800FFFFFFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020FFFFFFFFFF800FFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF021FFFFFFFFFF8803FFFFFB000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFF00003FFFA0200000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFEF1FFFFF10000BE200400000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFBE8FFFFE10000000004000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FE7F07FFFE20000000000000000003FFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "FFFFFFFFFFFFFFFFFFF0003FDFA03FFFC00000000008000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FBE021FFFC40000000008000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001F78008FFF85FE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0011EF0004FFF8000200000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0011DC00027FF0000080000100000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000C3800017FF0000020000100000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00018000007FE00000080001000000FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFE0000004000100000FFFFE0FFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "FFFFFFFFFFFFFFFFFE000000000007FE0000000000100001FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FC0000008000107C07FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000003FC000000000000FFCFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF0000000F00003FC000000000000FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFF0000001FE0003FC000001000000FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFE003F8000001000008FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFF803F80000000000087FFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFC00000003FFF03F80000000000007FFFFFFFFFC7FFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "FFFFFFFFFFFFFFFF0000000007FFC3F00000000000007FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFF0000004000FFC7E00000000000047FFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFF00000040001FC7E00000010000007FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFC000000000003CF800000010000003FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFC00000000000042000000000000023FFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFC00000006280090000000008000001FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFF800000002050120000000000000013FFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF00000000180FC40000000004000001FFFFFFFFFFE1FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "FFFFFFFFFFFFFFE000000000E800E0000000002000008FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFE0000000003CC5C0000000001000000FFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFE00000000017FF000000000008000047FFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFC0000000002078000000000000000027FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFC0000000000000000000000001000023FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFF80000000004000000000000000000013FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFF800000000080000001FFFF0000200001FFFFFFFFFF803FFFFFFFFFFFFFFFFFFF000C0000008000002FFFFFE000000009FFFFFFFFFFC01FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "FFFFFFFFFFFFFF001E000004000001FFFFFFFC00000008FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFE003F800000000007FFFFFFFF00010004FFFFFFFFFF800FFFFFFFFFFFFFFFFFFC007FC0000500001FFFFFFFFFE00080007FFFFFFFFFC00FFFFFFFFFFFFFFFFFFC007FE0004800007FFFFFFFFFF80000027FFFFFFFFFFC0FFFFFFFFFFFFFFFFFF800FFC000820001FFFFFFFFFFFC0010023FFFFFFFFE7F8FFFFFFFFFFFFFFFFFF800FF8000000003FFFFFFFFFFFF0000013FFFFFFFF01F9FFFFFFFFFFFFFFFFFF801FF0000000007FFFFFFFFFFFFC000011FFFFFFFE0001FFFFFFFFFFFFFFFFFF803FE000044000FFFFFFFFFFFFFE001009FFFFFFFC3C03FFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "FFFFFFFFFFFFF003FE000F00003FFFFFFFFFFFFFF008809FFFFFFFC7F8FFFFFFFFFFFFFFFFFFE007FC001E08007FFFFFFFFFFFFFF804408FFFFFFF8FFFFFFFFFFFFFFFFFFFFFF007F8003E0000FFFFFFFFFFFFFFFC04E04FFFFFFF8FFFFFFFFFFFFFFFFFFFFFE007F8003E0001FFFFFFFFFFFFFFFE02F04FFFFFFF8FFFFFFFFFFFFFFFFFFFFFC00FF000781003FFFFFFFFFFFFFFFF00F84FFFFFFF9FFFFFFFFFFFFFFFFFFFFFE00FE000780007FFFFFFFFFFFFFFFF81F04FFF3FFF9FFFFFFFFFFFFFFFFFFFFFC01FE001F0000FFFFFFFFFFFFFFFFFC0380FFC07FF1FFFFFFFFFFFFFFFFFFFFFC01FC001F0201FFFFFFFFFFFFFFFFFE0BC07FC03FF1FFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "FFFFFFFFFFFFC03F8003F0201FFFFFFFFFFFFFFFFFE03F07F810FE3FFFFFFFFFFFFFFFFFFFFF803F8003E0003FFFFFFFFFFFFFFFFFF00F27F9087C3FFFFFFFFFFFFFFFFFFFFFC03F0003E0007FFFFFFFFFFFFFFFFFF81F23F00C007FFFFFFFFFFFFFFFFFFFFFC03F000780407FFFFFFFFFFFFFFFFFF80781F20F01FFFFFFFFFFFFFFFFFFFFFF807E000F8040FFFFFFFFFFFFFFFFFFFC2790E20FFFFFFFFFFFFFFFFFFFFFFFFF807E000F0000FFFFFFFFFFFFFFFFFFFC03E8040FFFFFFFFFFFFFFFFFFFFFFFFF807E001F8000FFFFFFFFFFFFFFFFFFFE03C4080FFFFFFFFFFFFFFFFFFFFFFFFF80FC000F0001FFFFFFFFFFFFFFFFFFFE03E1380FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "FFFFFFFFFFFFFFFFFFE00000000000FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "FFFFFFFFFFFFFFFFFC00000007FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03F8003FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FE007FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F00FFFFFFFFFE3FFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000781FFFFFFFFFC1FFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001C1FFFFFFFFFC07FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C3FFFFFFFFFC47FFFFFFFFC00000FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "FFFFFFFFFFFF80FC001F0083FFFFFFFFFFFFFFFFFFFF11E0FC0FFFFFFFFFFFFFFFFFFFFFFFFF00FC001E0083FFFFFFFFFFFFFFFFFFFF10F0FC1FFFFFFFFFFFFFFFFFFFFFFFFF00F8003C0007FFFFFFFFFFFFFFFFFFFF80F8FC1FFFFFFFFFFFFFFFFFFFFFFFFF00F8001E0003FFFFFFFFFFFFFFFFFFFF80707C0FFFFFFFFFFFFFFFFFFFFFFFFF0178003C0007FFFFFFFFFFFFFFFFFFFF80F87C0FFFFFFFFFFFFFFFFFFFFFFFFF811800380007FFFFFFFFFFFFFFFFFFFFC0787C1FFFFFFFFFFFFFFFFFFFFFFFFF0000003C0007FFFFFFFFFFFFFFFFFFFFC03C7C1FFFFFFFFFFFFFFFFFFFFFFFFF00000078000FFFFFFFFFFFFFFFFFFFFFC0383E1FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "FFFFFFFFFFFF00000078000FFFFFFFFFFFFFFFFFFFFFC03C3E1FFFFFFFFFFFFFFFFFFFFFFFFF00100070000FFFFFFFFFFFFFFFFFFFFFC01C3E3FFFFFFFFFFFFFFFFFFFFFFFFF02100078000FFFFFFFFFFFFFFFFFFFFFE03C3E1FFFFFFFFFFFFFFFFFFFFFFFFF82100078001FFFFFFFFFFFFFFFFFFFFFE01C3E1FFFFFFFFFFFFFFFFFFFFFFFFF82100070001FFFFFFFFFFFFFFFFFFFFFC01C3E3FFFFFFFFFFFFFFFFFFFFFFFFF82100070001FFFFFFFFFFFFFFFFFFFFFE01C3C3FFFFFFFFFFFFFFFFFFFFFFFFF82100070001FFFFFFFFFFFFFFFFFFFFFE00C3C3FFFFFFFFFFFFFFFFFFFFFFFFF82100070001FFFFFFFFFFFFFFFFFFFFFE01C3C7FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "FFFFFFFFFFFFC2100070003FFFFFFFFFFFFFFFFFFFFFF01C3C7FFFFFFFFFFFFFFFFFFFFFFFFF82100030003FFFFFFFFFFFFFFFFFFFFFF01C3C3FFFFFFFFFFFFFFFFFFFFFFFFF8210003000BFFFFFFFFFFFFFFFFFFFFFF00C3C7FFFFFFFFFFFFFFFFFFFFFFFFFC2100030009FFFFFFFFFFFFFFFFFFFFFF00C3C7FFFFFFFFFFFFFFFFFFFFFFFFFC2100010003FFFFFFFFFFFFFFFFFFFFFF00C3CFFFFFFFFFFFFFFFFFFFFFFFFFFE2100030001FFFFFFFFFFFFFFFFFFFFFE008387FFFFFFFFFFFFFFFFFFFFFFFFFC0100010001FFFFFFFFFFFFFFFFFFFFFC01838FFFFFFFFFFFFFFFFFFFFFFFFFFE0000018003FFFFFFFFFFFFFFFFFFFFFE01C38FFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "FFFFFFFFFFFFE0000000005FFFFFFFFFFFFFFFFFFFFFC01839FFFFFFFFFFFFFFFFFFFFFFFFFFF1000010001FFFFFFFFFFFFFFFFFFFFF801878FFFFFFFFFFFFFFFFFFFFFFFFFFE1000008001FFFFFFFFFFFFFFFFFFFFFC00071FFFFFFFFFFFFFFFFFFFFFFFFFFF0080000003FFFFFFFFFFFFFFFFFFFFF800873FFFFFFFFFFFFFFFFFFFFFFFFFFF808000C002FFFFFFFFFFFFFFFFFFFFF001071FFFFFFFFFFFFFFFFFFFFFFFFFFF88000000007FFFFFFFFFFFFFFFFFFFF8000F3FFFFFFFFFFFFFFFFFFFFFFFFFFF8000004000FFFFFFFFFFFFFFFFFFFFF0030E7FFFFFFFFFFFFFFFFFFFFFFFFFFF8040002001FFFFFFFFFFFFFFFFFFFFE000023FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N18
cyclonev_lcell_comb \gen_grid|red[6]~19 (
// Equation(s):
// \gen_grid|red[6]~19_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~19 .extended_lut = "off";
defparam \gen_grid|red[6]~19 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \gen_grid|red[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "FFFFFFFFFFFFFFFFFF0000000203FFFFFFFFF0000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000203FFFFFFFFF0080005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000003FFFFF03FF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFF8003F8100003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000103FFFE00007C000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000103FFFC00003C20001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFF000001C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FF971F000E00007FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFE00000083FE3CFFF8064001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000083F077807F060007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000300019CFFF7C28007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000077FFFEE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000080003DFFFFFB0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000EFFFFC3D9007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001000F3FFFFC0EC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00100C3FFFFFC07D01FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFC0010001FFFFFE03501FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0010000FFFFFFC1A03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFF0A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFF8D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFC68FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004000FFFFFFFE20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00020007FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00008007FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF00002003FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007E1FFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007D87FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001F803FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001F0007FFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F0063FFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001E0039FFF001FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF80003E003C3F8179FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003E001E000831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007C001F617030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007C001F00F838FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007C001F007010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007E781F007018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007C7F3F00700CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007E7F9F00F008FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF80003F43BF00F804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FA17E00F004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FCC7F00784EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FDDFE0079EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFC0039EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFE007D05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFF8003C05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFF8001F1DFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF000001FFF8003FADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFD0000FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFC0000123FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000002100000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000201FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF000001E000000091FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007F000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF0003FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80047FFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80080FFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC010003FFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE010001FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C000001FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F0000007FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFE078000001FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE000000FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F8000001E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF0000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFC00087FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE1FFF0021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85FF8181FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE09FC80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFFFFFFFFFFFFC4400020007FFFFFFFFFFFFFFFFFFFE000027FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFC004107FFFFFFFFFFFFFFFFFFFFFFFFFFFC2000000003FFFFFFFFFFFFFFFFFFFE00404FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0200000003FFFFFFFFFFFFFFFFFFFC00401FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFFFFFFFFFFFFFFFFC00821FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0100000002FFFFFFFFFFFFFFFFFFF800041FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFF000013FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFFFFFC080000000FFFFFFFFFFFFFFFFFFE000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000017FFFFFFFFFFFFFFFFFE0000A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000000003FFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0400000001FFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000000009FFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200000000FFFFFFFFFFFFFFFFF00000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85000000047FFFFFFFFFFFFFFFE000017FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "FFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFC000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0800000000FFFFFFFFFFFFFFFE000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10000000207FFFFFFFFFFFFFF800010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000000007FFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFF80000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000000100FFFFFFFFFFFFFC000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF830000000007FFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFE00000A7FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "FFFFFFFFFFFFFFFFE00000000800FFFFFFFFFFF8000015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE040000008001FFFFFFFFFE0400001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE040000000001FFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFD40000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000004007FFFFFFFE80100002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000400FFFFFFFFE00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFC0020000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFE00000037FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N12
cyclonev_lcell_comb \gen_grid|red[6]~20 (
// Equation(s):
// \gen_grid|red[6]~20_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout  ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~20 .extended_lut = "off";
defparam \gen_grid|red[6]~20 .lut_mask = 64'h0F0F00FF333300FF;
defparam \gen_grid|red[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N54
cyclonev_lcell_comb \gen_grid|red[6]~21 (
// Equation(s):
// \gen_grid|red[6]~21_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[6]~20_combout  & ( (\vgaCont|blank_b~combout ) # (\gen_grid|red[6]~19_combout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[6]~20_combout  & ( (!\gen_grid|red[1]~0_combout ) # ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ) # (\vgaCont|blank_b~combout )) 
// ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( !\gen_grid|red[6]~20_combout  & ( (\vgaCont|blank_b~combout ) # (\gen_grid|red[6]~19_combout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b 
// [2] & ( !\gen_grid|red[6]~20_combout  & ( ((\gen_grid|red[1]~0_combout  & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (\vgaCont|blank_b~combout ) ) ) )

	.dataa(!\gen_grid|red[6]~19_combout ),
	.datab(!\gen_grid|red[1]~0_combout ),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\gen_grid|red[6]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~21 .extended_lut = "off";
defparam \gen_grid|red[6]~21 .lut_mask = 64'h0F3F5F5FCFFF5F5F;
defparam \gen_grid|red[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFE0FFFFC000FFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFE0000007FFFFF0007FF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFF87F80FF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFE3FFF83F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFF8FFFFF1F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFC3FFFFFCF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFF1FFFFFFE6007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFF0FFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF3FFFFFFFFF201FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003E003FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "FFFFFFFFFFFFFC380000000FFFFFFFFFFFFFFFFFFFFE0020C7FFFFFFFFFFFFFFFFFFFFFFFFFFFC3C00000007FFFFFFFFFFFFFFFFFFFE0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C00000007FFFFFFFFFFFFFFFFFFFC00018FFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C00000007FFFFFFFFFFFFFFFFFFFC00018FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E00000003FFFFFFFFFFFFFFFFFFF800019FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E00000003FFFFFFFFFFFFFFFFFFF800031FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E00000001FFFFFFFFFFFFFFFFFFF000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8700000001FFFFFFFFFFFFFFFFFFF000063FFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFFFFF8700000001FFFFFFFFFFFFFFFFFFF000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380000000FFFFFFFFFFFFFFFFFFE000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC180000000FFFFFFFFFFFFFFFFFFC0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE180000000FFFFFFFFFFFFFFFFFFC0001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C00000007FFFFFFFFFFFFFFFFF800019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C00000007FFFFFFFFFFFFFFFFF800031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8600000007FFFFFFFFFFFFFFFFF000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8200000003FFFFFFFFFFFFFFFFF000063FFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "FFFFFFFFFFFFFFFC300000003FFFFFFFFFFFFFFFFE000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC100000003FFFFFFFFFFFFFFFFC0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080000001FFFFFFFFFFFFFFFFC0000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080000001FFFFFFFFFFFFFFFF800019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040000001FFFFFFFFFFFFFFFF000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000000FFFFFFFFFFFFFFFF000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFE000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10000000FFFFFFFFFFFFFFFE00004FFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FFFFFFFFFFFFFFFFC080000007FFFFFFFFFFFFFFC00008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFF800019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFF800033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFF000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFE000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFE00008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFC00011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007E00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007F00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFE01FFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF00003C001FFFFEE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003C001FFFF860FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C001F1EF831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003C001F007011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C001F00F019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003C001F00F009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003E001F00F009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003E003F00700DFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFF00003E3C3F00700DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003F1E7F00780DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003F80FE007805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FE3FE007805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFE007C05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFC003CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFC003EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFF8003E0FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF000003FFF0001F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007F80001FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000001E00000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001F9FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000000061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N48
cyclonev_lcell_comb \gen_grid|red[7]~23 (
// Equation(s):
// \gen_grid|red[7]~23_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout )) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout )) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~23 .extended_lut = "off";
defparam \gen_grid|red[7]~23 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \gen_grid|red[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "FFFFFFFFFFFFFFF00000000070007FFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001F03FFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000017FFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "FFFFFFFFFFFFFE0000000002FFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000CFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000018FFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000031FFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000071FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001E3FFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003C3FFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000783FFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "FFFFFFFFFFFFF00000000787FFFFFFFFFFFFFFFFFFF7007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F07FFFFFFFFFFFFFFFFFFFB807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001E0FFFFFFFFFFFFFFFFFFFFBC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003C0FFFFFFFFFFFFFFFFFFFFDE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007C0FFFFFFFFFFFFFFFFFFFFEF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000F81FFFFFFFFFFFFFFFFFFFFE783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000F81FFFFFFFFFFFFFFFFFFFFF7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001F01FFFFFFFFFFFFFFFFFFFFF3E3FFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "FFFFFFFFFFFFC0000001E01FFFFFFFFFFFFFFFFFFFFF9E3FFF0FFFFFFFFFFFFFFFFFFFFFFFFFC0000003E03FFFFFFFFFFFFFFFFFFFFF9F1FFE0FFFFFFFFFFFFFFFFFFFFFFFFF80000007C03FFFFFFFFFFFFFFFFFFFFFCF9FFE0FFFFFFFFFFFFFFFFFFFFFFFFF80000007C03FFFFFFFFFFFFFFFFFFFFFCF9FFC0FFFFFFFFFFFFFFFFFFFFFFFFF80000007803FFFFFFFFFFFFFFFFFFFFFC7CFFC0FFFFFFFFFFFFFFFFFFFFFFFFF8000000F807FFFFFFFFFFFFFFFFFFFFFE7C7F80FFFFFFFFFFFFFFFFFFFFFFFFF8000000F007FFFFFFFFFFFFFFFFFFFFFE3E3F00FFFFFFFFFFFFFFFFFFFFFFFFF8000001F007FFFFFFFFFFFFFFFFFFFFFE1E0C00FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "FFFFFFFFFFFF8000001E007FFFFFFFFFFFFFFFFFFFFFE1F0000FFFFFFFFFFFFFFFFFFFFFFFFF8000001E007FFFFFFFFFFFFFFFFFFFFFE1F0000FFFFFFFFFFFFFFFFFFFFFFFFF8000001E00FFFFFFFFFFFFFFFFFFFFFFF0F0000FFFFFFFFFFFFFFFFFFFFFFFFF8000003C00FFFFFFFFFFFFFFFFFFFFFFF0F8001FFFFFFFFFFFFFFFFFFFFFFFFF8080003C00FFFFFFFFFFFFFFFFFFFFFFF078001FFFFFFFFFFFFFFFFFFFFFFFFF00E0003C00FFFFFFFFFFFFFFFFFFFFFFF078001FFFFFFFFFFFFFFFFFFFFFFFFF81F0003800FFFFFFFFFFFFFFFFFFFFFFF078001FFFFFFFFFFFFFFFFFFFFFFFFF81F0003800FFFFFFFFFFFFFFFFFFFFFFF03C001FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "FFFFFFFFFFFF81F0003800FFFFFFFFFFFFFFFFFFFFFFF03C001FFFFFFFFFFFFFFFFFFFFFFFFF81E0003800FFFFFFFFFFFFFFFFFFFFFFF03C001FFFFFFFFFFFFFFFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFF01C003FFFFFFFFFFFFFFFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFF01C003FFFFFFFFFFFFFFFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFF01C003FFFFFFFFFFFFFFFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFF01C003FFFFFFFFFFFFFFFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFF01C003FFFFFFFFFFFFFFFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFF00C003FFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "FFFFFFFFFFFF81E0003000FFFFFFFFFFFFFFFFFFFFFFE00C003FFFFFFFFFFFFFFFFFFFFFFFFFC1E0003000FFFFFFFFFFFFFFFFFFFFFFE00C007FFFFFFFFFFFFFFFFFFFFFFFFFC1E00030007FFFFFFFFFFFFFFFFFFFFFE00C007FFFFFFFFFFFFFFFFFFFFFFFFFC1E00030007FFFFFFFFFFFFFFFFFFFFFE00C007FFFFFFFFFFFFFFFFFFFFFFFFFC1E00030007FFFFFFFFFFFFFFFFFFFFFE00C007FFFFFFFFFFFFFFFFFFFFFFFFFC1E00010007FFFFFFFFFFFFFFFFFFFFFE00C00FFFFFFFFFFFFFFFFFFFFFFFFFFE1E00010007FFFFFFFFFFFFFFFFFFFFFE00C00FFFFFFFFFFFFFFFFFFFFFFFFFFE1F00010007FFFFFFFFFFFFFFFFFFFFFC00800FFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "FFFFFFFFFFFFE1F00018003FFFFFFFFFFFFFFFFFFFFFC00800FFFFFFFFFFFFFFFFFFFFFFFFFFE0F00008003FFFFFFFFFFFFFFFFFFFFFC00801FFFFFFFFFFFFFFFFFFFFFFFFFFF0F00008003FFFFFFFFFFFFFFFFFFFFF801801FFFFFFFFFFFFFFFFFFFFFFFFFFF0F00008001FFFFFFFFFFFFFFFFFFFFF801001FFFFFFFFFFFFFFFFFFFFFFFFFFF0F00000001FFFFFFFFFFFFFFFFFFFFF801003FFFFFFFFFFFFFFFFFFFFFFFFFFF8780004001FFFFFFFFFFFFFFFFFFFFF001003FFFFFFFFFFFFFFFFFFFFFFFFFFF8780000001FFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC780000000FFFFFFFFFFFFFFFFFFFFF0020C7FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFF001FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFF0007FFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFF0FFFFFFE00007FC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFC17FFFFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFF80FFFFFFC0000000007FFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "FFFFFFFFFFFFFFFFFFE001FFE05FFFFFFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFC001FFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FF80007FFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FF00003FFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FE00001FFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003C00000FFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000FFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "FFFFFFFFFFFFFFFFFF000000000007FFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000007FFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003C00007FFFFFFFE000007FFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "FFFFFFFFFFFFFFFF80000003F80007FFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000003FF0007FFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000021FFE007FFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000030FFFC07FFFFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000187FFF8FFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000C1FFF0FFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000703FE1FFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C0003FFFFFFFFF800000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N39
cyclonev_lcell_comb \gen_grid|red[7]~22 (
// Equation(s):
// \gen_grid|red[7]~22_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~22 .extended_lut = "off";
defparam \gen_grid|red[7]~22 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \gen_grid|red[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N18
cyclonev_lcell_comb \gen_grid|red[7]~24 (
// Equation(s):
// \gen_grid|red[7]~24_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( !\vgaCont|blank_b~combout  & ( \gen_grid|red[7]~22_combout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\vgaCont|blank_b~combout  & ( (!\gen_grid|red[1]~0_combout  & ((\gen_grid|red[7]~23_combout ))) # (\gen_grid|red[1]~0_combout  & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datac(!\gen_grid|red[7]~23_combout ),
	.datad(!\gen_grid|red[7]~22_combout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~24 .extended_lut = "off";
defparam \gen_grid|red[7]~24 .lut_mask = 64'h1B1B00FF00000000;
defparam \gen_grid|red[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
