;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @206
	SUB #72, @206
	DJN -11, @-229
	CMP -11, <-229
	SUB @124, 106
	SUB #72, @200
	SUB @124, 106
	JMN @72, #200
	SUB 12, @10
	SUB #72, @200
	SPL <121, #103
	MOV -7, <-20
	SUB -1, <-20
	CMP 12, @10
	SUB @121, 103
	SPL 0, #2
	SLT #12, @5
	CMP 12, @10
	DJN -11, @-229
	JMN @72, #200
	SLT #12, @5
	MOV -302, @-18
	SUB 12, @10
	SUB 12, @10
	ADD 10, 9
	MOV -4, <-20
	ADD 10, 9
	JMZ 12, #11
	MOV -4, <-20
	ADD 10, 9
	ADD 10, 9
	SPL 0, <7
	DAT #30, #9
	DAT #30, #9
	JMP 0, #2
	JMZ 100, 90
	SUB 210, 100
	SPL 100, 94
	SUB #-1, <-0
	SUB 210, 100
	SPL 100, 94
	JMN @12, #200
	JMZ 0, <12
	JMZ 0, <12
	SPL 0, #2
