// Seed: 1295037746
module module_0;
  logic [7:0] id_1;
  wire id_3;
  assign id_3 = id_3;
  assign id_1[1] = !id_2[1'b0 : 'b0];
  wire id_4 = 1;
  wire id_5;
  assign module_1.type_15 = 0;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    output supply0 id_8,
    input supply1 id_9
    , id_11
);
  tri0 id_12 = id_0 - 1 && 1 ? 1'b0 : id_6;
  wire id_13;
  wire id_14;
  assign id_3  = 1;
  assign id_14 = 1;
  module_0 modCall_1 ();
endmodule
