Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov 13 16:34:28 2024
| Host         : DESKTOP-7V211I7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal       |       Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG           |                          |                                |                3 |              3 |         1.00 |
|  button_last_reg_i_1_n_0 |                          | divider/SS[0]                  |                1 |              4 |         4.00 |
|  button_last_reg_i_1_n_0 |                          | display/digit_to_display[3]    |                1 |              5 |         5.00 |
|  divider/CLK             | divider/E[0]             | db_rst/SR[0]                   |                3 |              6 |         2.00 |
|  divider/CLK             | db_pause/stable_reg_0[0] | db_rst/stable_reg_0[0]         |                4 |              8 |         2.00 |
|  button_last_reg_i_1_n_0 |                          | db_pause/counter[8]_i_1__0_n_0 |                2 |              9 |         4.50 |
|  button_last_reg_i_1_n_0 |                          | db_rst/counter[8]_i_1_n_0      |                2 |              9 |         4.50 |
|  button_last_reg_i_1_n_0 |                          |                                |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG           |                          | divider/ticks_5000             |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG           |                          | divider/ticks_20               |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG           |                          | divider/ticks_10               |                7 |             27 |         3.86 |
+--------------------------+--------------------------+--------------------------------+------------------+----------------+--------------+


