m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Normal/Homework 1/simulation/modelsim
vedge_detect
Z1 !s110 1647968457
!i10b 1
!s100 4iOCQHE9?0lZ[R3_e;@<F3
Ia6V<Y73bVHN1159cX=a9H2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1647891309
8D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v
FD:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1647968457.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Normal/Homework 1}
Z7 tCvgOpt 0
vhw1
R1
!i10b 1
!s100 jg1VT?BKz<>GgK:[WknaL3
IlH8U1zDanR7WZ8D]KQ_5I2
R2
R0
w1647968049
8D:/Digital_Logic_Design/Normal/Homework 1/hw1.v
FD:/Digital_Logic_Design/Normal/Homework 1/hw1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/hw1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/hw1.v|
!i113 1
R5
R6
R7
vhw1_tb
Z8 !s110 1647968458
!i10b 1
!s100 _SgKUH6SLMfda3XS??6:g1
I?R??>4GJCBG_H=R:PTUkl3
R2
R0
w1647966153
8D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v
FD:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v
L0 3
R3
r1
!s85 0
31
Z9 !s108 1647968458.000000
!s107 D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v|
!i113 1
R5
R6
R7
vrx_time_gen
R8
!i10b 1
!s100 N5hWMAGi?`0:1im;d?kPF1
IVdACk33R9[6fh[MMjQLQN2
R2
R0
w1647968296
8D:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v
FD:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/rx_time_gen.v|
!i113 1
R5
R6
R7
vshift_reg
R1
!i10b 1
!s100 ;T7Pnnb;Z7JY2zFRKCaYS0
I5ZFWIeMH9DdSYiMaKJ5^A0
R2
R0
w1647968257
8D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v
FD:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v|
!i113 1
R5
R6
R7
vshift_reg_sipo
R8
!i10b 1
!s100 Gh4Qe=b?Q3QG:6z]o=?223
I^U7^oG0kUJ5iYem55:7P@3
R2
R0
w1647968363
8D:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v
FD:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/shift_reg_sipo.v|
!i113 1
R5
R6
R7
vtransmittify
R1
!i10b 1
!s100 XEjAKZUI=6lHh94oJZ]f^3
I<`9@jCOeMme`;:[^T?6KP3
R2
R0
w1647968210
8D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v
FD:/Digital_Logic_Design/Normal/Homework 1/transmittify.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v|
!i113 1
R5
R6
R7
vtx_time_gen
R1
!i10b 1
!s100 HQ0?iG>Soil2:H?C`Ng^Z3
IXK^Nj@PT>Aa;Mc^0HNW>Y1
R2
R0
w1647968116
8D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v
FD:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v|
!i113 1
R5
R6
R7
vuart_rxd_ctrl
R8
!i10b 1
!s100 UlK9L[gM>NBOk0j1ak91z3
I:Ua:mbo`fSoOeMRAlz:dc3
R2
R0
w1647968421
8D:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v
FD:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v
L0 1
R3
r1
!s85 0
31
R9
!s107 D:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/uart_rxd_ctrl.v|
!i113 1
R5
R6
R7
vuart_txd_ctrl
R8
!i10b 1
!s100 olNj?7lee;Gg7Rn9A6<jX3
InlT;ON^[3H6fWMTZ_jOfA3
R2
R0
w1647968148
8D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v
FD:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v|
!i113 1
R5
R6
R7
vwrite_latch
R1
!i10b 1
!s100 VCCgO7Qb08>UIebPT7R_n0
IJ;zNT;I2egVY3Z:M;_LB82
R2
R0
w1647968086
8D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v
FD:/Digital_Logic_Design/Normal/Homework 1/write_latch.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Normal/Homework 1|D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v|
!i113 1
R5
R6
R7
