# nv_apb_eth
The NV APB Ethernet is a simple ethernet solution for FPGAs using only the simple APB bus interface.

## Main Features
 * Simple APB only interface for soft-CPU control
 * no bus mastering
 * VHDL implementation
 * Multi packet buffering up to 8 packets
 * Selectable TX and RX memory size between 4 kByte - 16 kByte
 * Selectable TX and RX maximum packet size (slot size)
 * Currently supported/tested phy protocols: GMII (soon can be expected: RGMII, RMII, MII)

## Documentation
[NV APB Ethernet Documentation](nv_apb_ethernet_doc.odt)
