$date
	Thu Feb 23 20:35:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module posedge_detect_tb $end
$var wire 1 ! o_pulse $end
$var reg 1 " clk $end
$var reg 1 # i_pulse $end
$var reg 1 $ rst_n $end
$scope module p1 $end
$var wire 1 " clk $end
$var wire 1 # i_pulse $end
$var wire 1 $ rst_n $end
$var reg 3 % current_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$var reg 1 ! o_pulse $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b1 %
0$
0#
0"
0!
$end
#10000
1"
#15000
1$
#20000
0"
#30000
1"
#35000
b10 &
1#
#40000
0"
#50000
1!
b100 &
b10 %
1"
#60000
0"
#70000
0!
b100 %
1"
#80000
0"
#90000
1"
#95000
b1 &
0#
#100000
0"
#110000
b1 %
1"
#120000
0"
#130000
1"
#140000
0"
#150000
1"
#160000
0"
#170000
1"
#180000
0"
#190000
1"
#200000
0"
#210000
1"
#220000
0"
#230000
1"
#240000
0"
#250000
1"
#260000
0"
#270000
1"
#280000
0"
#290000
1"
#300000
0"
#310000
1"
#320000
0"
#330000
1"
#340000
0"
#350000
1"
#360000
0"
#370000
1"
#380000
0"
#390000
1"
#400000
0"
#410000
1"
#420000
0"
#430000
1"
#440000
0"
#450000
1"
#460000
0"
#470000
1"
#480000
0"
#490000
1"
#500000
0"
#510000
1"
#520000
0"
#530000
1"
#540000
0"
#550000
1"
#560000
0"
#570000
1"
#580000
0"
#590000
1"
#600000
0"
#610000
1"
#620000
0"
#630000
1"
#640000
0"
#650000
1"
#660000
0"
#670000
1"
#680000
0"
#690000
1"
#700000
0"
#710000
1"
#720000
0"
#730000
1"
#740000
0"
#750000
1"
#760000
0"
#770000
1"
#780000
0"
#790000
1"
#800000
0"
#810000
1"
#820000
0"
#830000
1"
#840000
0"
#850000
1"
#860000
0"
#870000
1"
#880000
0"
#890000
1"
#900000
0"
#910000
1"
#920000
0"
#930000
1"
#940000
0"
#950000
1"
#960000
0"
#970000
1"
#980000
0"
#990000
1"
#1000000
0"
#1010000
1"
#1020000
0"
#1030000
1"
#1040000
0"
#1050000
1"
#1060000
0"
#1070000
1"
#1080000
0"
#1090000
1"
#1095000
