Analysis & Synthesis report for Microcomputer
Sat Mar 20 09:40:39 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Microcomputer|sd_controller:sd1|return_state
 11. State Machine - |Microcomputer|sd_controller:sd1|state
 12. State Machine - |Microcomputer|bufferedUART:io4|txState
 13. State Machine - |Microcomputer|bufferedUART:io4|rxState
 14. State Machine - |Microcomputer|bufferedUART:io3|txState
 15. State Machine - |Microcomputer|bufferedUART:io3|rxState
 16. State Machine - |Microcomputer|bufferedUART:io5|txState
 17. State Machine - |Microcomputer|bufferedUART:io5|rxState
 18. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState
 19. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|escState
 20. State Machine - |Microcomputer|bufferedUART:io1|txState
 21. State Machine - |Microcomputer|bufferedUART:io1|rxState
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1
 28. Source assignments for SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated
 29. Source assignments for SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated
 30. Source assignments for SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated
 31. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated
 32. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated
 33. Source assignments for bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 34. Source assignments for bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 35. Source assignments for bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 36. Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 37. Parameter Settings for User Entity Instance: T80s:cpu1
 38. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0
 39. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode
 40. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu
 41. Parameter Settings for User Entity Instance: Z80_CMON_ROM:rom1|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2
 43. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: sd_controller:sd1
 49. Parameter Settings for Inferred Entity Instance: bufferedUART:io5|altsyncram:rxBuffer_rtl_0
 50. Parameter Settings for Inferred Entity Instance: bufferedUART:io4|altsyncram:rxBuffer_rtl_0
 51. Parameter Settings for Inferred Entity Instance: bufferedUART:io3|altsyncram:rxBuffer_rtl_0
 52. Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0
 53. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0
 54. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1
 55. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod2
 56. altsyncram Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "BRG:brg4"
 58. Port Connectivity Checks: "bufferedUART:io4"
 59. Port Connectivity Checks: "BRG:brg3"
 60. Port Connectivity Checks: "bufferedUART:io3"
 61. Port Connectivity Checks: "BRG:brg2"
 62. Port Connectivity Checks: "bufferedUART:io5"
 63. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam"
 64. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam"
 65. Port Connectivity Checks: "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam"
 66. Port Connectivity Checks: "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom"
 67. Port Connectivity Checks: "SBCTextDisplayRGB:io2"
 68. Port Connectivity Checks: "BRG:brg1"
 69. Port Connectivity Checks: "bufferedUART:io1"
 70. Port Connectivity Checks: "T80s:cpu1|T80:u0"
 71. Port Connectivity Checks: "T80s:cpu1"
 72. In-System Memory Content Editor Settings
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 20 09:40:39 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Microcomputer                               ;
; Top-level Entity Name              ; Microcomputer                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,383                                       ;
;     Total combinational functions  ; 4,924                                       ;
;     Dedicated logic registers      ; 1,664                                       ;
; Total registers                    ; 1664                                        ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 229,376                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; Microcomputer      ; Microcomputer      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../Components/TERMINAL/CharROM2k0.vhd                              ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd                                                           ;             ;
; ../Components/TERMINAL/DisplayRam2K4.vhd                           ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd                                                        ;             ;
; ../Components/TERMINAL/GraphicRam2K4.vhd                           ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd                                                        ;             ;
; Microcomputer.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd                                                  ;             ;
; ../Components/TERMINAL/keyMapRom.vhd                               ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd                                                            ;             ;
; ../Components/TERMINAL/SBCTextDisplayRGB.vhd                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd                                                    ;             ;
; ../Components/BRG/brg.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd                                                                       ;             ;
; ../Components/MMU/MMU4.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd                                                                      ;             ;
; ../Components/Z80/T80s.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd                                                                      ;             ;
; ../Components/Z80/T80_Reg.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Reg.vhd                                                                   ;             ;
; ../Components/Z80/T80_Pack.vhd                                     ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Pack.vhd                                                                  ;             ;
; ../Components/Z80/T80_MCode.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_MCode.vhd                                                                 ;             ;
; ../Components/Z80/T80_ALU.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_ALU.vhd                                                                   ;             ;
; ../Components/Z80/T80.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd                                                                       ;             ;
; ../Components/UART/bufferedUART.vhd                                ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd                                                             ;             ;
; ../Components/SDCARD/sd_controller.vhd                             ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd                                                          ;             ;
; ../ROMS/Z80/Z80_CMON_ROM.vhd                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd                                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                            ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                              ;             ;
; db/altsyncram_05s3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf                                             ;             ;
; db/altsyncram_mgq2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_mgq2.tdf                                             ;             ;
; ../../ROMS/Z80/CMON32.HEX                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX                                                                          ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                            ;             ;
; db/altsyncram_vc91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_vc91.tdf                                             ;             ;
; ../Components/TERMINAL/keymap.hex                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex                                                               ;             ;
; db/altsyncram_h2c2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_h2c2.tdf                                             ;             ;
; ../../Components/TERMINAL/CGAFontBold.HEX                          ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX                                                          ;             ;
; db/altsyncram_la72.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf                                             ;             ;
; db/decode_lsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/decode_lsa.tdf                                                  ;             ;
; db/decode_e8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/decode_e8a.tdf                                                  ;             ;
; db/mux_5nb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/mux_5nb.tdf                                                     ;             ;
; db/altsyncram_3772.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_3772.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                               ; altera_sld  ;
; db/ip/sld0df0660b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                          ;             ;
; db/altsyncram_3ce1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_3ce1.tdf                                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                                            ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                                           ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                                                       ;             ;
; db/lpm_divide_kcm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/lpm_divide_kcm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/alt_u_div_6af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,383     ;
;                                             ;           ;
; Total combinational functions               ; 4924      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2740      ;
;     -- 3 input functions                    ; 1141      ;
;     -- <=2 input functions                  ; 1043      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4203      ;
;     -- arithmetic mode                      ; 721       ;
;                                             ;           ;
; Total registers                             ; 1664      ;
;     -- Dedicated logic registers            ; 1664      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 64        ;
; Total memory bits                           ; 229376    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 799       ;
; Total fan-out                               ; 24120     ;
; Average fan-out                             ; 3.53      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Microcomputer                                                                                                                          ; 4924 (150)          ; 1664 (59)                 ; 229376      ; 0            ; 0       ; 0         ; 64   ; 0            ; |Microcomputer                                                                                                                                                                                                                                                                                                                                            ; Microcomputer                     ; work         ;
;    |BRG:brg1|                                                                                                                           ; 51 (51)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|BRG:brg1                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |BRG:brg2|                                                                                                                           ; 50 (50)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|BRG:brg2                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |BRG:brg3|                                                                                                                           ; 50 (50)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|BRG:brg3                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |BRG:brg4|                                                                                                                           ; 53 (53)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|BRG:brg4                                                                                                                                                                                                                                                                                                                                   ; BRG                               ; work         ;
;    |MMU4:MemoryManagement|                                                                                                              ; 21 (21)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|MMU4:MemoryManagement                                                                                                                                                                                                                                                                                                                      ; MMU4                              ; work         ;
;    |SBCTextDisplayRGB:io2|                                                                                                              ; 1325 (1139)         ; 422 (418)                 ; 212480      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2                                                                                                                                                                                                                                                                                                                      ; SBCTextDisplayRGB                 ; work         ;
;       |CharROM2k0:\GEN_EXT_CHARS:fontRom|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom                                                                                                                                                                                                                                                                                    ; CharROM2k0                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_h2c2:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated                                                                                                                                                                                                                     ; altsyncram_h2c2                   ; work         ;
;       |DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|                                                                                          ; 0 (0)               ; 0 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam                                                                                                                                                                                                                                                                               ; DisplayRam2K4                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_3772:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated                                                                                                                                                                                                                ; altsyncram_3772                   ; work         ;
;       |DisplayRam2K4:\GEN_2KRAM:dispCharRam|                                                                                            ; 0 (0)               ; 0 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam                                                                                                                                                                                                                                                                                 ; DisplayRam2K4                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_3772:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated                                                                                                                                                                                                                  ; altsyncram_3772                   ; work         ;
;       |GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|                                                                                          ; 9 (0)               ; 4 (0)                     ; 153600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam                                                                                                                                                                                                                                                                               ; GraphicRam2K4                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 9 (0)               ; 4 (0)                     ; 153600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_la72:auto_generated|                                                                                            ; 9 (0)               ; 4 (4)                     ; 153600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated                                                                                                                                                                                                                ; altsyncram_la72                   ; work         ;
;                |decode_e8a:rden_decode_a|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_a                                                                                                                                                                                       ; decode_e8a                        ; work         ;
;                |decode_e8a:rden_decode_b|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_b                                                                                                                                                                                       ; decode_e8a                        ; work         ;
;                |decode_lsa:decode3|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_lsa:decode3                                                                                                                                                                                             ; decode_lsa                        ; work         ;
;       |keyMapRom:keyRom|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom                                                                                                                                                                                                                                                                                                     ; keyMapRom                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_vc91:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated                                                                                                                                                                                                                                      ; altsyncram_vc91                   ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_kcm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_kcm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;          |lpm_divide_kcm:auto_generated|                                                                                                ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2|lpm_divide_kcm:auto_generated                                                                                                                                                                                                                                                                        ; lpm_divide_kcm                    ; work         ;
;             |sign_div_unsign_9nh:divider|                                                                                               ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                            ; sign_div_unsign_9nh               ; work         ;
;                |alt_u_div_6af:divider|                                                                                                  ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod2|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                      ; alt_u_div_6af                     ; work         ;
;    |T80s:cpu1|                                                                                                                          ; 2058 (10)           ; 353 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T80s:cpu1                                                                                                                                                                                                                                                                                                                                  ; T80s                              ; work         ;
;       |T80:u0|                                                                                                                          ; 2048 (853)          ; 341 (213)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0                                                                                                                                                                                                                                                                                                                           ; T80                               ; work         ;
;          |T80_ALU:alu|                                                                                                                  ; 466 (466)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu                                                                                                                                                                                                                                                                                                               ; T80_ALU                           ; work         ;
;          |T80_MCode:mcode|                                                                                                              ; 473 (473)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_MCode:mcode                                                                                                                                                                                                                                                                                                           ; T80_MCode                         ; work         ;
;          |T80_Reg:Regs|                                                                                                                 ; 256 (256)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs                                                                                                                                                                                                                                                                                                              ; T80_Reg                           ; work         ;
;    |Z80_CMON_ROM:rom1|                                                                                                                  ; 62 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1                                                                                                                                                                                                                                                                                                                          ; Z80_CMON_ROM                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 62 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_05s3:auto_generated|                                                                                               ; 62 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_05s3                   ; work         ;
;             |altsyncram_mgq2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1                                                                                                                                                                                                                               ; altsyncram_mgq2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 62 (39)             ; 40 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |bufferedUART:io1|                                                                                                                   ; 148 (148)           ; 84 (84)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io1                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |bufferedUART:io3|                                                                                                                   ; 149 (149)           ; 84 (84)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io3                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io3|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |bufferedUART:io4|                                                                                                                   ; 149 (149)           ; 84 (84)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io4                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io4|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |bufferedUART:io5|                                                                                                                   ; 149 (149)           ; 84 (84)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io5                                                                                                                                                                                                                                                                                                                           ; bufferedUART                      ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io5|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3ce1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3ce1                   ; work         ;
;    |sd_controller:sd1|                                                                                                                  ; 389 (389)           ; 218 (218)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sd_controller:sd1                                                                                                                                                                                                                                                                                                                          ; sd_controller                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (82)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+
; SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; ../../Components/TERMINAL/CGAFontBold.HEX ;
; SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2400         ; 8            ; 2400         ; 8            ; 19200  ; None                                      ;
; SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; 2400         ; 8            ; 2400         ; 8            ; 19200  ; None                                      ;
; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 19200        ; 8            ; 19200        ; 8            ; 153600 ; None                                      ;
; SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096   ; ../Components/TERMINAL/keymap.hex         ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; ../../ROMS/Z80/CMON32.HEX                 ;
; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                      ;
; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                      ;
; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                      ;
; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Microcomputer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.receive_ocr_wait ; return_state.send_regreq ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.cardsel ; return_state.cmd58 ; return_state.poll_cmd ; return_state.acmd41 ; return_state.cmd55 ; return_state.cmd8 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; return_state.cmd8              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.acmd41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 1                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 1                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd58             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 1                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cardsel           ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_regreq       ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 1                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_ocr_wait  ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.receive_ocr_wait ; state.send_regreq ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.cardsel ; state.cmd58 ; state.poll_cmd ; state.acmd41 ; state.cmd55 ; state.cmd8 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 1          ; 0          ; 1         ;
; state.cmd8              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 1          ; 0          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 1           ; 0          ; 0          ; 0          ; 1         ;
; state.acmd41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 1            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 1              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cmd58             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 1           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cardsel           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_regreq       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 1                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_ocr_wait  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io4|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io4|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io3|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io3|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io5|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io5|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState                                                                                                                                                                                                                                                                         ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|escState                                                                                       ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                                                                                             ; Reason for Removal                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; sd_controller:sd1|clkCount[0..5]                                                                                                          ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|OldNMI_n                                                                                                                 ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|BusReq_s                                                                                                                 ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|BusAck                                                                                                                   ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|NMI_s                                                                                                                    ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|NMICycle                                                                                                                 ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|startAddr[1..3]                                                                                                     ; Merged with SBCTextDisplayRGB:io2|startAddr[0]     ;
; SBCTextDisplayRGB:io2|gstartAddr[1..11]                                                                                                   ; Merged with SBCTextDisplayRGB:io2|gstartAddr[0]    ;
; BRG:brg4|reload[12..15]                                                                                                                   ; Merged with BRG:brg4|reload[11]                    ;
; BRG:brg2|reload[12..15]                                                                                                                   ; Merged with BRG:brg2|reload[11]                    ;
; SBCTextDisplayRGB:io2|ps2WriteByte[5..7]                                                                                                  ; Merged with SBCTextDisplayRGB:io2|ps2WriteByte[3]  ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[4..7]                                                                                                 ; Merged with SBCTextDisplayRGB:io2|ps2WriteByte2[3] ;
; BRG:brg3|reload[12..15]                                                                                                                   ; Merged with BRG:brg3|reload[11]                    ;
; BRG:brg1|reload[12..15]                                                                                                                   ; Merged with BRG:brg1|reload[11]                    ;
; BRG:brg4|reload[11]                                                                                                                       ; Stuck at GND due to stuck port data_in             ;
; BRG:brg3|reload[11]                                                                                                                       ; Stuck at GND due to stuck port data_in             ;
; BRG:brg2|reload[11]                                                                                                                       ; Stuck at GND due to stuck port data_in             ;
; BRG:brg1|reload[11]                                                                                                                       ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|HighSpeed                                                                                                               ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|pixelClockCount[1..3]                                                                                               ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|escState.none                                                                                                       ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|escState.processingParams                                                                                           ; Lost fanout                                        ;
; sd_controller:sd1|return_state.cmd58                                                                                                      ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.init                                                                                                       ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.read_block_cmd                                                                                             ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_byte                                                                                               ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_byte_wait                                                                                          ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.receive_ocr_wait                                                                                           ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.send_cmd                                                                                                   ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.send_regreq                                                                                                ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_byte                                                                                           ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_cmd                                                                                            ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.write_block_data                                                                                           ; Merged with sd_controller:sd1|return_state.cmd0    ;
; sd_controller:sd1|return_state.cmd0                                                                                                       ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|startAddr[0]                                                                                                        ; Stuck at GND due to stuck port data_in             ;
; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|gstartAddr[0]                                                                                                       ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|kbReadPointer[3]                                                                                                    ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|cmd_out[0]                                                                                                              ; Stuck at VCC due to stuck port data_in             ;
; Total Number of Removed Registers = 75                                                                                                    ;                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+-------------------------------+---------------------------+----------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------+---------------------------+----------------------------------------+
; sd_controller:sd1|clkCount[0] ; Stuck at GND              ; sd_controller:sd1|cmd_out[0]           ;
;                               ; due to stuck port data_in ;                                        ;
; T80s:cpu1|T80:u0|BusReq_s     ; Stuck at GND              ; T80s:cpu1|T80:u0|BusAck                ;
;                               ; due to stuck port data_in ;                                        ;
+-------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1664  ;
; Number of registers using Synchronous Clear  ; 327   ;
; Number of registers using Synchronous Load   ; 127   ;
; Number of registers using Asynchronous Clear ; 447   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1184  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; MMU4:MemoryManagement|mmu_entry[1].frame[0] ; 2       ;
; MMU4:MemoryManagement|mmu_entry[3].frame[0] ; 1       ;
; MMU4:MemoryManagement|mmu_entry[2].frame[1] ; 2       ;
; MMU4:MemoryManagement|mmu_entry[3].frame[1] ; 1       ;
; T80s:cpu1|WR_n                              ; 2       ;
; T80s:cpu1|MREQ_n                            ; 2       ;
; T80s:cpu1|RD_n                              ; 4       ;
; sd_controller:sd1|sdCS                      ; 2       ;
; sd_controller:sd1|cmd_mode                  ; 2       ;
; T80s:cpu1|T80:u0|MCycle[0]                  ; 84      ;
; T80s:cpu1|T80:u0|F[6]                       ; 11      ;
; T80s:cpu1|T80:u0|F[0]                       ; 13      ;
; T80s:cpu1|T80:u0|F[2]                       ; 8       ;
; T80s:cpu1|T80:u0|F[7]                       ; 7       ;
; T80s:cpu1|T80:u0|SP[0]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[1]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[2]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[3]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[4]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[5]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[6]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[7]                      ; 4       ;
; T80s:cpu1|T80:u0|SP[8]                      ; 4       ;
; T80s:cpu1|T80:u0|ACC[0]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[9]                      ; 4       ;
; T80s:cpu1|T80:u0|ACC[1]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[10]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[2]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[11]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[3]                     ; 9       ;
; T80s:cpu1|T80:u0|SP[12]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[4]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[13]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[5]                     ; 9       ;
; T80s:cpu1|T80:u0|SP[15]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[7]                     ; 7       ;
; T80s:cpu1|T80:u0|SP[14]                     ; 4       ;
; T80s:cpu1|T80:u0|ACC[6]                     ; 7       ;
; SBCTextDisplayRGB:io2|cursorOn              ; 1       ;
; sd_controller:sd1|led_on_count[7]           ; 2       ;
; sd_controller:sd1|led_on_count[6]           ; 2       ;
; sd_controller:sd1|led_on_count[3]           ; 2       ;
; sd_controller:sd1|init_busy                 ; 4       ;
; T80s:cpu1|IORQ_n                            ; 5       ;
; T80s:cpu1|T80:u0|F[4]                       ; 7       ;
; T80s:cpu1|T80:u0|F[1]                       ; 18      ;
; T80s:cpu1|T80:u0|Fp[6]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[0]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[2]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[7]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[0]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[1]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[2]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[3]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[4]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[5]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[7]                      ; 1       ;
; T80s:cpu1|T80:u0|Ap[6]                      ; 1       ;
; gSelBlink                                   ; 2       ;
; SBCTextDisplayRGB:io2|dispAttWRData[3]      ; 12      ;
; SBCTextDisplayRGB:io2|dispAttWRData[0]      ; 3       ;
; SBCTextDisplayRGB:io2|dispAttWRData[1]      ; 3       ;
; SBCTextDisplayRGB:io2|dispAttWRData[2]      ; 3       ;
; sd_controller:sd1|response_mode             ; 3       ;
; SBCTextDisplayRGB:io2|ps2ClkOut             ; 3       ;
; SBCTextDisplayRGB:io2|ps2DataOut            ; 3       ;
; T80s:cpu1|T80:u0|Fp[4]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[1]                      ; 1       ;
; T80s:cpu1|T80:u0|F[5]                       ; 2       ;
; T80s:cpu1|T80:u0|F[3]                       ; 2       ;
; BRG:brg1|reload[2]                          ; 1       ;
; BRG:brg1|reload[3]                          ; 1       ;
; bufferedUART:io1|rxdFiltered                ; 5       ;
; BRG:brg2|reload[2]                          ; 1       ;
; BRG:brg2|reload[3]                          ; 1       ;
; bufferedUART:io5|rxdFiltered                ; 5       ;
; BRG:brg3|reload[2]                          ; 1       ;
; BRG:brg3|reload[3]                          ; 1       ;
; bufferedUART:io3|rxdFiltered                ; 5       ;
; BRG:brg4|reload[2]                          ; 1       ;
; BRG:brg4|reload[3]                          ; 1       ;
; bufferedUART:io4|rxdFiltered                ; 5       ;
; SBCTextDisplayRGB:io2|attBold               ; 5       ;
; SBCTextDisplayRGB:io2|n_kbWR                ; 21      ;
; SBCTextDisplayRGB:io2|ps2WriteByte[4]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[3]       ; 3       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[2]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[1]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[0]       ; 2       ;
; SBCTextDisplayRGB:io2|ps2ClkFiltered        ; 13      ;
; SBCTextDisplayRGB:io2|ps2PrevClk            ; 11      ;
; T80s:cpu1|T80:u0|Fp[5]                      ; 1       ;
; T80s:cpu1|T80:u0|Fp[3]                      ; 1       ;
; T80s:cpu1|T80:u0|M1_n                       ; 2       ;
; BRG:brg1|BaudReg[1]                         ; 8       ;
; BRG:brg1|BaudReg[2]                         ; 11      ;
; BRG:brg1|BaudReg[0]                         ; 11      ;
; BRG:brg2|BaudReg[1]                         ; 8       ;
; BRG:brg2|BaudReg[2]                         ; 11      ;
; BRG:brg2|BaudReg[0]                         ; 11      ;
; Total number of inverted registers = 112*   ;         ;
+---------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ALU_Op_r[2]                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|MMU4:MemoryManagement|mmu_entry[3].frame[5]                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Microcomputer|MMU4:MemoryManagement|mmu_entry[2].frame[4]                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Microcomputer|MMU4:MemoryManagement|mmu_entry[1].frame[2]                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|MMU4:MemoryManagement|mmu_entry[0].frame[3]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|counter[14]                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|counter[1]                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|BRG:brg3|counter[11]                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg3|counter[9]                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|BRG:brg2|counter[11]                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg2|counter[8]                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|counter[15]                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|counter[0]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|RegAddrC[1]                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charVert[2]                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|Read_To_Reg_r[2]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|gdataOut[7]                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param4[1]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|keyAddr[7]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|XY_State[1]                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charHoriz[5]                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelCount[1]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2Byte[6]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ISet[1]                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TState[1]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelClockCount[0]                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param1[6]                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param2[0]                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param3[6]                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|MCycle[1]                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|R[1]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|reload[4]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|reload[0]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg3|reload[1]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg3|reload[0]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg2|reload[4]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg2|reload[8]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|reload[4]                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|reload[8]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ClkCount[0]                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbInPointer[1]                                                                                                                                          ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWatchdogTimer[21]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charScanLine[1]                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io4|rxClockCount[4]                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io3|rxClockCount[4]                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io5|rxClockCount[2]                                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|rxClockCount[5]                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[0]                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[3]                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[11]                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|IR[2]                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteClkCount[4]                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io4|rxBitCount[2]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io3|rxBitCount[1]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io5|rxBitCount[3]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxBitCount[2]                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[46]                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io4|txBitCount[0]                                                                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io4|txBuffer[1]                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io3|txBitCount[2]                                                                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io3|txBuffer[1]                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io5|txBitCount[0]                                                                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io5|txBuffer[4]                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|dispCharWRData[3]                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|txBitCount[2]                                                                                                                                                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBuffer[3]                                                                                                                                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|BusB[7]                                                                                                                                                      ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|BusA[3]                                                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io4|txClockCount[4]                                                                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io3|txClockCount[5]                                                                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io5|txClockCount[0]                                                                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txClockCount[4]                                                                                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoB1                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[6]                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|recv_data[28]                                                                                                                                               ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[39]                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[16]                                                                                                                                                 ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWriteTimer[18]                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|startAddr[10]                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoB0                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |Microcomputer|Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|\fsm:byte_counter[3]                                                                                                                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|data_sig[7]                                                                                                                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|\fsm:byte_counter[1]                                                                                                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|paramCount[0]                                                                                                                                           ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|PC[4]                                                                                                                                                        ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|A[3]                                                                                                                                                         ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|PC[13]                                                                                                                                                       ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|A[15]                                                                                                                                                        ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHorizRestore[0]                                                                                                                                   ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVertRestore[3]                                                                                                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|\fsm:bit_counter[7]                                                                                                                                         ;
; 37:1               ; 3 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHoriz[2]                                                                                                                                          ;
; 38:1               ; 4 bits    ; 100 LEs       ; 48 LEs               ; 52 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHoriz[6]                                                                                                                                          ;
; 41:1               ; 3 bits    ; 81 LEs        ; 36 LEs               ; 45 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVert[2]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|MMU4:MemoryManagement|mmu_entry[3].frame[0]                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|BRG:brg4|BaudReg[0]                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|BRG:brg3|BaudReg[0]                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|BRG:brg2|BaudReg[0]                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|BRG:brg1|BaudReg[0]                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|DO[2]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|SP[7]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|SP[8]                                                                                                                                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteByte[0]                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ACC[3]                                                                                                                                                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|F[5]                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Microcomputer|MMU4:MemoryManagement|Mux4                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|Q_t                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[2]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|paramCount                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[3]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux32                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|Mux13                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[7]                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegDIL[5]                                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux24                                                                                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux2                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegAddrA[1]                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io4|Selector36                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io4|Selector10                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io3|Selector35                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io3|Selector10                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io5|Selector34                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io5|Selector12                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|escState.processingParams                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|escState.processingAdditionalParams                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector36                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector12                                                                                                                                                   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[0]                                                                                                                                                  ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                                                                                                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegWEL                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[7]                                                                                                                                                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Microcomputer|cpuDataIn[0]                                                                                                                                                                  ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|return_state.receive_ocr_wait                                                                                                                               ;
; 13:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |Microcomputer|cpuDataIn[7]                                                                                                                                                                  ;
; 16:1               ; 10 bits   ; 100 LEs       ; 40 LEs               ; 60 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector85                                                                                                                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector97                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; mode           ; 1     ; Signed Integer                ;
; t2write        ; 1     ; Signed Integer                ;
; iowait         ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; mode           ; 1     ; Signed Integer                       ;
; iowait         ; 0     ; Signed Integer                       ;
; flag_c         ; 0     ; Signed Integer                       ;
; flag_n         ; 1     ; Signed Integer                       ;
; flag_p         ; 2     ; Signed Integer                       ;
; flag_x         ; 3     ; Signed Integer                       ;
; flag_h         ; 4     ; Signed Integer                       ;
; flag_y         ; 5     ; Signed Integer                       ;
; flag_z         ; 6     ; Signed Integer                       ;
; flag_s         ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                       ;
; flag_c         ; 0     ; Signed Integer                                       ;
; flag_n         ; 1     ; Signed Integer                                       ;
; flag_p         ; 2     ; Signed Integer                                       ;
; flag_x         ; 3     ; Signed Integer                                       ;
; flag_h         ; 4     ; Signed Integer                                       ;
; flag_y         ; 5     ; Signed Integer                                       ;
; flag_z         ; 6     ; Signed Integer                                       ;
; flag_s         ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; flag_c         ; 0     ; Signed Integer                                   ;
; flag_n         ; 1     ; Signed Integer                                   ;
; flag_p         ; 2     ; Signed Integer                                   ;
; flag_x         ; 3     ; Signed Integer                                   ;
; flag_h         ; 4     ; Signed Integer                                   ;
; flag_y         ; 5     ; Signed Integer                                   ;
; flag_z         ; 6     ; Signed Integer                                   ;
; flag_s         ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Z80_CMON_ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-------------------------------+
; Parameter Name                     ; Value                     ; Type                          ;
+------------------------------------+---------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                       ;
; OPERATION_MODE                     ; ROM                       ; Untyped                       ;
; WIDTH_A                            ; 8                         ; Signed Integer                ;
; WIDTHAD_A                          ; 11                        ; Signed Integer                ;
; NUMWORDS_A                         ; 2048                      ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0                    ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                       ;
; WIDTH_B                            ; 1                         ; Signed Integer                ;
; WIDTHAD_B                          ; 1                         ; Signed Integer                ;
; NUMWORDS_B                         ; 0                         ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                       ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                       ;
; INIT_FILE                          ; ../../ROMS/Z80/CMON32.HEX ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                         ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                         ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_05s3           ; Untyped                       ;
+------------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2 ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 1        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 30       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1609     ; Signed Integer                   ;
; display_top_scanline ; 35       ; Signed Integer                   ;
; display_left_clock   ; 288      ; Signed Integer                   ;
; vert_scanlines       ; 527      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                  ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                       ;
+------------------------------------+-----------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                    ;
; WIDTH_A                            ; 8                                 ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                                 ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                               ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                    ;
; WIDTH_B                            ; 1                                 ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                    ;
; INIT_FILE                          ; ../Components/TERMINAL/keymap.hex ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                      ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_vc91                   ; Untyped                                    ;
+------------------------------------+-----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ; Untyped                                             ;
; WIDTH_A                            ; 8                                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 11                                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 2048                                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; WIDTH_B                            ; 8                                         ; Signed Integer                                      ;
; WIDTHAD_B                          ; 11                                        ; Signed Integer                                      ;
; NUMWORDS_B                         ; 2048                                      ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0                                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                             ;
; INIT_FILE                          ; ../../Components/TERMINAL/CGAFontBold.HEX ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_h2c2                           ; Untyped                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_la72      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 2400                 ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 2400                 ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_3772      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 2400                 ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 2400                 ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_3772      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_controller:sd1 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; clkedge_divider ; 100   ; Signed Integer                       ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io5|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io4|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io3|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                      ;
; LPM_WIDTHD             ; 14             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                      ;
; LPM_WIDTHD             ; 14             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                      ;
; LPM_WIDTHD             ; 14             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                           ;
; Entity Instance                           ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 0                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 19200                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 19200                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 2400                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 2400                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 2400                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 2400                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BRG:brg4"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io4"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BRG:brg3"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io3"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BRG:brg2"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io5"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                 ;
; wren_a ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                               ;
; wren_a ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                 ;
; wren_a ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                            ;
; wren_a ; Input ; Info     ; Stuck at GND                                            ;
+--------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2"                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; video ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gsel  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BRG:brg1"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io1"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1|T80:u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                     ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+
; 0              ; ROM         ; 8     ; 2048  ; Read/Write ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 91                          ;
; cycloneiii_ff         ; 1578                        ;
;     CLR               ; 125                         ;
;     CLR SCLR          ; 24                          ;
;     CLR SLD           ; 12                          ;
;     ENA               ; 655                         ;
;     ENA CLR           ; 203                         ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 143                         ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 57                          ;
;     SCLR              ; 106                         ;
;     SLD               ; 4                           ;
;     plain             ; 181                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 4812                        ;
;     arith             ; 713                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 451                         ;
;         3 data inputs ; 259                         ;
;     normal            ; 4099                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 447                         ;
;         3 data inputs ; 850                         ;
;         4 data inputs ; 2688                        ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 19.40                       ;
; Average LUT depth     ; 6.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 20 09:39:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/charrom2k0.vhd
    Info (12022): Found design unit 1: CharROM2k0-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd Line: 58
    Info (12023): Found entity 1: CharROM2k0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/displayram2k4.vhd
    Info (12022): Found design unit 1: displayram2k4-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/graphicram2k4.vhd
    Info (12022): Found design unit 1: Graphicram2k4-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd Line: 58
    Info (12023): Found entity 1: GraphicRam2K4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/cgagrfrom.vhd
    Info (12022): Found design unit 1: CGAGrfrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAGrfRom.vhd Line: 52
    Info (12023): Found entity 1: CGAGrfRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAGrfRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pllto50.vhd
    Info (12022): Found design unit 1: pllto50-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/PLLto50.vhd Line: 51
    Info (12023): Found entity 1: PLLto50 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/PLLto50.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file microcomputer.vhd
    Info (12022): Found design unit 1: Microcomputer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 91
    Info (12023): Found entity 1: Microcomputer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/keymaprom.vhd
    Info (12022): Found design unit 1: keymaprom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd Line: 52
    Info (12023): Found entity 1: keyMapRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 106
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/brg/brg.vhd
    Info (12022): Found design unit 1: BRG-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 32
    Info (12023): Found entity 1: BRG File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/BRG/brg.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/mmu/mmu4.vhd
    Info (12022): Found design unit 1: MMU4-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd Line: 35
    Info (12023): Found entity 1: MMU4 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 42
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/UART/bufferedUART.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/components/sdcard/sd_controller.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd Line: 124
    Info (12023): Found entity 1: sd_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd Line: 102
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp_on_retro-ep4ce15/multicomp-z80_vhdl_3xtty_1xvga/roms/z80/z80_cmon_rom.vhd
    Info (12022): Found design unit 1: z80_cmon_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd Line: 53
    Info (12023): Found entity 1: Z80_CMON_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd Line: 43
Info (12127): Elaborating entity "Microcomputer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(112): object "n_ledsel" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 112
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:cpu1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 286
Info (12128): Elaborating entity "T80" for hierarchy "T80s:cpu1|T80:u0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80s.vhd Line: 115
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:cpu1|T80:u0|T80_ALU:alu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/Z80/T80.vhd Line: 819
Info (12128): Elaborating entity "Z80_CMON_ROM" for hierarchy "Z80_CMON_ROM:rom1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 311
Info (12128): Elaborating entity "altsyncram" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/Z80_CMON_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../ROMS/Z80/CMON32.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05s3.tdf
    Info (12023): Found entity 1: altsyncram_05s3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_05s3" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mgq2.tdf
    Info (12023): Found entity 1: altsyncram_mgq2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_mgq2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mgq2" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf Line: 35
Warning (113015): Width of data items in "CMON32.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "CMON32.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/ROMS/Z80/CMON32.HEX Line: 10
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf Line: 36
Info (12133): Instantiated megafunction "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_05s3.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "MMU4" for hierarchy "MMU4:MemoryManagement" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 320
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:io1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 360
Info (12128): Elaborating entity "BRG" for hierarchy "BRG:brg1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 379
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:io2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 390
Warning (10540): VHDL Signal Declaration warning at SBCTextDisplayRGB.vhd(163): used explicit default value for signal "gcursAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at SBCTextDisplayRGB.vhd(166): object "gcursAddr_xx" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 166
Info (12128): Elaborating entity "keyMapRom" for hierarchy "SBCTextDisplayRGB:io2|keyMapRom:keyRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 266
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd Line: 84
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keyMapRom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Components/TERMINAL/keymap.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vc91.tdf
    Info (12023): Found entity 1: altsyncram_vc91 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_vc91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vc91" for hierarchy "SBCTextDisplayRGB:io2|keyMapRom:keyRom|altsyncram:altsyncram_component|altsyncram_vc91:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "keymap.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "keymap.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/keymap.hex Line: 10
Info (12128): Elaborating entity "CharROM2k0" for hierarchy "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 283
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd Line: 110
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd Line: 110
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CharROM2k0.vhd Line: 110
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Components/TERMINAL/CGAFontBold.HEX"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h2c2.tdf
    Info (12023): Found entity 1: altsyncram_h2c2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_h2c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h2c2" for hierarchy "SBCTextDisplayRGB:io2|CharROM2k0:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_h2c2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "CGAFontBold.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/CGAFontBold.HEX Line: 10
Info (12128): Elaborating entity "GraphicRam2K4" for hierarchy "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 309
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd Line: 109
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/GraphicRam2K4.vhd Line: 109
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la72.tdf
    Info (12023): Found entity 1: altsyncram_la72 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_la72" for hierarchy "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_lsa:decode2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|decode_e8a:rden_decode_a" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf
    Info (12023): Found entity 1: mux_5nb File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/mux_5nb.tdf Line: 23
Info (12128): Elaborating entity "mux_5nb" for hierarchy "SBCTextDisplayRGB:io2|GraphicRam2K4:\GEN_2KGRFRAM:dispGrfRam|altsyncram:altsyncram_component|altsyncram_la72:auto_generated|mux_5nb:mux4" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_la72.tdf Line: 53
Info (12128): Elaborating entity "DisplayRam2K4" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 333
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd Line: 109
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/DisplayRam2K4.vhd Line: 109
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2400"
    Info (12134): Parameter "numwords_b" = "2400"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3772.tdf
    Info (12023): Found entity 1: altsyncram_3772 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_3772.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3772" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K4:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_3772:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 556
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.20.09:40:01 Progress: Loading sld0df0660b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/ip/sld0df0660b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io5|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io4|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io3|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io1|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "SBCTextDisplayRGB:io2|kbBuffer" is uninferred due to inappropriate RAM size File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 211
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io5|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io4|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io3|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io1|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 386
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 387
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
Info (12130): Elaborated megafunction instantiation "bufferedUART:io5|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:io5|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/altsyncram_3ce1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 386
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 386
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/lpm_divide_kcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/db/add_sub_8pc.tdf Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/MMU/MMU4.vhd Line: 41
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register sd_controller:sd1|driveLED will power up to Low File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd Line: 119
    Critical Warning (18010): Register grafON will power up to Low File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 168
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[7] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd Line: 557
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[6] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd Line: 557
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[3] will power up to High File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/SDCARD/sd_controller.vhd Line: 557
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~4" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~6" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~8" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~10" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
    Info (17048): Logic cell "SBCTextDisplayRGB:io2|Add6~12" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 389
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "cts4" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.vhd Line: 64
Info (21057): Implemented 5632 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 5467 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Sat Mar 20 09:40:39 2021
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:37


