#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  5 01:00:08 2022
# Process ID: 19204
# Current directory: C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21132 C:\Users\divya\OneDrive\Documents\College\4th Sem\Vivado\ALU_32Bit\ALU_32Bit.xpr
# Log file: C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/vivado.log
# Journal file: C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit\vivado.jou
# Running On: LAPTOP-22D1JURG, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 7968 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1220.148 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: ALU_32Bit
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1679.492 ; gain = 332.762
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ALU_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'AMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:30]
INFO: [Synth 8-638] synthesizing module 'TwoToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'TwoToOne_MUX' (1#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:12]
INFO: [Synth 8-3491] module 'TwoToOne_MUX' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/TwoToOne_MUX.vhd:4' bound to instance 'BMX' of component 'TwoToOne_Mux' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:31]
INFO: [Synth 8-3491] module 'Carry_Select_Adder_32Bit' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:35' bound to instance 'Adder' of component 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Carry_Select_Adder_32Bit' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:46]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:55]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:56]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux2_1' (3#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Full_Adder.vhd:4' bound to instance 'FA_2' of component 'Full_Adder' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'Mux' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:63]
INFO: [Synth 8-3491] module 'Mux2_1' declared at 'C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Mux2_1.vhd:4' bound to instance 'MUX_Res' of component 'Mux2_1' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:68]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Carry_Select_Adder_32Bit' (4#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/Carry_Select_Adder_32Bit.vhd:46]
INFO: [Synth 8-638] synthesizing module 'LLS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LLS' (5#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LLS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'LRS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LRS' (6#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/LRS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALS' (7#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ARS' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ARS' (8#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ARS.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SixteenToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-638] synthesizing module 'FourToOne_MUX' [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FourToOne_MUX' (9#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/FourToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SixteenToOne_MUX' (10#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/MUX/MUX.srcs/sources_1/new/SixteenToOne_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_32Bit' (11#1) [C:/Users/divya/OneDrive/Documents/College/4th Sem/Vivado/ALU_32Bit/ALU_32Bit.srcs/sources_1/new/ALU_32Bit.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1759.367 ; gain = 412.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1759.367 ; gain = 412.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1759.367 ; gain = 412.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1759.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1894.211 ; gain = 547.480
126 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1894.211 ; gain = 674.062
