ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU3
  48              		.loc 1 38 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  43:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 43 3 is_stmt 1 view .LVU5
  52              		.loc 1 43 18 is_stmt 0 view .LVU6
  53 0012 1748     		ldr	r0, .L9
  54 0014 174A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 16799;
  56              		.loc 1 44 3 is_stmt 1 view .LVU7
  57              		.loc 1 44 24 is_stmt 0 view .LVU8
  58 0018 44F29F12 		movw	r2, #16799
  59 001c 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim1.Init.Period = 9999;
  63              		.loc 1 46 3 is_stmt 1 view .LVU11
  64              		.loc 1 46 21 is_stmt 0 view .LVU12
  65 0020 42F20F72 		movw	r2, #9999
  66 0024 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 28 is_stmt 0 view .LVU14
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 3


  69 0026 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 48 3 is_stmt 1 view .LVU15
  71              		.loc 1 48 32 is_stmt 0 view .LVU16
  72 0028 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 49 3 is_stmt 1 view .LVU17
  74              		.loc 1 49 32 is_stmt 0 view .LVU18
  75 002a 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 50 3 is_stmt 1 view .LVU19
  77              		.loc 1 50 7 is_stmt 0 view .LVU20
  78 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 50 6 view .LVU21
  81 0030 A8B9     		cbnz	r0, .L6
  82              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 54 3 is_stmt 1 view .LVU22
  84              		.loc 1 54 34 is_stmt 0 view .LVU23
  85 0032 4FF48053 		mov	r3, #4096
  86 0036 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 55 3 is_stmt 1 view .LVU24
  88              		.loc 1 55 7 is_stmt 0 view .LVU25
  89 0038 02A9     		add	r1, sp, #8
  90 003a 0D48     		ldr	r0, .L9
  91 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 55 6 view .LVU26
  94 0040 80B9     		cbnz	r0, .L7
  95              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 59 3 is_stmt 1 view .LVU27
  97              		.loc 1 59 37 is_stmt 0 view .LVU28
  98 0042 0023     		movs	r3, #0
  99 0044 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 60 3 is_stmt 1 view .LVU29
 101              		.loc 1 60 33 is_stmt 0 view .LVU30
 102 0046 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 61 3 is_stmt 1 view .LVU31
 104              		.loc 1 61 7 is_stmt 0 view .LVU32
 105 0048 6946     		mov	r1, sp
 106 004a 0948     		ldr	r0, .L9
 107 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 61 6 view .LVU33
 110 0050 58B9     		cbnz	r0, .L8
 111              	.L4:
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 4


  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  66:Core/Src/tim.c ****   HAL_TIM_Base_Start_IT(&htim1);
 112              		.loc 1 66 3 is_stmt 1 view .LVU34
 113 0052 0748     		ldr	r0, .L9
 114 0054 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 115              	.LVL3:
  67:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 116              		.loc 1 69 1 is_stmt 0 view .LVU35
 117 0058 07B0     		add	sp, sp, #28
 118              	.LCFI2:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 005a 5DF804FB 		ldr	pc, [sp], #4
 123              	.L6:
 124              	.LCFI3:
 125              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 126              		.loc 1 52 5 is_stmt 1 view .LVU36
 127 005e FFF7FEFF 		bl	Error_Handler
 128              	.LVL4:
 129 0062 E6E7     		b	.L2
 130              	.L7:
  57:Core/Src/tim.c ****   }
 131              		.loc 1 57 5 view .LVU37
 132 0064 FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134 0068 EBE7     		b	.L3
 135              	.L8:
  63:Core/Src/tim.c ****   }
 136              		.loc 1 63 5 view .LVU38
 137 006a FFF7FEFF 		bl	Error_Handler
 138              	.LVL6:
 139 006e F0E7     		b	.L4
 140              	.L10:
 141              		.align	2
 142              	.L9:
 143 0070 00000000 		.word	.LANCHOR0
 144 0074 00000140 		.word	1073807360
 145              		.cfi_endproc
 146              	.LFE130:
 148              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 149              		.align	1
 150              		.global	HAL_TIM_Base_MspInit
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	HAL_TIM_Base_MspInit:
 156              	.LVL7:
 157              	.LFB131:
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 5


  72:Core/Src/tim.c **** {
 158              		.loc 1 72 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 0, uses_anonymous_args = 0
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 162              		.loc 1 74 3 view .LVU40
 163              		.loc 1 74 20 is_stmt 0 view .LVU41
 164 0000 0268     		ldr	r2, [r0]
 165              		.loc 1 74 5 view .LVU42
 166 0002 0E4B     		ldr	r3, .L18
 167 0004 9A42     		cmp	r2, r3
 168 0006 00D0     		beq	.L17
 169 0008 7047     		bx	lr
 170              	.L17:
  72:Core/Src/tim.c **** 
 171              		.loc 1 72 1 view .LVU43
 172 000a 00B5     		push	{lr}
 173              	.LCFI4:
 174              		.cfi_def_cfa_offset 4
 175              		.cfi_offset 14, -4
 176 000c 83B0     		sub	sp, sp, #12
 177              	.LCFI5:
 178              		.cfi_def_cfa_offset 16
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  79:Core/Src/tim.c ****     /* TIM1 clock enable */
  80:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 179              		.loc 1 80 5 is_stmt 1 view .LVU44
 180              	.LBB2:
 181              		.loc 1 80 5 view .LVU45
 182 000e 0021     		movs	r1, #0
 183 0010 0191     		str	r1, [sp, #4]
 184              		.loc 1 80 5 view .LVU46
 185 0012 03F59C33 		add	r3, r3, #79872
 186 0016 5A6C     		ldr	r2, [r3, #68]
 187 0018 42F00102 		orr	r2, r2, #1
 188 001c 5A64     		str	r2, [r3, #68]
 189              		.loc 1 80 5 view .LVU47
 190 001e 5B6C     		ldr	r3, [r3, #68]
 191 0020 03F00103 		and	r3, r3, #1
 192 0024 0193     		str	r3, [sp, #4]
 193              		.loc 1 80 5 view .LVU48
 194 0026 019B     		ldr	r3, [sp, #4]
 195              	.LBE2:
 196              		.loc 1 80 5 view .LVU49
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****     /* TIM1 interrupt Init */
  83:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 197              		.loc 1 83 5 view .LVU50
 198 0028 0A46     		mov	r2, r1
 199 002a 1920     		movs	r0, #25
 200              	.LVL8:
 201              		.loc 1 83 5 is_stmt 0 view .LVU51
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 6


 202 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 203              	.LVL9:
  84:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 204              		.loc 1 84 5 is_stmt 1 view .LVU52
 205 0030 1920     		movs	r0, #25
 206 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 207              	.LVL10:
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c **** }
 208              		.loc 1 89 1 is_stmt 0 view .LVU53
 209 0036 03B0     		add	sp, sp, #12
 210              	.LCFI6:
 211              		.cfi_def_cfa_offset 4
 212              		@ sp needed
 213 0038 5DF804FB 		ldr	pc, [sp], #4
 214              	.L19:
 215              		.align	2
 216              	.L18:
 217 003c 00000140 		.word	1073807360
 218              		.cfi_endproc
 219              	.LFE131:
 221              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 222              		.align	1
 223              		.global	HAL_TIM_Base_MspDeInit
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	HAL_TIM_Base_MspDeInit:
 229              	.LVL11:
 230              	.LFB132:
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  92:Core/Src/tim.c **** {
 231              		.loc 1 92 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		.loc 1 92 1 is_stmt 0 view .LVU55
 236 0000 08B5     		push	{r3, lr}
 237              	.LCFI7:
 238              		.cfi_def_cfa_offset 8
 239              		.cfi_offset 3, -8
 240              		.cfi_offset 14, -4
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 241              		.loc 1 94 3 is_stmt 1 view .LVU56
 242              		.loc 1 94 20 is_stmt 0 view .LVU57
 243 0002 0268     		ldr	r2, [r0]
 244              		.loc 1 94 5 view .LVU58
 245 0004 064B     		ldr	r3, .L24
 246 0006 9A42     		cmp	r2, r3
 247 0008 00D0     		beq	.L23
 248              	.LVL12:
 249              	.L20:
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 7


  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
  99:Core/Src/tim.c ****     /* Peripheral clock disable */
 100:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 103:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c **** }
 250              		.loc 1 108 1 view .LVU59
 251 000a 08BD     		pop	{r3, pc}
 252              	.LVL13:
 253              	.L23:
 100:Core/Src/tim.c **** 
 254              		.loc 1 100 5 is_stmt 1 view .LVU60
 255 000c 054A     		ldr	r2, .L24+4
 256 000e 536C     		ldr	r3, [r2, #68]
 257 0010 23F00103 		bic	r3, r3, #1
 258 0014 5364     		str	r3, [r2, #68]
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 259              		.loc 1 103 5 view .LVU61
 260 0016 1920     		movs	r0, #25
 261              	.LVL14:
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 262              		.loc 1 103 5 is_stmt 0 view .LVU62
 263 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 264              	.LVL15:
 265              		.loc 1 108 1 view .LVU63
 266 001c F5E7     		b	.L20
 267              	.L25:
 268 001e 00BF     		.align	2
 269              	.L24:
 270 0020 00000140 		.word	1073807360
 271 0024 00380240 		.word	1073887232
 272              		.cfi_endproc
 273              	.LFE132:
 275              		.global	htim1
 276              		.section	.bss.htim1,"aw",%nobits
 277              		.align	2
 278              		.set	.LANCHOR0,. + 0
 281              	htim1:
 282 0000 00000000 		.space	72
 282      00000000 
 282      00000000 
 282      00000000 
 282      00000000 
 283              		.text
 284              	.Letext0:
 285              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 286              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 287              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 288              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 8


 289              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 290              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 291              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 292              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 293              		.file 10 "Core/Inc/main.h"
 294              		.file 11 "Core/Inc/tim.h"
ARM GAS  C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:20     .text.MX_TIM1_Init:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:26     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:143    .text.MX_TIM1_Init:00000070 $d
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:149    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:155    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:217    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:222    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:228    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:270    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:281    .bss.htim1:00000000 htim1
C:\Users\xixi\AppData\Local\Temp\ccQG78wp.s:277    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Start_IT
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
