
pd1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005874  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005934  08005934  00015934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a0c  08005a0c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005a0c  08005a0c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005a0c  08005a0c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a0c  08005a0c  00015a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a10  08005a10  00015a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005a14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000070  08005a84  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000288  08005a84  00020288  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fec6  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002398  00000000  00000000  0002ff5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  000322f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d80  00000000  00000000  00033160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a3e9  00000000  00000000  00033ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010f70  00000000  00000000  0004e2c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095e4d  00000000  00000000  0005f239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f5086  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ba4  00000000  00000000  000f50d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800591c 	.word	0x0800591c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800591c 	.word	0x0800591c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000410:	2301      	movs	r3, #1
 8000412:	425b      	negs	r3, r3
 8000414:	1d39      	adds	r1, r7, #4
 8000416:	4804      	ldr	r0, [pc, #16]	; (8000428 <__io_putchar+0x20>)
 8000418:	2201      	movs	r2, #1
 800041a:	f003 f8b3 	bl	8003584 <HAL_UART_Transmit>
  return ch;
 800041e:	687b      	ldr	r3, [r7, #4]
}
 8000420:	0018      	movs	r0, r3
 8000422:	46bd      	mov	sp, r7
 8000424:	b002      	add	sp, #8
 8000426:	bd80      	pop	{r7, pc}
 8000428:	200001dc 	.word	0x200001dc

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 fd5d 	bl	8000ef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f875 	bl	8000524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800043a:	f000 fa27 	bl	800088c <MX_GPIO_Init>
  MX_DMA_Init();
 800043e:	f000 fa07 	bl	8000850 <MX_DMA_Init>
  MX_ADC_Init();
 8000442:	f000 f8d7 	bl	80005f4 <MX_ADC_Init>
  MX_TIM1_Init();
 8000446:	f000 f94b 	bl	80006e0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800044a:	f000 f9d1 	bl	80007f0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800044e:	f000 f99f 	bl	8000790 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1,&rxEN,1);
 8000452:	492c      	ldr	r1, [pc, #176]	; (8000504 <main+0xd8>)
 8000454:	4b2c      	ldr	r3, [pc, #176]	; (8000508 <main+0xdc>)
 8000456:	2201      	movs	r2, #1
 8000458:	0018      	movs	r0, r3
 800045a:	f003 f93c 	bl	80036d6 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  const int interval = 1000;
 800045e:	23fa      	movs	r3, #250	; 0xfa
 8000460:	009b      	lsls	r3, r3, #2
 8000462:	607b      	str	r3, [r7, #4]
  HAL_TIM_Base_Start_IT(&htim1);
 8000464:	4b29      	ldr	r3, [pc, #164]	; (800050c <main+0xe0>)
 8000466:	0018      	movs	r0, r3
 8000468:	f002 fc6a 	bl	8002d40 <HAL_TIM_Base_Start_IT>

    /* USER CODE BEGIN 3 */
	  //surowe dane z przetwornika - pokazuje tylko to co pobiera siÄ™ co interval
	  //-------------------------------------------------------------------
	  //dane EMG podane w mV
	  emg[0]=raw[0]*3300/4095;
 800046c:	4b28      	ldr	r3, [pc, #160]	; (8000510 <main+0xe4>)
 800046e:	881b      	ldrh	r3, [r3, #0]
 8000470:	001a      	movs	r2, r3
 8000472:	4b28      	ldr	r3, [pc, #160]	; (8000514 <main+0xe8>)
 8000474:	4353      	muls	r3, r2
 8000476:	4928      	ldr	r1, [pc, #160]	; (8000518 <main+0xec>)
 8000478:	0018      	movs	r0, r3
 800047a:	f7ff fed9 	bl	8000230 <__divsi3>
 800047e:	0003      	movs	r3, r0
 8000480:	b29a      	uxth	r2, r3
 8000482:	4b26      	ldr	r3, [pc, #152]	; (800051c <main+0xf0>)
 8000484:	801a      	strh	r2, [r3, #0]
	  emg[1]=raw[1]*3300/4095;
 8000486:	4b22      	ldr	r3, [pc, #136]	; (8000510 <main+0xe4>)
 8000488:	885b      	ldrh	r3, [r3, #2]
 800048a:	001a      	movs	r2, r3
 800048c:	4b21      	ldr	r3, [pc, #132]	; (8000514 <main+0xe8>)
 800048e:	4353      	muls	r3, r2
 8000490:	4921      	ldr	r1, [pc, #132]	; (8000518 <main+0xec>)
 8000492:	0018      	movs	r0, r3
 8000494:	f7ff fecc 	bl	8000230 <__divsi3>
 8000498:	0003      	movs	r3, r0
 800049a:	b29a      	uxth	r2, r3
 800049c:	4b1f      	ldr	r3, [pc, #124]	; (800051c <main+0xf0>)
 800049e:	805a      	strh	r2, [r3, #2]
	  emg[2]=raw[2]*3300/4095;
 80004a0:	4b1b      	ldr	r3, [pc, #108]	; (8000510 <main+0xe4>)
 80004a2:	889b      	ldrh	r3, [r3, #4]
 80004a4:	001a      	movs	r2, r3
 80004a6:	4b1b      	ldr	r3, [pc, #108]	; (8000514 <main+0xe8>)
 80004a8:	4353      	muls	r3, r2
 80004aa:	491b      	ldr	r1, [pc, #108]	; (8000518 <main+0xec>)
 80004ac:	0018      	movs	r0, r3
 80004ae:	f7ff febf 	bl	8000230 <__divsi3>
 80004b2:	0003      	movs	r3, r0
 80004b4:	b29a      	uxth	r2, r3
 80004b6:	4b19      	ldr	r3, [pc, #100]	; (800051c <main+0xf0>)
 80004b8:	809a      	strh	r2, [r3, #4]
	  //wyswietlenie danych w mV
	  printf("%d\r\n",emg[0]);
 80004ba:	4b18      	ldr	r3, [pc, #96]	; (800051c <main+0xf0>)
 80004bc:	881b      	ldrh	r3, [r3, #0]
 80004be:	001a      	movs	r2, r3
 80004c0:	4b17      	ldr	r3, [pc, #92]	; (8000520 <main+0xf4>)
 80004c2:	0011      	movs	r1, r2
 80004c4:	0018      	movs	r0, r3
 80004c6:	f004 fa51 	bl	800496c <iprintf>
	  HAL_Delay(interval);
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	0018      	movs	r0, r3
 80004ce:	f000 fd73 	bl	8000fb8 <HAL_Delay>
	  printf("%d\r\n",emg[1]);
 80004d2:	4b12      	ldr	r3, [pc, #72]	; (800051c <main+0xf0>)
 80004d4:	885b      	ldrh	r3, [r3, #2]
 80004d6:	001a      	movs	r2, r3
 80004d8:	4b11      	ldr	r3, [pc, #68]	; (8000520 <main+0xf4>)
 80004da:	0011      	movs	r1, r2
 80004dc:	0018      	movs	r0, r3
 80004de:	f004 fa45 	bl	800496c <iprintf>
	  HAL_Delay(interval);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fd67 	bl	8000fb8 <HAL_Delay>
	  printf("%d\r\n",emg[2]);
 80004ea:	4b0c      	ldr	r3, [pc, #48]	; (800051c <main+0xf0>)
 80004ec:	889b      	ldrh	r3, [r3, #4]
 80004ee:	001a      	movs	r2, r3
 80004f0:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <main+0xf4>)
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f004 fa39 	bl	800496c <iprintf>
	  HAL_Delay(interval);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 fd5b 	bl	8000fb8 <HAL_Delay>
	  emg[0]=raw[0]*3300/4095;
 8000502:	e7b3      	b.n	800046c <main+0x40>
 8000504:	2000026e 	.word	0x2000026e
 8000508:	20000158 	.word	0x20000158
 800050c:	20000110 	.word	0x20000110
 8000510:	20000260 	.word	0x20000260
 8000514:	00000ce4 	.word	0x00000ce4
 8000518:	00000fff 	.word	0x00000fff
 800051c:	20000268 	.word	0x20000268
 8000520:	08005934 	.word	0x08005934

08000524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000524:	b590      	push	{r4, r7, lr}
 8000526:	b099      	sub	sp, #100	; 0x64
 8000528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052a:	242c      	movs	r4, #44	; 0x2c
 800052c:	193b      	adds	r3, r7, r4
 800052e:	0018      	movs	r0, r3
 8000530:	2334      	movs	r3, #52	; 0x34
 8000532:	001a      	movs	r2, r3
 8000534:	2100      	movs	r1, #0
 8000536:	f004 fa11 	bl	800495c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053a:	231c      	movs	r3, #28
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	0018      	movs	r0, r3
 8000540:	2310      	movs	r3, #16
 8000542:	001a      	movs	r2, r3
 8000544:	2100      	movs	r1, #0
 8000546:	f004 fa09 	bl	800495c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	0018      	movs	r0, r3
 800054e:	2318      	movs	r3, #24
 8000550:	001a      	movs	r2, r3
 8000552:	2100      	movs	r1, #0
 8000554:	f004 fa02 	bl	800495c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000558:	0021      	movs	r1, r4
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2212      	movs	r2, #18
 800055e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2201      	movs	r2, #1
 8000564:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2201      	movs	r2, #1
 800056a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2210      	movs	r2, #16
 8000570:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2210      	movs	r2, #16
 8000576:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2202      	movs	r2, #2
 800057c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2280      	movs	r2, #128	; 0x80
 8000582:	0212      	lsls	r2, r2, #8
 8000584:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2200      	movs	r2, #0
 800058a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2200      	movs	r2, #0
 8000590:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000592:	187b      	adds	r3, r7, r1
 8000594:	0018      	movs	r0, r3
 8000596:	f001 fd95 	bl	80020c4 <HAL_RCC_OscConfig>
 800059a:	1e03      	subs	r3, r0, #0
 800059c:	d001      	beq.n	80005a2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800059e:	f000 fa33 	bl	8000a08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a2:	211c      	movs	r1, #28
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2207      	movs	r2, #7
 80005a8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2202      	movs	r2, #2
 80005ae:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2100      	movs	r1, #0
 80005c0:	0018      	movs	r0, r3
 80005c2:	f002 f905 	bl	80027d0 <HAL_RCC_ClockConfig>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80005ca:	f000 fa1d 	bl	8000a08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	2201      	movs	r2, #1
 80005d2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005da:	1d3b      	adds	r3, r7, #4
 80005dc:	0018      	movs	r0, r3
 80005de:	f002 fa71 	bl	8002ac4 <HAL_RCCEx_PeriphCLKConfig>
 80005e2:	1e03      	subs	r3, r0, #0
 80005e4:	d001      	beq.n	80005ea <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005e6:	f000 fa0f 	bl	8000a08 <Error_Handler>
  }
}
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	46bd      	mov	sp, r7
 80005ee:	b019      	add	sp, #100	; 0x64
 80005f0:	bd90      	pop	{r4, r7, pc}
	...

080005f4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005fa:	1d3b      	adds	r3, r7, #4
 80005fc:	0018      	movs	r0, r3
 80005fe:	230c      	movs	r3, #12
 8000600:	001a      	movs	r2, r3
 8000602:	2100      	movs	r1, #0
 8000604:	f004 f9aa 	bl	800495c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000608:	4b33      	ldr	r3, [pc, #204]	; (80006d8 <MX_ADC_Init+0xe4>)
 800060a:	4a34      	ldr	r2, [pc, #208]	; (80006dc <MX_ADC_Init+0xe8>)
 800060c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800060e:	4b32      	ldr	r3, [pc, #200]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000610:	2200      	movs	r2, #0
 8000612:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000614:	4b30      	ldr	r3, [pc, #192]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000616:	2200      	movs	r2, #0
 8000618:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800061a:	4b2f      	ldr	r3, [pc, #188]	; (80006d8 <MX_ADC_Init+0xe4>)
 800061c:	2200      	movs	r2, #0
 800061e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000620:	4b2d      	ldr	r3, [pc, #180]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000622:	2201      	movs	r2, #1
 8000624:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000626:	4b2c      	ldr	r3, [pc, #176]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000628:	2204      	movs	r2, #4
 800062a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800062c:	4b2a      	ldr	r3, [pc, #168]	; (80006d8 <MX_ADC_Init+0xe4>)
 800062e:	2200      	movs	r2, #0
 8000630:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000632:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000634:	2200      	movs	r2, #0
 8000636:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000638:	4b27      	ldr	r3, [pc, #156]	; (80006d8 <MX_ADC_Init+0xe4>)
 800063a:	2201      	movs	r2, #1
 800063c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800063e:	4b26      	ldr	r3, [pc, #152]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000640:	2200      	movs	r2, #0
 8000642:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000644:	4b24      	ldr	r3, [pc, #144]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000646:	22c2      	movs	r2, #194	; 0xc2
 8000648:	32ff      	adds	r2, #255	; 0xff
 800064a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800064c:	4b22      	ldr	r3, [pc, #136]	; (80006d8 <MX_ADC_Init+0xe4>)
 800064e:	2200      	movs	r2, #0
 8000650:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000652:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000654:	2224      	movs	r2, #36	; 0x24
 8000656:	2100      	movs	r1, #0
 8000658:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800065a:	4b1f      	ldr	r3, [pc, #124]	; (80006d8 <MX_ADC_Init+0xe4>)
 800065c:	2201      	movs	r2, #1
 800065e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000660:	4b1d      	ldr	r3, [pc, #116]	; (80006d8 <MX_ADC_Init+0xe4>)
 8000662:	0018      	movs	r0, r3
 8000664:	f000 fccc 	bl	8001000 <HAL_ADC_Init>
 8000668:	1e03      	subs	r3, r0, #0
 800066a:	d001      	beq.n	8000670 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800066c:	f000 f9cc 	bl	8000a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	2204      	movs	r2, #4
 8000674:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	2280      	movs	r2, #128	; 0x80
 800067a:	0152      	lsls	r2, r2, #5
 800067c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	2280      	movs	r2, #128	; 0x80
 8000682:	0552      	lsls	r2, r2, #21
 8000684:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000686:	1d3a      	adds	r2, r7, #4
 8000688:	4b13      	ldr	r3, [pc, #76]	; (80006d8 <MX_ADC_Init+0xe4>)
 800068a:	0011      	movs	r1, r2
 800068c:	0018      	movs	r0, r3
 800068e:	f000 fe89 	bl	80013a4 <HAL_ADC_ConfigChannel>
 8000692:	1e03      	subs	r3, r0, #0
 8000694:	d001      	beq.n	800069a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000696:	f000 f9b7 	bl	8000a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	2205      	movs	r2, #5
 800069e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80006a0:	1d3a      	adds	r2, r7, #4
 80006a2:	4b0d      	ldr	r3, [pc, #52]	; (80006d8 <MX_ADC_Init+0xe4>)
 80006a4:	0011      	movs	r1, r2
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 fe7c 	bl	80013a4 <HAL_ADC_ConfigChannel>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d001      	beq.n	80006b4 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 80006b0:	f000 f9aa 	bl	8000a08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	2206      	movs	r2, #6
 80006b8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80006ba:	1d3a      	adds	r2, r7, #4
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <MX_ADC_Init+0xe4>)
 80006be:	0011      	movs	r1, r2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fe6f 	bl	80013a4 <HAL_ADC_ConfigChannel>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <MX_ADC_Init+0xda>
  {
    Error_Handler();
 80006ca:	f000 f99d 	bl	8000a08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b004      	add	sp, #16
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	2000008c 	.word	0x2000008c
 80006dc:	40012400 	.word	0x40012400

080006e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b086      	sub	sp, #24
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006e6:	2308      	movs	r3, #8
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	0018      	movs	r0, r3
 80006ec:	2310      	movs	r3, #16
 80006ee:	001a      	movs	r2, r3
 80006f0:	2100      	movs	r1, #0
 80006f2:	f004 f933 	bl	800495c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f6:	003b      	movs	r3, r7
 80006f8:	0018      	movs	r0, r3
 80006fa:	2308      	movs	r3, #8
 80006fc:	001a      	movs	r2, r3
 80006fe:	2100      	movs	r1, #0
 8000700:	f004 f92c 	bl	800495c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <MX_TIM1_Init+0xa4>)
 8000706:	4a20      	ldr	r2, [pc, #128]	; (8000788 <MX_TIM1_Init+0xa8>)
 8000708:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800070a:	4b1e      	ldr	r3, [pc, #120]	; (8000784 <MX_TIM1_Init+0xa4>)
 800070c:	2200      	movs	r2, #0
 800070e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000710:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <MX_TIM1_Init+0xa4>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 16000-1;
 8000716:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <MX_TIM1_Init+0xa4>)
 8000718:	4a1c      	ldr	r2, [pc, #112]	; (800078c <MX_TIM1_Init+0xac>)
 800071a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800071c:	4b19      	ldr	r3, [pc, #100]	; (8000784 <MX_TIM1_Init+0xa4>)
 800071e:	2200      	movs	r2, #0
 8000720:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000722:	4b18      	ldr	r3, [pc, #96]	; (8000784 <MX_TIM1_Init+0xa4>)
 8000724:	2200      	movs	r2, #0
 8000726:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000728:	4b16      	ldr	r3, [pc, #88]	; (8000784 <MX_TIM1_Init+0xa4>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800072e:	4b15      	ldr	r3, [pc, #84]	; (8000784 <MX_TIM1_Init+0xa4>)
 8000730:	0018      	movs	r0, r3
 8000732:	f002 fab5 	bl	8002ca0 <HAL_TIM_Base_Init>
 8000736:	1e03      	subs	r3, r0, #0
 8000738:	d001      	beq.n	800073e <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800073a:	f000 f965 	bl	8000a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800073e:	2108      	movs	r1, #8
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2280      	movs	r2, #128	; 0x80
 8000744:	0152      	lsls	r2, r2, #5
 8000746:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000748:	187a      	adds	r2, r7, r1
 800074a:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <MX_TIM1_Init+0xa4>)
 800074c:	0011      	movs	r1, r2
 800074e:	0018      	movs	r0, r3
 8000750:	f002 fc58 	bl	8003004 <HAL_TIM_ConfigClockSource>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000758:	f000 f956 	bl	8000a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800075c:	003b      	movs	r3, r7
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000762:	003b      	movs	r3, r7
 8000764:	2200      	movs	r2, #0
 8000766:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000768:	003a      	movs	r2, r7
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <MX_TIM1_Init+0xa4>)
 800076c:	0011      	movs	r1, r2
 800076e:	0018      	movs	r0, r3
 8000770:	f002 fe4c 	bl	800340c <HAL_TIMEx_MasterConfigSynchronization>
 8000774:	1e03      	subs	r3, r0, #0
 8000776:	d001      	beq.n	800077c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000778:	f000 f946 	bl	8000a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	b006      	add	sp, #24
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000110 	.word	0x20000110
 8000788:	40012c00 	.word	0x40012c00
 800078c:	00003e7f 	.word	0x00003e7f

08000790 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 8000796:	4a15      	ldr	r2, [pc, #84]	; (80007ec <MX_USART1_UART_Init+0x5c>)
 8000798:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800079a:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 800079c:	2296      	movs	r2, #150	; 0x96
 800079e:	0192      	lsls	r2, r2, #6
 80007a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007a2:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007b6:	220c      	movs	r2, #12
 80007b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c0:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c6:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007d2:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <MX_USART1_UART_Init+0x58>)
 80007d4:	0018      	movs	r0, r3
 80007d6:	f002 fe81 	bl	80034dc <HAL_UART_Init>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d001      	beq.n	80007e2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007de:	f000 f913 	bl	8000a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000158 	.word	0x20000158
 80007ec:	40013800 	.word	0x40013800

080007f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f4:	4b14      	ldr	r3, [pc, #80]	; (8000848 <MX_USART2_UART_Init+0x58>)
 80007f6:	4a15      	ldr	r2, [pc, #84]	; (800084c <MX_USART2_UART_Init+0x5c>)
 80007f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80007fa:	4b13      	ldr	r3, [pc, #76]	; (8000848 <MX_USART2_UART_Init+0x58>)
 80007fc:	2296      	movs	r2, #150	; 0x96
 80007fe:	0212      	lsls	r2, r2, #8
 8000800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000802:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_USART2_UART_Init+0x58>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000808:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_USART2_UART_Init+0x58>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_USART2_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000814:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_USART2_UART_Init+0x58>)
 8000816:	220c      	movs	r2, #12
 8000818:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <MX_USART2_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000820:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_USART2_UART_Init+0x58>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000826:	4b08      	ldr	r3, [pc, #32]	; (8000848 <MX_USART2_UART_Init+0x58>)
 8000828:	2200      	movs	r2, #0
 800082a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_USART2_UART_Init+0x58>)
 800082e:	2200      	movs	r2, #0
 8000830:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000832:	4b05      	ldr	r3, [pc, #20]	; (8000848 <MX_USART2_UART_Init+0x58>)
 8000834:	0018      	movs	r0, r3
 8000836:	f002 fe51 	bl	80034dc <HAL_UART_Init>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d001      	beq.n	8000842 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800083e:	f000 f8e3 	bl	8000a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	200001dc 	.word	0x200001dc
 800084c:	40004400 	.word	0x40004400

08000850 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000856:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_DMA_Init+0x38>)
 8000858:	695a      	ldr	r2, [r3, #20]
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_DMA_Init+0x38>)
 800085c:	2101      	movs	r1, #1
 800085e:	430a      	orrs	r2, r1
 8000860:	615a      	str	r2, [r3, #20]
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_DMA_Init+0x38>)
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	2201      	movs	r2, #1
 8000868:	4013      	ands	r3, r2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800086e:	2200      	movs	r2, #0
 8000870:	2100      	movs	r1, #0
 8000872:	2009      	movs	r0, #9
 8000874:	f001 f858 	bl	8001928 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000878:	2009      	movs	r0, #9
 800087a:	f001 f86a 	bl	8001952 <HAL_NVIC_EnableIRQ>

}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	40021000 	.word	0x40021000

0800088c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800088c:	b590      	push	{r4, r7, lr}
 800088e:	b089      	sub	sp, #36	; 0x24
 8000890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000892:	240c      	movs	r4, #12
 8000894:	193b      	adds	r3, r7, r4
 8000896:	0018      	movs	r0, r3
 8000898:	2314      	movs	r3, #20
 800089a:	001a      	movs	r2, r3
 800089c:	2100      	movs	r1, #0
 800089e:	f004 f85d 	bl	800495c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b2a      	ldr	r3, [pc, #168]	; (800094c <MX_GPIO_Init+0xc0>)
 80008a4:	695a      	ldr	r2, [r3, #20]
 80008a6:	4b29      	ldr	r3, [pc, #164]	; (800094c <MX_GPIO_Init+0xc0>)
 80008a8:	2180      	movs	r1, #128	; 0x80
 80008aa:	0289      	lsls	r1, r1, #10
 80008ac:	430a      	orrs	r2, r1
 80008ae:	615a      	str	r2, [r3, #20]
 80008b0:	4b26      	ldr	r3, [pc, #152]	; (800094c <MX_GPIO_Init+0xc0>)
 80008b2:	695a      	ldr	r2, [r3, #20]
 80008b4:	2380      	movs	r3, #128	; 0x80
 80008b6:	029b      	lsls	r3, r3, #10
 80008b8:	4013      	ands	r3, r2
 80008ba:	60bb      	str	r3, [r7, #8]
 80008bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008be:	4b23      	ldr	r3, [pc, #140]	; (800094c <MX_GPIO_Init+0xc0>)
 80008c0:	695a      	ldr	r2, [r3, #20]
 80008c2:	4b22      	ldr	r3, [pc, #136]	; (800094c <MX_GPIO_Init+0xc0>)
 80008c4:	2180      	movs	r1, #128	; 0x80
 80008c6:	02c9      	lsls	r1, r1, #11
 80008c8:	430a      	orrs	r2, r1
 80008ca:	615a      	str	r2, [r3, #20]
 80008cc:	4b1f      	ldr	r3, [pc, #124]	; (800094c <MX_GPIO_Init+0xc0>)
 80008ce:	695a      	ldr	r2, [r3, #20]
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	02db      	lsls	r3, r3, #11
 80008d4:	4013      	ands	r3, r2
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EMG_3_GPIO_Port, EMG_3_Pin, GPIO_PIN_RESET);
 80008da:	2380      	movs	r3, #128	; 0x80
 80008dc:	0059      	lsls	r1, r3, #1
 80008de:	2390      	movs	r3, #144	; 0x90
 80008e0:	05db      	lsls	r3, r3, #23
 80008e2:	2200      	movs	r2, #0
 80008e4:	0018      	movs	r0, r3
 80008e6:	f001 fbcf 	bl	8002088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EMG_1_Pin|EMG_2_Pin, GPIO_PIN_RESET);
 80008ea:	4b19      	ldr	r3, [pc, #100]	; (8000950 <MX_GPIO_Init+0xc4>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	2118      	movs	r1, #24
 80008f0:	0018      	movs	r0, r3
 80008f2:	f001 fbc9 	bl	8002088 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EMG_3_Pin */
  GPIO_InitStruct.Pin = EMG_3_Pin;
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	2280      	movs	r2, #128	; 0x80
 80008fa:	0052      	lsls	r2, r2, #1
 80008fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	2201      	movs	r2, #1
 8000902:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	193b      	adds	r3, r7, r4
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090a:	193b      	adds	r3, r7, r4
 800090c:	2200      	movs	r2, #0
 800090e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EMG_3_GPIO_Port, &GPIO_InitStruct);
 8000910:	193a      	adds	r2, r7, r4
 8000912:	2390      	movs	r3, #144	; 0x90
 8000914:	05db      	lsls	r3, r3, #23
 8000916:	0011      	movs	r1, r2
 8000918:	0018      	movs	r0, r3
 800091a:	f001 fa4d 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EMG_1_Pin EMG_2_Pin */
  GPIO_InitStruct.Pin = EMG_1_Pin|EMG_2_Pin;
 800091e:	0021      	movs	r1, r4
 8000920:	187b      	adds	r3, r7, r1
 8000922:	2218      	movs	r2, #24
 8000924:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	187b      	adds	r3, r7, r1
 8000928:	2201      	movs	r2, #1
 800092a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	187b      	adds	r3, r7, r1
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	187b      	adds	r3, r7, r1
 800093a:	4a05      	ldr	r2, [pc, #20]	; (8000950 <MX_GPIO_Init+0xc4>)
 800093c:	0019      	movs	r1, r3
 800093e:	0010      	movs	r0, r2
 8000940:	f001 fa3a 	bl	8001db8 <HAL_GPIO_Init>

}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b009      	add	sp, #36	; 0x24
 800094a:	bd90      	pop	{r4, r7, pc}
 800094c:	40021000 	.word	0x40021000
 8000950:	48000400 	.word	0x48000400

08000954 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//funkcje callback do obsÅ‚ugi ADC
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim1)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
	//zaÅ›wiecenie diodÄ… jako potwierdzenie odczytu danych
  HAL_GPIO_WritePin(GPIOA, EMG_3_Pin, GPIO_PIN_SET);
 800095c:	2380      	movs	r3, #128	; 0x80
 800095e:	0059      	lsls	r1, r3, #1
 8000960:	2390      	movs	r3, #144	; 0x90
 8000962:	05db      	lsls	r3, r3, #23
 8000964:	2201      	movs	r2, #1
 8000966:	0018      	movs	r0, r3
 8000968:	f001 fb8e 	bl	8002088 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)raw,3);
 800096c:	4904      	ldr	r1, [pc, #16]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000970:	2203      	movs	r2, #3
 8000972:	0018      	movs	r0, r3
 8000974:	f000 fc84 	bl	8001280 <HAL_ADC_Start_DMA>
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	b002      	add	sp, #8
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000260 	.word	0x20000260
 8000984:	2000008c 	.word	0x2000008c

08000988 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);
	HAL_GPIO_WritePin(GPIOA, EMG_3_Pin, GPIO_PIN_RESET);
 8000990:	2380      	movs	r3, #128	; 0x80
 8000992:	0059      	lsls	r1, r3, #1
 8000994:	2390      	movs	r3, #144	; 0x90
 8000996:	05db      	lsls	r3, r3, #23
 8000998:	2200      	movs	r2, #0
 800099a:	0018      	movs	r0, r3
 800099c:	f001 fb74 	bl	8002088 <HAL_GPIO_WritePin>
	}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b002      	add	sp, #8
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <HAL_UART_RxCpltCallback>:

//funkcja callback RX do obsÅ‚ugi Bluetooth
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a10      	ldr	r2, [pc, #64]	; (80009f8 <HAL_UART_RxCpltCallback+0x50>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d11a      	bne.n	80009f0 <HAL_UART_RxCpltCallback+0x48>
  {
    if(rxEN==78) // Ascii value of 'N' is 78 (N for NO)
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <HAL_UART_RxCpltCallback+0x54>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b4e      	cmp	r3, #78	; 0x4e
 80009c0:	d106      	bne.n	80009d0 <HAL_UART_RxCpltCallback+0x28>
    {
    	HAL_GPIO_WritePin(GPIOB, EMG_1_Pin, 0);
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <HAL_UART_RxCpltCallback+0x58>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	2108      	movs	r1, #8
 80009c8:	0018      	movs	r0, r3
 80009ca:	f001 fb5d 	bl	8002088 <HAL_GPIO_WritePin>
 80009ce:	e009      	b.n	80009e4 <HAL_UART_RxCpltCallback+0x3c>
    }
    else if (rxEN==89) // Ascii value of 'Y' is 89 (Y for YES)
 80009d0:	4b0a      	ldr	r3, [pc, #40]	; (80009fc <HAL_UART_RxCpltCallback+0x54>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b59      	cmp	r3, #89	; 0x59
 80009d6:	d105      	bne.n	80009e4 <HAL_UART_RxCpltCallback+0x3c>
    {
    	HAL_GPIO_WritePin(GPIOB, EMG_1_Pin, 1);
 80009d8:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <HAL_UART_RxCpltCallback+0x58>)
 80009da:	2201      	movs	r2, #1
 80009dc:	2108      	movs	r1, #8
 80009de:	0018      	movs	r0, r3
 80009e0:	f001 fb52 	bl	8002088 <HAL_GPIO_WritePin>
    }
    HAL_UART_Receive_IT(&huart1,&rxEN,1); // Enabling interrupt receive again
 80009e4:	4905      	ldr	r1, [pc, #20]	; (80009fc <HAL_UART_RxCpltCallback+0x54>)
 80009e6:	4b07      	ldr	r3, [pc, #28]	; (8000a04 <HAL_UART_RxCpltCallback+0x5c>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	0018      	movs	r0, r3
 80009ec:	f002 fe73 	bl	80036d6 <HAL_UART_Receive_IT>
  }
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b002      	add	sp, #8
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40013800 	.word	0x40013800
 80009fc:	2000026e 	.word	0x2000026e
 8000a00:	48000400 	.word	0x48000400
 8000a04:	20000158 	.word	0x20000158

08000a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a0c:	b672      	cpsid	i
}
 8000a0e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a10:	e7fe      	b.n	8000a10 <Error_Handler+0x8>
	...

08000a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1a:	4b0f      	ldr	r3, [pc, #60]	; (8000a58 <HAL_MspInit+0x44>)
 8000a1c:	699a      	ldr	r2, [r3, #24]
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	; (8000a58 <HAL_MspInit+0x44>)
 8000a20:	2101      	movs	r1, #1
 8000a22:	430a      	orrs	r2, r1
 8000a24:	619a      	str	r2, [r3, #24]
 8000a26:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <HAL_MspInit+0x44>)
 8000a28:	699b      	ldr	r3, [r3, #24]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <HAL_MspInit+0x44>)
 8000a34:	69da      	ldr	r2, [r3, #28]
 8000a36:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <HAL_MspInit+0x44>)
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	0549      	lsls	r1, r1, #21
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	61da      	str	r2, [r3, #28]
 8000a40:	4b05      	ldr	r3, [pc, #20]	; (8000a58 <HAL_MspInit+0x44>)
 8000a42:	69da      	ldr	r2, [r3, #28]
 8000a44:	2380      	movs	r3, #128	; 0x80
 8000a46:	055b      	lsls	r3, r3, #21
 8000a48:	4013      	ands	r3, r2
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b002      	add	sp, #8
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	40021000 	.word	0x40021000

08000a5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b08b      	sub	sp, #44	; 0x2c
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	2414      	movs	r4, #20
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	0018      	movs	r0, r3
 8000a6a:	2314      	movs	r3, #20
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f003 ff74 	bl	800495c <memset>
  if(hadc->Instance==ADC1)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a2d      	ldr	r2, [pc, #180]	; (8000b30 <HAL_ADC_MspInit+0xd4>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d153      	bne.n	8000b26 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a7e:	4b2d      	ldr	r3, [pc, #180]	; (8000b34 <HAL_ADC_MspInit+0xd8>)
 8000a80:	699a      	ldr	r2, [r3, #24]
 8000a82:	4b2c      	ldr	r3, [pc, #176]	; (8000b34 <HAL_ADC_MspInit+0xd8>)
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	0089      	lsls	r1, r1, #2
 8000a88:	430a      	orrs	r2, r1
 8000a8a:	619a      	str	r2, [r3, #24]
 8000a8c:	4b29      	ldr	r3, [pc, #164]	; (8000b34 <HAL_ADC_MspInit+0xd8>)
 8000a8e:	699a      	ldr	r2, [r3, #24]
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	009b      	lsls	r3, r3, #2
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	4b26      	ldr	r3, [pc, #152]	; (8000b34 <HAL_ADC_MspInit+0xd8>)
 8000a9c:	695a      	ldr	r2, [r3, #20]
 8000a9e:	4b25      	ldr	r3, [pc, #148]	; (8000b34 <HAL_ADC_MspInit+0xd8>)
 8000aa0:	2180      	movs	r1, #128	; 0x80
 8000aa2:	0289      	lsls	r1, r1, #10
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	615a      	str	r2, [r3, #20]
 8000aa8:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <HAL_ADC_MspInit+0xd8>)
 8000aaa:	695a      	ldr	r2, [r3, #20]
 8000aac:	2380      	movs	r3, #128	; 0x80
 8000aae:	029b      	lsls	r3, r3, #10
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    */
    GPIO_InitStruct.Pin = CH_3_Pin|CH_2_Pin|CH_1_Pin;
 8000ab6:	193b      	adds	r3, r7, r4
 8000ab8:	2270      	movs	r2, #112	; 0x70
 8000aba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000abc:	193b      	adds	r3, r7, r4
 8000abe:	2203      	movs	r2, #3
 8000ac0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac8:	193a      	adds	r2, r7, r4
 8000aca:	2390      	movs	r3, #144	; 0x90
 8000acc:	05db      	lsls	r3, r3, #23
 8000ace:	0011      	movs	r1, r2
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f001 f971 	bl	8001db8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000ad6:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000ad8:	4a18      	ldr	r2, [pc, #96]	; (8000b3c <HAL_ADC_MspInit+0xe0>)
 8000ada:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000aea:	2280      	movs	r2, #128	; 0x80
 8000aec:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000af0:	2280      	movs	r2, #128	; 0x80
 8000af2:	0052      	lsls	r2, r2, #1
 8000af4:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000af6:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000af8:	2280      	movs	r2, #128	; 0x80
 8000afa:	00d2      	lsls	r2, r2, #3
 8000afc:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000b00:	2220      	movs	r2, #32
 8000b02:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f000 ff3d 	bl	800198c <HAL_DMA_Init>
 8000b12:	1e03      	subs	r3, r0, #0
 8000b14:	d001      	beq.n	8000b1a <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000b16:	f7ff ff77 	bl	8000a08 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a06      	ldr	r2, [pc, #24]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000b1e:	631a      	str	r2, [r3, #48]	; 0x30
 8000b20:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <HAL_ADC_MspInit+0xdc>)
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b00b      	add	sp, #44	; 0x2c
 8000b2c:	bd90      	pop	{r4, r7, pc}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	40012400 	.word	0x40012400
 8000b34:	40021000 	.word	0x40021000
 8000b38:	200000cc 	.word	0x200000cc
 8000b3c:	40020008 	.word	0x40020008

08000b40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a0e      	ldr	r2, [pc, #56]	; (8000b88 <HAL_TIM_Base_MspInit+0x48>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d115      	bne.n	8000b7e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_TIM_Base_MspInit+0x4c>)
 8000b54:	699a      	ldr	r2, [r3, #24]
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <HAL_TIM_Base_MspInit+0x4c>)
 8000b58:	2180      	movs	r1, #128	; 0x80
 8000b5a:	0109      	lsls	r1, r1, #4
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	619a      	str	r2, [r3, #24]
 8000b60:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <HAL_TIM_Base_MspInit+0x4c>)
 8000b62:	699a      	ldr	r2, [r3, #24]
 8000b64:	2380      	movs	r3, #128	; 0x80
 8000b66:	011b      	lsls	r3, r3, #4
 8000b68:	4013      	ands	r3, r2
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2100      	movs	r1, #0
 8000b72:	200d      	movs	r0, #13
 8000b74:	f000 fed8 	bl	8001928 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000b78:	200d      	movs	r0, #13
 8000b7a:	f000 feea 	bl	8001952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b004      	add	sp, #16
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	40012c00 	.word	0x40012c00
 8000b8c:	40021000 	.word	0x40021000

08000b90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b90:	b590      	push	{r4, r7, lr}
 8000b92:	b08d      	sub	sp, #52	; 0x34
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	241c      	movs	r4, #28
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	2314      	movs	r3, #20
 8000ba0:	001a      	movs	r2, r3
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	f003 feda 	bl	800495c <memset>
  if(huart->Instance==USART1)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a3d      	ldr	r2, [pc, #244]	; (8000ca4 <HAL_UART_MspInit+0x114>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d13c      	bne.n	8000c2c <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bb2:	4b3d      	ldr	r3, [pc, #244]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000bb4:	699a      	ldr	r2, [r3, #24]
 8000bb6:	4b3c      	ldr	r3, [pc, #240]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000bb8:	2180      	movs	r1, #128	; 0x80
 8000bba:	01c9      	lsls	r1, r1, #7
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	619a      	str	r2, [r3, #24]
 8000bc0:	4b39      	ldr	r3, [pc, #228]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000bc2:	699a      	ldr	r2, [r3, #24]
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	01db      	lsls	r3, r3, #7
 8000bc8:	4013      	ands	r3, r2
 8000bca:	61bb      	str	r3, [r7, #24]
 8000bcc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bce:	4b36      	ldr	r3, [pc, #216]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000bd0:	695a      	ldr	r2, [r3, #20]
 8000bd2:	4b35      	ldr	r3, [pc, #212]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	0289      	lsls	r1, r1, #10
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	615a      	str	r2, [r3, #20]
 8000bdc:	4b32      	ldr	r3, [pc, #200]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000bde:	695a      	ldr	r2, [r3, #20]
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	029b      	lsls	r3, r3, #10
 8000be4:	4013      	ands	r3, r2
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	22c0      	movs	r2, #192	; 0xc0
 8000bee:	00d2      	lsls	r2, r2, #3
 8000bf0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	0021      	movs	r1, r4
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c00:	187b      	adds	r3, r7, r1
 8000c02:	2203      	movs	r2, #3
 8000c04:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2201      	movs	r2, #1
 8000c0a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	187a      	adds	r2, r7, r1
 8000c0e:	2390      	movs	r3, #144	; 0x90
 8000c10:	05db      	lsls	r3, r3, #23
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f001 f8cf 	bl	8001db8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	201b      	movs	r0, #27
 8000c20:	f000 fe82 	bl	8001928 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c24:	201b      	movs	r0, #27
 8000c26:	f000 fe94 	bl	8001952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c2a:	e037      	b.n	8000c9c <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a1e      	ldr	r2, [pc, #120]	; (8000cac <HAL_UART_MspInit+0x11c>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d132      	bne.n	8000c9c <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c36:	4b1c      	ldr	r3, [pc, #112]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000c38:	69da      	ldr	r2, [r3, #28]
 8000c3a:	4b1b      	ldr	r3, [pc, #108]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000c3c:	2180      	movs	r1, #128	; 0x80
 8000c3e:	0289      	lsls	r1, r1, #10
 8000c40:	430a      	orrs	r2, r1
 8000c42:	61da      	str	r2, [r3, #28]
 8000c44:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000c46:	69da      	ldr	r2, [r3, #28]
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	029b      	lsls	r3, r3, #10
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000c54:	695a      	ldr	r2, [r3, #20]
 8000c56:	4b14      	ldr	r3, [pc, #80]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000c58:	2180      	movs	r1, #128	; 0x80
 8000c5a:	0289      	lsls	r1, r1, #10
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	615a      	str	r2, [r3, #20]
 8000c60:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <HAL_UART_MspInit+0x118>)
 8000c62:	695a      	ldr	r2, [r3, #20]
 8000c64:	2380      	movs	r3, #128	; 0x80
 8000c66:	029b      	lsls	r3, r3, #10
 8000c68:	4013      	ands	r3, r2
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c6e:	211c      	movs	r1, #28
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	220c      	movs	r2, #12
 8000c74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	2202      	movs	r2, #2
 8000c7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	2203      	movs	r2, #3
 8000c86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8e:	187a      	adds	r2, r7, r1
 8000c90:	2390      	movs	r3, #144	; 0x90
 8000c92:	05db      	lsls	r3, r3, #23
 8000c94:	0011      	movs	r1, r2
 8000c96:	0018      	movs	r0, r3
 8000c98:	f001 f88e 	bl	8001db8 <HAL_GPIO_Init>
}
 8000c9c:	46c0      	nop			; (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	b00d      	add	sp, #52	; 0x34
 8000ca2:	bd90      	pop	{r4, r7, pc}
 8000ca4:	40013800 	.word	0x40013800
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40004400 	.word	0x40004400

08000cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <NMI_Handler+0x4>

08000cb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cba:	e7fe      	b.n	8000cba <HardFault_Handler+0x4>

08000cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd4:	f000 f954 	bl	8000f80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd8:	46c0      	nop			; (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000ce4:	4b03      	ldr	r3, [pc, #12]	; (8000cf4 <DMA1_Channel1_IRQHandler+0x14>)
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f000 ff7b 	bl	8001be2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	200000cc 	.word	0x200000cc

08000cf8 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000cfc:	4b03      	ldr	r3, [pc, #12]	; (8000d0c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f002 f86a 	bl	8002dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	20000110 	.word	0x20000110

08000d10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d14:	4b03      	ldr	r3, [pc, #12]	; (8000d24 <USART1_IRQHandler+0x14>)
 8000d16:	0018      	movs	r0, r3
 8000d18:	f002 fd3e 	bl	8003798 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	20000158 	.word	0x20000158

08000d28 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d34:	2300      	movs	r3, #0
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	e00a      	b.n	8000d50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d3a:	e000      	b.n	8000d3e <_read+0x16>
 8000d3c:	bf00      	nop
 8000d3e:	0001      	movs	r1, r0
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	1c5a      	adds	r2, r3, #1
 8000d44:	60ba      	str	r2, [r7, #8]
 8000d46:	b2ca      	uxtb	r2, r1
 8000d48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	697a      	ldr	r2, [r7, #20]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	dbf0      	blt.n	8000d3a <_read+0x12>
	}

return len;
 8000d58:	687b      	ldr	r3, [r7, #4]
}
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b006      	add	sp, #24
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	e009      	b.n	8000d88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	1c5a      	adds	r2, r3, #1
 8000d78:	60ba      	str	r2, [r7, #8]
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f7ff fb43 	bl	8000408 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	3301      	adds	r3, #1
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697a      	ldr	r2, [r7, #20]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	dbf1      	blt.n	8000d74 <_write+0x12>
	}
	return len;
 8000d90:	687b      	ldr	r3, [r7, #4]
}
 8000d92:	0018      	movs	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b006      	add	sp, #24
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <_close>:

int _close(int file)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
	return -1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	425b      	negs	r3, r3
}
 8000da6:	0018      	movs	r0, r3
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}

08000dae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
 8000db6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	2280      	movs	r2, #128	; 0x80
 8000dbc:	0192      	lsls	r2, r2, #6
 8000dbe:	605a      	str	r2, [r3, #4]
	return 0;
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b002      	add	sp, #8
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <_isatty>:

int _isatty(int file)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
	return 1;
 8000dd2:	2301      	movs	r3, #1
}
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b002      	add	sp, #8
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
	return 0;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	0018      	movs	r0, r3
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b004      	add	sp, #16
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dfc:	4a14      	ldr	r2, [pc, #80]	; (8000e50 <_sbrk+0x5c>)
 8000dfe:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <_sbrk+0x60>)
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e08:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <_sbrk+0x64>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d102      	bne.n	8000e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <_sbrk+0x64>)
 8000e12:	4a12      	ldr	r2, [pc, #72]	; (8000e5c <_sbrk+0x68>)
 8000e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e16:	4b10      	ldr	r3, [pc, #64]	; (8000e58 <_sbrk+0x64>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	18d3      	adds	r3, r2, r3
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d207      	bcs.n	8000e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e24:	f003 fd70 	bl	8004908 <__errno>
 8000e28:	0003      	movs	r3, r0
 8000e2a:	220c      	movs	r2, #12
 8000e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	425b      	negs	r3, r3
 8000e32:	e009      	b.n	8000e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <_sbrk+0x64>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e3a:	4b07      	ldr	r3, [pc, #28]	; (8000e58 <_sbrk+0x64>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	18d2      	adds	r2, r2, r3
 8000e42:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <_sbrk+0x64>)
 8000e44:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e46:	68fb      	ldr	r3, [r7, #12]
}
 8000e48:	0018      	movs	r0, r3
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	b006      	add	sp, #24
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20001800 	.word	0x20001800
 8000e54:	00000400 	.word	0x00000400
 8000e58:	20000270 	.word	0x20000270
 8000e5c:	20000288 	.word	0x20000288

08000e60 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e64:	46c0      	nop			; (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
	...

08000e6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e6c:	4813      	ldr	r0, [pc, #76]	; (8000ebc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e6e:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000e70:	4813      	ldr	r0, [pc, #76]	; (8000ec0 <LoopForever+0x6>)
    LDR R1, [R0]
 8000e72:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000e74:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000e76:	4a13      	ldr	r2, [pc, #76]	; (8000ec4 <LoopForever+0xa>)
    CMP R1, R2
 8000e78:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000e7a:	d105      	bne.n	8000e88 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000e7c:	4812      	ldr	r0, [pc, #72]	; (8000ec8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000e7e:	4913      	ldr	r1, [pc, #76]	; (8000ecc <LoopForever+0x12>)
    STR R1, [R0]
 8000e80:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000e82:	4813      	ldr	r0, [pc, #76]	; (8000ed0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000e84:	4913      	ldr	r1, [pc, #76]	; (8000ed4 <LoopForever+0x1a>)
    STR R1, [R0]
 8000e86:	6001      	str	r1, [r0, #0]

08000e88 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e88:	4813      	ldr	r0, [pc, #76]	; (8000ed8 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000e8a:	4914      	ldr	r1, [pc, #80]	; (8000edc <LoopForever+0x22>)
  ldr r2, =_sidata
 8000e8c:	4a14      	ldr	r2, [pc, #80]	; (8000ee0 <LoopForever+0x26>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e90:	e002      	b.n	8000e98 <LoopCopyDataInit>

08000e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e96:	3304      	adds	r3, #4

08000e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e9c:	d3f9      	bcc.n	8000e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9e:	4a11      	ldr	r2, [pc, #68]	; (8000ee4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000ea0:	4c11      	ldr	r4, [pc, #68]	; (8000ee8 <LoopForever+0x2e>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea4:	e001      	b.n	8000eaa <LoopFillZerobss>

08000ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea8:	3204      	adds	r2, #4

08000eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eac:	d3fb      	bcc.n	8000ea6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000eae:	f7ff ffd7 	bl	8000e60 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000eb2:	f003 fd2f 	bl	8004914 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eb6:	f7ff fab9 	bl	800042c <main>

08000eba <LoopForever>:

LoopForever:
    b LoopForever
 8000eba:	e7fe      	b.n	8000eba <LoopForever>
  ldr   r0, =_estack
 8000ebc:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000ec0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000ec4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000ec8:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000ecc:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000ed0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000ed4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000ed8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000edc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ee0:	08005a14 	.word	0x08005a14
  ldr r2, =_sbss
 8000ee4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ee8:	20000288 	.word	0x20000288

08000eec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eec:	e7fe      	b.n	8000eec <ADC1_IRQHandler>
	...

08000ef0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef4:	4b07      	ldr	r3, [pc, #28]	; (8000f14 <HAL_Init+0x24>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_Init+0x24>)
 8000efa:	2110      	movs	r1, #16
 8000efc:	430a      	orrs	r2, r1
 8000efe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000f00:	2003      	movs	r0, #3
 8000f02:	f000 f809 	bl	8000f18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f06:	f7ff fd85 	bl	8000a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	40022000 	.word	0x40022000

08000f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f18:	b590      	push	{r4, r7, lr}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f20:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <HAL_InitTick+0x5c>)
 8000f22:	681c      	ldr	r4, [r3, #0]
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <HAL_InitTick+0x60>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	0019      	movs	r1, r3
 8000f2a:	23fa      	movs	r3, #250	; 0xfa
 8000f2c:	0098      	lsls	r0, r3, #2
 8000f2e:	f7ff f8f5 	bl	800011c <__udivsi3>
 8000f32:	0003      	movs	r3, r0
 8000f34:	0019      	movs	r1, r3
 8000f36:	0020      	movs	r0, r4
 8000f38:	f7ff f8f0 	bl	800011c <__udivsi3>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f000 fd17 	bl	8001972 <HAL_SYSTICK_Config>
 8000f44:	1e03      	subs	r3, r0, #0
 8000f46:	d001      	beq.n	8000f4c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e00f      	b.n	8000f6c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d80b      	bhi.n	8000f6a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	2301      	movs	r3, #1
 8000f56:	425b      	negs	r3, r3
 8000f58:	2200      	movs	r2, #0
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f000 fce4 	bl	8001928 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <HAL_InitTick+0x64>)
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f66:	2300      	movs	r3, #0
 8000f68:	e000      	b.n	8000f6c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
}
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b003      	add	sp, #12
 8000f72:	bd90      	pop	{r4, r7, pc}
 8000f74:	20000000 	.word	0x20000000
 8000f78:	20000008 	.word	0x20000008
 8000f7c:	20000004 	.word	0x20000004

08000f80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f84:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <HAL_IncTick+0x1c>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	001a      	movs	r2, r3
 8000f8a:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <HAL_IncTick+0x20>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	18d2      	adds	r2, r2, r3
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <HAL_IncTick+0x20>)
 8000f92:	601a      	str	r2, [r3, #0]
}
 8000f94:	46c0      	nop			; (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	46c0      	nop			; (mov r8, r8)
 8000f9c:	20000008 	.word	0x20000008
 8000fa0:	20000274 	.word	0x20000274

08000fa4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa8:	4b02      	ldr	r3, [pc, #8]	; (8000fb4 <HAL_GetTick+0x10>)
 8000faa:	681b      	ldr	r3, [r3, #0]
}
 8000fac:	0018      	movs	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	20000274 	.word	0x20000274

08000fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc0:	f7ff fff0 	bl	8000fa4 <HAL_GetTick>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	d005      	beq.n	8000fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <HAL_Delay+0x44>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	001a      	movs	r2, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	189b      	adds	r3, r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	f7ff ffe0 	bl	8000fa4 <HAL_GetTick>
 8000fe4:	0002      	movs	r2, r0
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d8f7      	bhi.n	8000fe0 <HAL_Delay+0x28>
  {
  }
}
 8000ff0:	46c0      	nop			; (mov r8, r8)
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	b004      	add	sp, #16
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	20000008 	.word	0x20000008

08001000 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001008:	230f      	movs	r3, #15
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001010:	2300      	movs	r3, #0
 8001012:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d101      	bne.n	800101e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e125      	b.n	800126a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001022:	2b00      	cmp	r3, #0
 8001024:	d10a      	bne.n	800103c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2234      	movs	r2, #52	; 0x34
 8001030:	2100      	movs	r1, #0
 8001032:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	0018      	movs	r0, r3
 8001038:	f7ff fd10 	bl	8000a5c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001040:	2210      	movs	r2, #16
 8001042:	4013      	ands	r3, r2
 8001044:	d000      	beq.n	8001048 <HAL_ADC_Init+0x48>
 8001046:	e103      	b.n	8001250 <HAL_ADC_Init+0x250>
 8001048:	230f      	movs	r3, #15
 800104a:	18fb      	adds	r3, r7, r3
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d000      	beq.n	8001054 <HAL_ADC_Init+0x54>
 8001052:	e0fd      	b.n	8001250 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	2204      	movs	r2, #4
 800105c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800105e:	d000      	beq.n	8001062 <HAL_ADC_Init+0x62>
 8001060:	e0f6      	b.n	8001250 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001066:	4a83      	ldr	r2, [pc, #524]	; (8001274 <HAL_ADC_Init+0x274>)
 8001068:	4013      	ands	r3, r2
 800106a:	2202      	movs	r2, #2
 800106c:	431a      	orrs	r2, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	2203      	movs	r2, #3
 800107a:	4013      	ands	r3, r2
 800107c:	2b01      	cmp	r3, #1
 800107e:	d112      	bne.n	80010a6 <HAL_ADC_Init+0xa6>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	2201      	movs	r2, #1
 8001088:	4013      	ands	r3, r2
 800108a:	2b01      	cmp	r3, #1
 800108c:	d009      	beq.n	80010a2 <HAL_ADC_Init+0xa2>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68da      	ldr	r2, [r3, #12]
 8001094:	2380      	movs	r3, #128	; 0x80
 8001096:	021b      	lsls	r3, r3, #8
 8001098:	401a      	ands	r2, r3
 800109a:	2380      	movs	r3, #128	; 0x80
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	429a      	cmp	r2, r3
 80010a0:	d101      	bne.n	80010a6 <HAL_ADC_Init+0xa6>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <HAL_ADC_Init+0xa8>
 80010a6:	2300      	movs	r3, #0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d116      	bne.n	80010da <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	2218      	movs	r2, #24
 80010b4:	4393      	bics	r3, r2
 80010b6:	0019      	movs	r1, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689a      	ldr	r2, [r3, #8]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	430a      	orrs	r2, r1
 80010c2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	0899      	lsrs	r1, r3, #2
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685a      	ldr	r2, [r3, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	430a      	orrs	r2, r1
 80010d8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	68da      	ldr	r2, [r3, #12]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4964      	ldr	r1, [pc, #400]	; (8001278 <HAL_ADC_Init+0x278>)
 80010e6:	400a      	ands	r2, r1
 80010e8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	7e1b      	ldrb	r3, [r3, #24]
 80010ee:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	7e5b      	ldrb	r3, [r3, #25]
 80010f4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80010f6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	7e9b      	ldrb	r3, [r3, #26]
 80010fc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80010fe:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001104:	2b01      	cmp	r3, #1
 8001106:	d002      	beq.n	800110e <HAL_ADC_Init+0x10e>
 8001108:	2380      	movs	r3, #128	; 0x80
 800110a:	015b      	lsls	r3, r3, #5
 800110c:	e000      	b.n	8001110 <HAL_ADC_Init+0x110>
 800110e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001110:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001116:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	2b02      	cmp	r3, #2
 800111e:	d101      	bne.n	8001124 <HAL_ADC_Init+0x124>
 8001120:	2304      	movs	r3, #4
 8001122:	e000      	b.n	8001126 <HAL_ADC_Init+0x126>
 8001124:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001126:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2124      	movs	r1, #36	; 0x24
 800112c:	5c5b      	ldrb	r3, [r3, r1]
 800112e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001130:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	4313      	orrs	r3, r2
 8001136:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	7edb      	ldrb	r3, [r3, #27]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d115      	bne.n	800116c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	7e9b      	ldrb	r3, [r3, #26]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d105      	bne.n	8001154 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	2280      	movs	r2, #128	; 0x80
 800114c:	0252      	lsls	r2, r2, #9
 800114e:	4313      	orrs	r3, r2
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	e00b      	b.n	800116c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001158:	2220      	movs	r2, #32
 800115a:	431a      	orrs	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001164:	2201      	movs	r2, #1
 8001166:	431a      	orrs	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	69da      	ldr	r2, [r3, #28]
 8001170:	23c2      	movs	r3, #194	; 0xc2
 8001172:	33ff      	adds	r3, #255	; 0xff
 8001174:	429a      	cmp	r2, r3
 8001176:	d007      	beq.n	8001188 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001180:	4313      	orrs	r3, r2
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	4313      	orrs	r3, r2
 8001186:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	68d9      	ldr	r1, [r3, #12]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	68ba      	ldr	r2, [r7, #8]
 8001194:	430a      	orrs	r2, r1
 8001196:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800119c:	2380      	movs	r3, #128	; 0x80
 800119e:	055b      	lsls	r3, r3, #21
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d01b      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d017      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d013      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d00f      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d00b      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011c8:	2b05      	cmp	r3, #5
 80011ca:	d007      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d0:	2b06      	cmp	r3, #6
 80011d2:	d003      	beq.n	80011dc <HAL_ADC_Init+0x1dc>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d8:	2b07      	cmp	r3, #7
 80011da:	d112      	bne.n	8001202 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	695a      	ldr	r2, [r3, #20]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2107      	movs	r1, #7
 80011e8:	438a      	bics	r2, r1
 80011ea:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6959      	ldr	r1, [r3, #20]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f6:	2207      	movs	r2, #7
 80011f8:	401a      	ands	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	430a      	orrs	r2, r1
 8001200:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	4a1c      	ldr	r2, [pc, #112]	; (800127c <HAL_ADC_Init+0x27c>)
 800120a:	4013      	ands	r3, r2
 800120c:	68ba      	ldr	r2, [r7, #8]
 800120e:	429a      	cmp	r2, r3
 8001210:	d10b      	bne.n	800122a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800121c:	2203      	movs	r2, #3
 800121e:	4393      	bics	r3, r2
 8001220:	2201      	movs	r2, #1
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001228:	e01c      	b.n	8001264 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800122e:	2212      	movs	r2, #18
 8001230:	4393      	bics	r3, r2
 8001232:	2210      	movs	r2, #16
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800123e:	2201      	movs	r2, #1
 8001240:	431a      	orrs	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001246:	230f      	movs	r3, #15
 8001248:	18fb      	adds	r3, r7, r3
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800124e:	e009      	b.n	8001264 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001254:	2210      	movs	r2, #16
 8001256:	431a      	orrs	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 800125c:	230f      	movs	r3, #15
 800125e:	18fb      	adds	r3, r7, r3
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001264:	230f      	movs	r3, #15
 8001266:	18fb      	adds	r3, r7, r3
 8001268:	781b      	ldrb	r3, [r3, #0]
}
 800126a:	0018      	movs	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	b004      	add	sp, #16
 8001270:	bd80      	pop	{r7, pc}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	fffffefd 	.word	0xfffffefd
 8001278:	fffe0219 	.word	0xfffe0219
 800127c:	833fffe7 	.word	0x833fffe7

08001280 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b087      	sub	sp, #28
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800128c:	2317      	movs	r3, #23
 800128e:	18fb      	adds	r3, r7, r3
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	2204      	movs	r2, #4
 800129c:	4013      	ands	r3, r2
 800129e:	d15e      	bne.n	800135e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2234      	movs	r2, #52	; 0x34
 80012a4:	5c9b      	ldrb	r3, [r3, r2]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d101      	bne.n	80012ae <HAL_ADC_Start_DMA+0x2e>
 80012aa:	2302      	movs	r3, #2
 80012ac:	e05e      	b.n	800136c <HAL_ADC_Start_DMA+0xec>
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	2234      	movs	r2, #52	; 0x34
 80012b2:	2101      	movs	r1, #1
 80012b4:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	7e5b      	ldrb	r3, [r3, #25]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d007      	beq.n	80012ce <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80012be:	2317      	movs	r3, #23
 80012c0:	18fc      	adds	r4, r7, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	0018      	movs	r0, r3
 80012c6:	f000 f97b 	bl	80015c0 <ADC_Enable>
 80012ca:	0003      	movs	r3, r0
 80012cc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80012ce:	2317      	movs	r3, #23
 80012d0:	18fb      	adds	r3, r7, r3
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d146      	bne.n	8001366 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012dc:	4a25      	ldr	r2, [pc, #148]	; (8001374 <HAL_ADC_Start_DMA+0xf4>)
 80012de:	4013      	ands	r3, r2
 80012e0:	2280      	movs	r2, #128	; 0x80
 80012e2:	0052      	lsls	r2, r2, #1
 80012e4:	431a      	orrs	r2, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2200      	movs	r2, #0
 80012ee:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2234      	movs	r2, #52	; 0x34
 80012f4:	2100      	movs	r1, #0
 80012f6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fc:	4a1e      	ldr	r2, [pc, #120]	; (8001378 <HAL_ADC_Start_DMA+0xf8>)
 80012fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001304:	4a1d      	ldr	r2, [pc, #116]	; (800137c <HAL_ADC_Start_DMA+0xfc>)
 8001306:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130c:	4a1c      	ldr	r2, [pc, #112]	; (8001380 <HAL_ADC_Start_DMA+0x100>)
 800130e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	221c      	movs	r2, #28
 8001316:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2110      	movs	r1, #16
 8001324:	430a      	orrs	r2, r1
 8001326:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2101      	movs	r1, #1
 8001334:	430a      	orrs	r2, r1
 8001336:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	3340      	adds	r3, #64	; 0x40
 8001342:	0019      	movs	r1, r3
 8001344:	68ba      	ldr	r2, [r7, #8]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f000 fb68 	bl	8001a1c <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	689a      	ldr	r2, [r3, #8]
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2104      	movs	r1, #4
 8001358:	430a      	orrs	r2, r1
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	e003      	b.n	8001366 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800135e:	2317      	movs	r3, #23
 8001360:	18fb      	adds	r3, r7, r3
 8001362:	2202      	movs	r2, #2
 8001364:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001366:	2317      	movs	r3, #23
 8001368:	18fb      	adds	r3, r7, r3
 800136a:	781b      	ldrb	r3, [r3, #0]
}
 800136c:	0018      	movs	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	b007      	add	sp, #28
 8001372:	bd90      	pop	{r4, r7, pc}
 8001374:	fffff0fe 	.word	0xfffff0fe
 8001378:	080016c9 	.word	0x080016c9
 800137c:	0800177d 	.word	0x0800177d
 8001380:	0800179b 	.word	0x0800179b

08001384 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800138c:	46c0      	nop			; (mov r8, r8)
 800138e:	46bd      	mov	sp, r7
 8001390:	b002      	add	sp, #8
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800139c:	46c0      	nop			; (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	b002      	add	sp, #8
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013ae:	230f      	movs	r3, #15
 80013b0:	18fb      	adds	r3, r7, r3
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013be:	2380      	movs	r3, #128	; 0x80
 80013c0:	055b      	lsls	r3, r3, #21
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d011      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x46>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d00d      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x46>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d009      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x46>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013da:	2b03      	cmp	r3, #3
 80013dc:	d005      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x46>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d001      	beq.n	80013ea <HAL_ADC_ConfigChannel+0x46>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2234      	movs	r2, #52	; 0x34
 80013ee:	5c9b      	ldrb	r3, [r3, r2]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d101      	bne.n	80013f8 <HAL_ADC_ConfigChannel+0x54>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e0d0      	b.n	800159a <HAL_ADC_ConfigChannel+0x1f6>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2234      	movs	r2, #52	; 0x34
 80013fc:	2101      	movs	r1, #1
 80013fe:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2204      	movs	r2, #4
 8001408:	4013      	ands	r3, r2
 800140a:	d000      	beq.n	800140e <HAL_ADC_ConfigChannel+0x6a>
 800140c:	e0b4      	b.n	8001578 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	4a64      	ldr	r2, [pc, #400]	; (80015a4 <HAL_ADC_ConfigChannel+0x200>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d100      	bne.n	800141a <HAL_ADC_ConfigChannel+0x76>
 8001418:	e082      	b.n	8001520 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2201      	movs	r2, #1
 8001426:	409a      	lsls	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	430a      	orrs	r2, r1
 800142e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001434:	2380      	movs	r3, #128	; 0x80
 8001436:	055b      	lsls	r3, r3, #21
 8001438:	429a      	cmp	r2, r3
 800143a:	d037      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001440:	2b01      	cmp	r3, #1
 8001442:	d033      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001448:	2b02      	cmp	r3, #2
 800144a:	d02f      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001450:	2b03      	cmp	r3, #3
 8001452:	d02b      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001458:	2b04      	cmp	r3, #4
 800145a:	d027      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001460:	2b05      	cmp	r3, #5
 8001462:	d023      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001468:	2b06      	cmp	r3, #6
 800146a:	d01f      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001470:	2b07      	cmp	r3, #7
 8001472:	d01b      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	2107      	movs	r1, #7
 8001480:	400b      	ands	r3, r1
 8001482:	429a      	cmp	r2, r3
 8001484:	d012      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	695a      	ldr	r2, [r3, #20]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2107      	movs	r1, #7
 8001492:	438a      	bics	r2, r1
 8001494:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	6959      	ldr	r1, [r3, #20]
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	2207      	movs	r2, #7
 80014a2:	401a      	ands	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	430a      	orrs	r2, r1
 80014aa:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b10      	cmp	r3, #16
 80014b2:	d007      	beq.n	80014c4 <HAL_ADC_ConfigChannel+0x120>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b11      	cmp	r3, #17
 80014ba:	d003      	beq.n	80014c4 <HAL_ADC_ConfigChannel+0x120>
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b12      	cmp	r3, #18
 80014c2:	d163      	bne.n	800158c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80014c4:	4b38      	ldr	r3, [pc, #224]	; (80015a8 <HAL_ADC_ConfigChannel+0x204>)
 80014c6:	6819      	ldr	r1, [r3, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b10      	cmp	r3, #16
 80014ce:	d009      	beq.n	80014e4 <HAL_ADC_ConfigChannel+0x140>
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b11      	cmp	r3, #17
 80014d6:	d102      	bne.n	80014de <HAL_ADC_ConfigChannel+0x13a>
 80014d8:	2380      	movs	r3, #128	; 0x80
 80014da:	03db      	lsls	r3, r3, #15
 80014dc:	e004      	b.n	80014e8 <HAL_ADC_ConfigChannel+0x144>
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	045b      	lsls	r3, r3, #17
 80014e2:	e001      	b.n	80014e8 <HAL_ADC_ConfigChannel+0x144>
 80014e4:	2380      	movs	r3, #128	; 0x80
 80014e6:	041b      	lsls	r3, r3, #16
 80014e8:	4a2f      	ldr	r2, [pc, #188]	; (80015a8 <HAL_ADC_ConfigChannel+0x204>)
 80014ea:	430b      	orrs	r3, r1
 80014ec:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2b10      	cmp	r3, #16
 80014f4:	d14a      	bne.n	800158c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80014f6:	4b2d      	ldr	r3, [pc, #180]	; (80015ac <HAL_ADC_ConfigChannel+0x208>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	492d      	ldr	r1, [pc, #180]	; (80015b0 <HAL_ADC_ConfigChannel+0x20c>)
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7fe fe0d 	bl	800011c <__udivsi3>
 8001502:	0003      	movs	r3, r0
 8001504:	001a      	movs	r2, r3
 8001506:	0013      	movs	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	189b      	adds	r3, r3, r2
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001510:	e002      	b.n	8001518 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	3b01      	subs	r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1f9      	bne.n	8001512 <HAL_ADC_ConfigChannel+0x16e>
 800151e:	e035      	b.n	800158c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2101      	movs	r1, #1
 800152c:	4099      	lsls	r1, r3
 800152e:	000b      	movs	r3, r1
 8001530:	43d9      	mvns	r1, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	400a      	ands	r2, r1
 8001538:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b10      	cmp	r3, #16
 8001540:	d007      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x1ae>
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b11      	cmp	r3, #17
 8001548:	d003      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x1ae>
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b12      	cmp	r3, #18
 8001550:	d11c      	bne.n	800158c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <HAL_ADC_ConfigChannel+0x204>)
 8001554:	6819      	ldr	r1, [r3, #0]
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2b10      	cmp	r3, #16
 800155c:	d007      	beq.n	800156e <HAL_ADC_ConfigChannel+0x1ca>
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b11      	cmp	r3, #17
 8001564:	d101      	bne.n	800156a <HAL_ADC_ConfigChannel+0x1c6>
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <HAL_ADC_ConfigChannel+0x210>)
 8001568:	e002      	b.n	8001570 <HAL_ADC_ConfigChannel+0x1cc>
 800156a:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <HAL_ADC_ConfigChannel+0x214>)
 800156c:	e000      	b.n	8001570 <HAL_ADC_ConfigChannel+0x1cc>
 800156e:	4b13      	ldr	r3, [pc, #76]	; (80015bc <HAL_ADC_ConfigChannel+0x218>)
 8001570:	4a0d      	ldr	r2, [pc, #52]	; (80015a8 <HAL_ADC_ConfigChannel+0x204>)
 8001572:	400b      	ands	r3, r1
 8001574:	6013      	str	r3, [r2, #0]
 8001576:	e009      	b.n	800158c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800157c:	2220      	movs	r2, #32
 800157e:	431a      	orrs	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001584:	230f      	movs	r3, #15
 8001586:	18fb      	adds	r3, r7, r3
 8001588:	2201      	movs	r2, #1
 800158a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2234      	movs	r2, #52	; 0x34
 8001590:	2100      	movs	r1, #0
 8001592:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001594:	230f      	movs	r3, #15
 8001596:	18fb      	adds	r3, r7, r3
 8001598:	781b      	ldrb	r3, [r3, #0]
}
 800159a:	0018      	movs	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	b004      	add	sp, #16
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	46c0      	nop			; (mov r8, r8)
 80015a4:	00001001 	.word	0x00001001
 80015a8:	40012708 	.word	0x40012708
 80015ac:	20000000 	.word	0x20000000
 80015b0:	000f4240 	.word	0x000f4240
 80015b4:	ffbfffff 	.word	0xffbfffff
 80015b8:	feffffff 	.word	0xfeffffff
 80015bc:	ff7fffff 	.word	0xff7fffff

080015c0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	2203      	movs	r2, #3
 80015d8:	4013      	ands	r3, r2
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d112      	bne.n	8001604 <ADC_Enable+0x44>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2201      	movs	r2, #1
 80015e6:	4013      	ands	r3, r2
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d009      	beq.n	8001600 <ADC_Enable+0x40>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	68da      	ldr	r2, [r3, #12]
 80015f2:	2380      	movs	r3, #128	; 0x80
 80015f4:	021b      	lsls	r3, r3, #8
 80015f6:	401a      	ands	r2, r3
 80015f8:	2380      	movs	r3, #128	; 0x80
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d101      	bne.n	8001604 <ADC_Enable+0x44>
 8001600:	2301      	movs	r3, #1
 8001602:	e000      	b.n	8001606 <ADC_Enable+0x46>
 8001604:	2300      	movs	r3, #0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d152      	bne.n	80016b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	4a2a      	ldr	r2, [pc, #168]	; (80016bc <ADC_Enable+0xfc>)
 8001612:	4013      	ands	r3, r2
 8001614:	d00d      	beq.n	8001632 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800161a:	2210      	movs	r2, #16
 800161c:	431a      	orrs	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001626:	2201      	movs	r2, #1
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e03f      	b.n	80016b2 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2101      	movs	r1, #1
 800163e:	430a      	orrs	r2, r1
 8001640:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001642:	4b1f      	ldr	r3, [pc, #124]	; (80016c0 <ADC_Enable+0x100>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	491f      	ldr	r1, [pc, #124]	; (80016c4 <ADC_Enable+0x104>)
 8001648:	0018      	movs	r0, r3
 800164a:	f7fe fd67 	bl	800011c <__udivsi3>
 800164e:	0003      	movs	r3, r0
 8001650:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001652:	e002      	b.n	800165a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	3b01      	subs	r3, #1
 8001658:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f9      	bne.n	8001654 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001660:	f7ff fca0 	bl	8000fa4 <HAL_GetTick>
 8001664:	0003      	movs	r3, r0
 8001666:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001668:	e01b      	b.n	80016a2 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800166a:	f7ff fc9b 	bl	8000fa4 <HAL_GetTick>
 800166e:	0002      	movs	r2, r0
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d914      	bls.n	80016a2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2201      	movs	r2, #1
 8001680:	4013      	ands	r3, r2
 8001682:	2b01      	cmp	r3, #1
 8001684:	d00d      	beq.n	80016a2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800168a:	2210      	movs	r2, #16
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001696:	2201      	movs	r2, #1
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e007      	b.n	80016b2 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2201      	movs	r2, #1
 80016aa:	4013      	ands	r3, r2
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d1dc      	bne.n	800166a <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	0018      	movs	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	b004      	add	sp, #16
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	80000017 	.word	0x80000017
 80016c0:	20000000 	.word	0x20000000
 80016c4:	000f4240 	.word	0x000f4240

080016c8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016da:	2250      	movs	r2, #80	; 0x50
 80016dc:	4013      	ands	r3, r2
 80016de:	d140      	bne.n	8001762 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016e4:	2280      	movs	r2, #128	; 0x80
 80016e6:	0092      	lsls	r2, r2, #2
 80016e8:	431a      	orrs	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	23c0      	movs	r3, #192	; 0xc0
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	4013      	ands	r3, r2
 80016fa:	d12d      	bne.n	8001758 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001700:	2b00      	cmp	r3, #0
 8001702:	d129      	bne.n	8001758 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2208      	movs	r2, #8
 800170c:	4013      	ands	r3, r2
 800170e:	2b08      	cmp	r3, #8
 8001710:	d122      	bne.n	8001758 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2204      	movs	r2, #4
 800171a:	4013      	ands	r3, r2
 800171c:	d110      	bne.n	8001740 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	210c      	movs	r1, #12
 800172a:	438a      	bics	r2, r1
 800172c:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001732:	4a11      	ldr	r2, [pc, #68]	; (8001778 <ADC_DMAConvCplt+0xb0>)
 8001734:	4013      	ands	r3, r2
 8001736:	2201      	movs	r2, #1
 8001738:	431a      	orrs	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	639a      	str	r2, [r3, #56]	; 0x38
 800173e:	e00b      	b.n	8001758 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001744:	2220      	movs	r2, #32
 8001746:	431a      	orrs	r2, r3
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001750:	2201      	movs	r2, #1
 8001752:	431a      	orrs	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	0018      	movs	r0, r3
 800175c:	f7ff f914 	bl	8000988 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001760:	e005      	b.n	800176e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	0010      	movs	r0, r2
 800176c:	4798      	blx	r3
}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	46bd      	mov	sp, r7
 8001772:	b004      	add	sp, #16
 8001774:	bd80      	pop	{r7, pc}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	fffffefe 	.word	0xfffffefe

0800177c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001788:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	0018      	movs	r0, r3
 800178e:	f7ff fdf9 	bl	8001384 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	46bd      	mov	sp, r7
 8001796:	b004      	add	sp, #16
 8001798:	bd80      	pop	{r7, pc}

0800179a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b084      	sub	sp, #16
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017ac:	2240      	movs	r2, #64	; 0x40
 80017ae:	431a      	orrs	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b8:	2204      	movs	r2, #4
 80017ba:	431a      	orrs	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	0018      	movs	r0, r3
 80017c4:	f7ff fde6 	bl	8001394 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017c8:	46c0      	nop			; (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	b004      	add	sp, #16
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	0002      	movs	r2, r0
 80017d8:	1dfb      	adds	r3, r7, #7
 80017da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017dc:	1dfb      	adds	r3, r7, #7
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b7f      	cmp	r3, #127	; 0x7f
 80017e2:	d809      	bhi.n	80017f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e4:	1dfb      	adds	r3, r7, #7
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	001a      	movs	r2, r3
 80017ea:	231f      	movs	r3, #31
 80017ec:	401a      	ands	r2, r3
 80017ee:	4b04      	ldr	r3, [pc, #16]	; (8001800 <__NVIC_EnableIRQ+0x30>)
 80017f0:	2101      	movs	r1, #1
 80017f2:	4091      	lsls	r1, r2
 80017f4:	000a      	movs	r2, r1
 80017f6:	601a      	str	r2, [r3, #0]
  }
}
 80017f8:	46c0      	nop			; (mov r8, r8)
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b002      	add	sp, #8
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	e000e100 	.word	0xe000e100

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b590      	push	{r4, r7, lr}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	0002      	movs	r2, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	1dfb      	adds	r3, r7, #7
 8001810:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001812:	1dfb      	adds	r3, r7, #7
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b7f      	cmp	r3, #127	; 0x7f
 8001818:	d828      	bhi.n	800186c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800181a:	4a2f      	ldr	r2, [pc, #188]	; (80018d8 <__NVIC_SetPriority+0xd4>)
 800181c:	1dfb      	adds	r3, r7, #7
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b25b      	sxtb	r3, r3
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	33c0      	adds	r3, #192	; 0xc0
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	589b      	ldr	r3, [r3, r2]
 800182a:	1dfa      	adds	r2, r7, #7
 800182c:	7812      	ldrb	r2, [r2, #0]
 800182e:	0011      	movs	r1, r2
 8001830:	2203      	movs	r2, #3
 8001832:	400a      	ands	r2, r1
 8001834:	00d2      	lsls	r2, r2, #3
 8001836:	21ff      	movs	r1, #255	; 0xff
 8001838:	4091      	lsls	r1, r2
 800183a:	000a      	movs	r2, r1
 800183c:	43d2      	mvns	r2, r2
 800183e:	401a      	ands	r2, r3
 8001840:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	019b      	lsls	r3, r3, #6
 8001846:	22ff      	movs	r2, #255	; 0xff
 8001848:	401a      	ands	r2, r3
 800184a:	1dfb      	adds	r3, r7, #7
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	0018      	movs	r0, r3
 8001850:	2303      	movs	r3, #3
 8001852:	4003      	ands	r3, r0
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001858:	481f      	ldr	r0, [pc, #124]	; (80018d8 <__NVIC_SetPriority+0xd4>)
 800185a:	1dfb      	adds	r3, r7, #7
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b25b      	sxtb	r3, r3
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	430a      	orrs	r2, r1
 8001864:	33c0      	adds	r3, #192	; 0xc0
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800186a:	e031      	b.n	80018d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800186c:	4a1b      	ldr	r2, [pc, #108]	; (80018dc <__NVIC_SetPriority+0xd8>)
 800186e:	1dfb      	adds	r3, r7, #7
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	0019      	movs	r1, r3
 8001874:	230f      	movs	r3, #15
 8001876:	400b      	ands	r3, r1
 8001878:	3b08      	subs	r3, #8
 800187a:	089b      	lsrs	r3, r3, #2
 800187c:	3306      	adds	r3, #6
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	18d3      	adds	r3, r2, r3
 8001882:	3304      	adds	r3, #4
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	1dfa      	adds	r2, r7, #7
 8001888:	7812      	ldrb	r2, [r2, #0]
 800188a:	0011      	movs	r1, r2
 800188c:	2203      	movs	r2, #3
 800188e:	400a      	ands	r2, r1
 8001890:	00d2      	lsls	r2, r2, #3
 8001892:	21ff      	movs	r1, #255	; 0xff
 8001894:	4091      	lsls	r1, r2
 8001896:	000a      	movs	r2, r1
 8001898:	43d2      	mvns	r2, r2
 800189a:	401a      	ands	r2, r3
 800189c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	019b      	lsls	r3, r3, #6
 80018a2:	22ff      	movs	r2, #255	; 0xff
 80018a4:	401a      	ands	r2, r3
 80018a6:	1dfb      	adds	r3, r7, #7
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	0018      	movs	r0, r3
 80018ac:	2303      	movs	r3, #3
 80018ae:	4003      	ands	r3, r0
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018b4:	4809      	ldr	r0, [pc, #36]	; (80018dc <__NVIC_SetPriority+0xd8>)
 80018b6:	1dfb      	adds	r3, r7, #7
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	001c      	movs	r4, r3
 80018bc:	230f      	movs	r3, #15
 80018be:	4023      	ands	r3, r4
 80018c0:	3b08      	subs	r3, #8
 80018c2:	089b      	lsrs	r3, r3, #2
 80018c4:	430a      	orrs	r2, r1
 80018c6:	3306      	adds	r3, #6
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	18c3      	adds	r3, r0, r3
 80018cc:	3304      	adds	r3, #4
 80018ce:	601a      	str	r2, [r3, #0]
}
 80018d0:	46c0      	nop			; (mov r8, r8)
 80018d2:	46bd      	mov	sp, r7
 80018d4:	b003      	add	sp, #12
 80018d6:	bd90      	pop	{r4, r7, pc}
 80018d8:	e000e100 	.word	0xe000e100
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	1e5a      	subs	r2, r3, #1
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	045b      	lsls	r3, r3, #17
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d301      	bcc.n	80018f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f4:	2301      	movs	r3, #1
 80018f6:	e010      	b.n	800191a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f8:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <SysTick_Config+0x44>)
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	3a01      	subs	r2, #1
 80018fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001900:	2301      	movs	r3, #1
 8001902:	425b      	negs	r3, r3
 8001904:	2103      	movs	r1, #3
 8001906:	0018      	movs	r0, r3
 8001908:	f7ff ff7c 	bl	8001804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <SysTick_Config+0x44>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001912:	4b04      	ldr	r3, [pc, #16]	; (8001924 <SysTick_Config+0x44>)
 8001914:	2207      	movs	r2, #7
 8001916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001918:	2300      	movs	r3, #0
}
 800191a:	0018      	movs	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	b002      	add	sp, #8
 8001920:	bd80      	pop	{r7, pc}
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	e000e010 	.word	0xe000e010

08001928 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]
 8001932:	210f      	movs	r1, #15
 8001934:	187b      	adds	r3, r7, r1
 8001936:	1c02      	adds	r2, r0, #0
 8001938:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	187b      	adds	r3, r7, r1
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	b25b      	sxtb	r3, r3
 8001942:	0011      	movs	r1, r2
 8001944:	0018      	movs	r0, r3
 8001946:	f7ff ff5d 	bl	8001804 <__NVIC_SetPriority>
}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	46bd      	mov	sp, r7
 800194e:	b004      	add	sp, #16
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	0002      	movs	r2, r0
 800195a:	1dfb      	adds	r3, r7, #7
 800195c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800195e:	1dfb      	adds	r3, r7, #7
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	b25b      	sxtb	r3, r3
 8001964:	0018      	movs	r0, r3
 8001966:	f7ff ff33 	bl	80017d0 <__NVIC_EnableIRQ>
}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	46bd      	mov	sp, r7
 800196e:	b002      	add	sp, #8
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	0018      	movs	r0, r3
 800197e:	f7ff ffaf 	bl	80018e0 <SysTick_Config>
 8001982:	0003      	movs	r3, r0
}
 8001984:	0018      	movs	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d101      	bne.n	80019a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e036      	b.n	8001a10 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2221      	movs	r2, #33	; 0x21
 80019a6:	2102      	movs	r1, #2
 80019a8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <HAL_DMA_Init+0x8c>)
 80019b6:	4013      	ands	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80019c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	695b      	ldr	r3, [r3, #20]
 80019d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	69db      	ldr	r3, [r3, #28]
 80019e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	68fa      	ldr	r2, [r7, #12]
 80019ee:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	0018      	movs	r0, r3
 80019f4:	f000 f9c4 	bl	8001d80 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2221      	movs	r2, #33	; 0x21
 8001a02:	2101      	movs	r1, #1
 8001a04:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2220      	movs	r2, #32
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}  
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b004      	add	sp, #16
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	ffffc00f 	.word	0xffffc00f

08001a1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
 8001a28:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001a2a:	2317      	movs	r3, #23
 8001a2c:	18fb      	adds	r3, r7, r3
 8001a2e:	2200      	movs	r2, #0
 8001a30:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2220      	movs	r2, #32
 8001a36:	5c9b      	ldrb	r3, [r3, r2]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d101      	bne.n	8001a40 <HAL_DMA_Start_IT+0x24>
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e04f      	b.n	8001ae0 <HAL_DMA_Start_IT+0xc4>
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2220      	movs	r2, #32
 8001a44:	2101      	movs	r1, #1
 8001a46:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2221      	movs	r2, #33	; 0x21
 8001a4c:	5c9b      	ldrb	r3, [r3, r2]
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d13a      	bne.n	8001aca <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2221      	movs	r2, #33	; 0x21
 8001a58:	2102      	movs	r1, #2
 8001a5a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	438a      	bics	r2, r1
 8001a70:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	68b9      	ldr	r1, [r7, #8]
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f000 f954 	bl	8001d26 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d008      	beq.n	8001a98 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	210e      	movs	r1, #14
 8001a92:	430a      	orrs	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	e00f      	b.n	8001ab8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	210a      	movs	r1, #10
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	438a      	bics	r2, r1
 8001ab6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	430a      	orrs	r2, r1
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	e007      	b.n	8001ada <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2220      	movs	r2, #32
 8001ace:	2100      	movs	r1, #0
 8001ad0:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001ad2:	2317      	movs	r3, #23
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001ada:	2317      	movs	r3, #23
 8001adc:	18fb      	adds	r3, r7, r3
 8001ade:	781b      	ldrb	r3, [r3, #0]
} 
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	b006      	add	sp, #24
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2221      	movs	r2, #33	; 0x21
 8001af4:	5c9b      	ldrb	r3, [r3, r2]
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d008      	beq.n	8001b0e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2204      	movs	r2, #4
 8001b00:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2220      	movs	r2, #32
 8001b06:	2100      	movs	r1, #0
 8001b08:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e020      	b.n	8001b50 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	210e      	movs	r1, #14
 8001b1a:	438a      	bics	r2, r1
 8001b1c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	438a      	bics	r2, r1
 8001b2c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b36:	2101      	movs	r1, #1
 8001b38:	4091      	lsls	r1, r2
 8001b3a:	000a      	movs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2221      	movs	r2, #33	; 0x21
 8001b42:	2101      	movs	r1, #1
 8001b44:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2220      	movs	r2, #32
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b002      	add	sp, #8
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b60:	210f      	movs	r1, #15
 8001b62:	187b      	adds	r3, r7, r1
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2221      	movs	r2, #33	; 0x21
 8001b6c:	5c9b      	ldrb	r3, [r3, r2]
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d006      	beq.n	8001b82 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2204      	movs	r2, #4
 8001b78:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b7a:	187b      	adds	r3, r7, r1
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	701a      	strb	r2, [r3, #0]
 8001b80:	e028      	b.n	8001bd4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	210e      	movs	r1, #14
 8001b8e:	438a      	bics	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	438a      	bics	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001baa:	2101      	movs	r1, #1
 8001bac:	4091      	lsls	r1, r2
 8001bae:	000a      	movs	r2, r1
 8001bb0:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2221      	movs	r2, #33	; 0x21
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2220      	movs	r2, #32
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d004      	beq.n	8001bd4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	0010      	movs	r0, r2
 8001bd2:	4798      	blx	r3
    } 
  }
  return status;
 8001bd4:	230f      	movs	r3, #15
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	781b      	ldrb	r3, [r3, #0]
}
 8001bda:	0018      	movs	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b004      	add	sp, #16
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	2204      	movs	r2, #4
 8001c00:	409a      	lsls	r2, r3
 8001c02:	0013      	movs	r3, r2
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4013      	ands	r3, r2
 8001c08:	d024      	beq.n	8001c54 <HAL_DMA_IRQHandler+0x72>
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	2204      	movs	r2, #4
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d020      	beq.n	8001c54 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2220      	movs	r2, #32
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d107      	bne.n	8001c2e <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2104      	movs	r1, #4
 8001c2a:	438a      	bics	r2, r1
 8001c2c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c36:	2104      	movs	r1, #4
 8001c38:	4091      	lsls	r1, r2
 8001c3a:	000a      	movs	r2, r1
 8001c3c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d100      	bne.n	8001c48 <HAL_DMA_IRQHandler+0x66>
 8001c46:	e06a      	b.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	0010      	movs	r0, r2
 8001c50:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001c52:	e064      	b.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	2202      	movs	r2, #2
 8001c5a:	409a      	lsls	r2, r3
 8001c5c:	0013      	movs	r3, r2
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	4013      	ands	r3, r2
 8001c62:	d02b      	beq.n	8001cbc <HAL_DMA_IRQHandler+0xda>
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	2202      	movs	r2, #2
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d027      	beq.n	8001cbc <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2220      	movs	r2, #32
 8001c74:	4013      	ands	r3, r2
 8001c76:	d10b      	bne.n	8001c90 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	210a      	movs	r1, #10
 8001c84:	438a      	bics	r2, r1
 8001c86:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2221      	movs	r2, #33	; 0x21
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c98:	2102      	movs	r1, #2
 8001c9a:	4091      	lsls	r1, r2
 8001c9c:	000a      	movs	r2, r1
 8001c9e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d036      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	0010      	movs	r0, r2
 8001cb8:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001cba:	e030      	b.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	2208      	movs	r2, #8
 8001cc2:	409a      	lsls	r2, r3
 8001cc4:	0013      	movs	r3, r2
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d028      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2208      	movs	r2, #8
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d024      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	210e      	movs	r1, #14
 8001ce0:	438a      	bics	r2, r1
 8001ce2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cec:	2101      	movs	r1, #1
 8001cee:	4091      	lsls	r1, r2
 8001cf0:	000a      	movs	r2, r1
 8001cf2:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2221      	movs	r2, #33	; 0x21
 8001cfe:	2101      	movs	r1, #1
 8001d00:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2220      	movs	r2, #32
 8001d06:	2100      	movs	r1, #0
 8001d08:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d005      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	0010      	movs	r0, r2
 8001d1a:	4798      	blx	r3
    }
   }
}  
 8001d1c:	e7ff      	b.n	8001d1e <HAL_DMA_IRQHandler+0x13c>
 8001d1e:	46c0      	nop			; (mov r8, r8)
 8001d20:	46bd      	mov	sp, r7
 8001d22:	b004      	add	sp, #16
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b084      	sub	sp, #16
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	4091      	lsls	r1, r2
 8001d40:	000a      	movs	r2, r1
 8001d42:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b10      	cmp	r3, #16
 8001d52:	d108      	bne.n	8001d66 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d64:	e007      	b.n	8001d76 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	60da      	str	r2, [r3, #12]
}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	b004      	add	sp, #16
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a08      	ldr	r2, [pc, #32]	; (8001db0 <DMA_CalcBaseAndBitshift+0x30>)
 8001d8e:	4694      	mov	ip, r2
 8001d90:	4463      	add	r3, ip
 8001d92:	2114      	movs	r1, #20
 8001d94:	0018      	movs	r0, r3
 8001d96:	f7fe f9c1 	bl	800011c <__udivsi3>
 8001d9a:	0003      	movs	r3, r0
 8001d9c:	009a      	lsls	r2, r3, #2
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a03      	ldr	r2, [pc, #12]	; (8001db4 <DMA_CalcBaseAndBitshift+0x34>)
 8001da6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b002      	add	sp, #8
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	bffdfff8 	.word	0xbffdfff8
 8001db4:	40020000 	.word	0x40020000

08001db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc6:	e149      	b.n	800205c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2101      	movs	r1, #1
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	4091      	lsls	r1, r2
 8001dd2:	000a      	movs	r2, r1
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d100      	bne.n	8001de0 <HAL_GPIO_Init+0x28>
 8001dde:	e13a      	b.n	8002056 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	2203      	movs	r2, #3
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d005      	beq.n	8001df8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2203      	movs	r2, #3
 8001df2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d130      	bne.n	8001e5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	2203      	movs	r2, #3
 8001e04:	409a      	lsls	r2, r3
 8001e06:	0013      	movs	r3, r2
 8001e08:	43da      	mvns	r2, r3
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	409a      	lsls	r2, r3
 8001e1a:	0013      	movs	r3, r2
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e2e:	2201      	movs	r2, #1
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	409a      	lsls	r2, r3
 8001e34:	0013      	movs	r3, r2
 8001e36:	43da      	mvns	r2, r3
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	091b      	lsrs	r3, r3, #4
 8001e44:	2201      	movs	r2, #1
 8001e46:	401a      	ands	r2, r3
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	0013      	movs	r3, r2
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2203      	movs	r2, #3
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	d017      	beq.n	8001e96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	2203      	movs	r2, #3
 8001e72:	409a      	lsls	r2, r3
 8001e74:	0013      	movs	r3, r2
 8001e76:	43da      	mvns	r2, r3
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	409a      	lsls	r2, r3
 8001e88:	0013      	movs	r3, r2
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d123      	bne.n	8001eea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	08da      	lsrs	r2, r3, #3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3208      	adds	r2, #8
 8001eaa:	0092      	lsls	r2, r2, #2
 8001eac:	58d3      	ldr	r3, [r2, r3]
 8001eae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	2207      	movs	r2, #7
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	220f      	movs	r2, #15
 8001eba:	409a      	lsls	r2, r3
 8001ebc:	0013      	movs	r3, r2
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	691a      	ldr	r2, [r3, #16]
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	2107      	movs	r1, #7
 8001ece:	400b      	ands	r3, r1
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	0013      	movs	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	08da      	lsrs	r2, r3, #3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3208      	adds	r2, #8
 8001ee4:	0092      	lsls	r2, r2, #2
 8001ee6:	6939      	ldr	r1, [r7, #16]
 8001ee8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	2203      	movs	r2, #3
 8001ef6:	409a      	lsls	r2, r3
 8001ef8:	0013      	movs	r3, r2
 8001efa:	43da      	mvns	r2, r3
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	4013      	ands	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	2203      	movs	r2, #3
 8001f08:	401a      	ands	r2, r3
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	409a      	lsls	r2, r3
 8001f10:	0013      	movs	r3, r2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	23c0      	movs	r3, #192	; 0xc0
 8001f24:	029b      	lsls	r3, r3, #10
 8001f26:	4013      	ands	r3, r2
 8001f28:	d100      	bne.n	8001f2c <HAL_GPIO_Init+0x174>
 8001f2a:	e094      	b.n	8002056 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f2c:	4b51      	ldr	r3, [pc, #324]	; (8002074 <HAL_GPIO_Init+0x2bc>)
 8001f2e:	699a      	ldr	r2, [r3, #24]
 8001f30:	4b50      	ldr	r3, [pc, #320]	; (8002074 <HAL_GPIO_Init+0x2bc>)
 8001f32:	2101      	movs	r1, #1
 8001f34:	430a      	orrs	r2, r1
 8001f36:	619a      	str	r2, [r3, #24]
 8001f38:	4b4e      	ldr	r3, [pc, #312]	; (8002074 <HAL_GPIO_Init+0x2bc>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	4013      	ands	r3, r2
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f44:	4a4c      	ldr	r2, [pc, #304]	; (8002078 <HAL_GPIO_Init+0x2c0>)
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	089b      	lsrs	r3, r3, #2
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	589b      	ldr	r3, [r3, r2]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2203      	movs	r2, #3
 8001f56:	4013      	ands	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	220f      	movs	r2, #15
 8001f5c:	409a      	lsls	r2, r3
 8001f5e:	0013      	movs	r3, r2
 8001f60:	43da      	mvns	r2, r3
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	4013      	ands	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	2390      	movs	r3, #144	; 0x90
 8001f6c:	05db      	lsls	r3, r3, #23
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d00d      	beq.n	8001f8e <HAL_GPIO_Init+0x1d6>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a41      	ldr	r2, [pc, #260]	; (800207c <HAL_GPIO_Init+0x2c4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d007      	beq.n	8001f8a <HAL_GPIO_Init+0x1d2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a40      	ldr	r2, [pc, #256]	; (8002080 <HAL_GPIO_Init+0x2c8>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d101      	bne.n	8001f86 <HAL_GPIO_Init+0x1ce>
 8001f82:	2302      	movs	r3, #2
 8001f84:	e004      	b.n	8001f90 <HAL_GPIO_Init+0x1d8>
 8001f86:	2305      	movs	r3, #5
 8001f88:	e002      	b.n	8001f90 <HAL_GPIO_Init+0x1d8>
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e000      	b.n	8001f90 <HAL_GPIO_Init+0x1d8>
 8001f8e:	2300      	movs	r3, #0
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	2103      	movs	r1, #3
 8001f94:	400a      	ands	r2, r1
 8001f96:	0092      	lsls	r2, r2, #2
 8001f98:	4093      	lsls	r3, r2
 8001f9a:	693a      	ldr	r2, [r7, #16]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fa0:	4935      	ldr	r1, [pc, #212]	; (8002078 <HAL_GPIO_Init+0x2c0>)
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	089b      	lsrs	r3, r3, #2
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fae:	4b35      	ldr	r3, [pc, #212]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	43da      	mvns	r2, r3
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	025b      	lsls	r3, r3, #9
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fd2:	4b2c      	ldr	r3, [pc, #176]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001fd8:	4b2a      	ldr	r3, [pc, #168]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	43da      	mvns	r2, r3
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	2380      	movs	r3, #128	; 0x80
 8001fee:	029b      	lsls	r3, r3, #10
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d003      	beq.n	8001ffc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ffc:	4b21      	ldr	r3, [pc, #132]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002002:	4b20      	ldr	r3, [pc, #128]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	43da      	mvns	r2, r3
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4013      	ands	r3, r2
 8002010:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685a      	ldr	r2, [r3, #4]
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	035b      	lsls	r3, r3, #13
 800201a:	4013      	ands	r3, r2
 800201c:	d003      	beq.n	8002026 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4313      	orrs	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002026:	4b17      	ldr	r3, [pc, #92]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800202c:	4b15      	ldr	r3, [pc, #84]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	43da      	mvns	r2, r3
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	4013      	ands	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	039b      	lsls	r3, r3, #14
 8002044:	4013      	ands	r3, r2
 8002046:	d003      	beq.n	8002050 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4313      	orrs	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002050:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <HAL_GPIO_Init+0x2cc>)
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	40da      	lsrs	r2, r3
 8002064:	1e13      	subs	r3, r2, #0
 8002066:	d000      	beq.n	800206a <HAL_GPIO_Init+0x2b2>
 8002068:	e6ae      	b.n	8001dc8 <HAL_GPIO_Init+0x10>
  } 
}
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	46c0      	nop			; (mov r8, r8)
 800206e:	46bd      	mov	sp, r7
 8002070:	b006      	add	sp, #24
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000
 8002078:	40010000 	.word	0x40010000
 800207c:	48000400 	.word	0x48000400
 8002080:	48000800 	.word	0x48000800
 8002084:	40010400 	.word	0x40010400

08002088 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	0008      	movs	r0, r1
 8002092:	0011      	movs	r1, r2
 8002094:	1cbb      	adds	r3, r7, #2
 8002096:	1c02      	adds	r2, r0, #0
 8002098:	801a      	strh	r2, [r3, #0]
 800209a:	1c7b      	adds	r3, r7, #1
 800209c:	1c0a      	adds	r2, r1, #0
 800209e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020a0:	1c7b      	adds	r3, r7, #1
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d004      	beq.n	80020b2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020a8:	1cbb      	adds	r3, r7, #2
 80020aa:	881a      	ldrh	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020b0:	e003      	b.n	80020ba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020b2:	1cbb      	adds	r3, r7, #2
 80020b4:	881a      	ldrh	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	46bd      	mov	sp, r7
 80020be:	b002      	add	sp, #8
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d102      	bne.n	80020d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	f000 fb76 	bl	80027c4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2201      	movs	r2, #1
 80020de:	4013      	ands	r3, r2
 80020e0:	d100      	bne.n	80020e4 <HAL_RCC_OscConfig+0x20>
 80020e2:	e08e      	b.n	8002202 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80020e4:	4bc5      	ldr	r3, [pc, #788]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	220c      	movs	r2, #12
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b04      	cmp	r3, #4
 80020ee:	d00e      	beq.n	800210e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020f0:	4bc2      	ldr	r3, [pc, #776]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	220c      	movs	r2, #12
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d117      	bne.n	800212c <HAL_RCC_OscConfig+0x68>
 80020fc:	4bbf      	ldr	r3, [pc, #764]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	23c0      	movs	r3, #192	; 0xc0
 8002102:	025b      	lsls	r3, r3, #9
 8002104:	401a      	ands	r2, r3
 8002106:	2380      	movs	r3, #128	; 0x80
 8002108:	025b      	lsls	r3, r3, #9
 800210a:	429a      	cmp	r2, r3
 800210c:	d10e      	bne.n	800212c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800210e:	4bbb      	ldr	r3, [pc, #748]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	029b      	lsls	r3, r3, #10
 8002116:	4013      	ands	r3, r2
 8002118:	d100      	bne.n	800211c <HAL_RCC_OscConfig+0x58>
 800211a:	e071      	b.n	8002200 <HAL_RCC_OscConfig+0x13c>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d000      	beq.n	8002126 <HAL_RCC_OscConfig+0x62>
 8002124:	e06c      	b.n	8002200 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	f000 fb4c 	bl	80027c4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d107      	bne.n	8002144 <HAL_RCC_OscConfig+0x80>
 8002134:	4bb1      	ldr	r3, [pc, #708]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4bb0      	ldr	r3, [pc, #704]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800213a:	2180      	movs	r1, #128	; 0x80
 800213c:	0249      	lsls	r1, r1, #9
 800213e:	430a      	orrs	r2, r1
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	e02f      	b.n	80021a4 <HAL_RCC_OscConfig+0xe0>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d10c      	bne.n	8002166 <HAL_RCC_OscConfig+0xa2>
 800214c:	4bab      	ldr	r3, [pc, #684]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4baa      	ldr	r3, [pc, #680]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002152:	49ab      	ldr	r1, [pc, #684]	; (8002400 <HAL_RCC_OscConfig+0x33c>)
 8002154:	400a      	ands	r2, r1
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	4ba8      	ldr	r3, [pc, #672]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4ba7      	ldr	r3, [pc, #668]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800215e:	49a9      	ldr	r1, [pc, #676]	; (8002404 <HAL_RCC_OscConfig+0x340>)
 8002160:	400a      	ands	r2, r1
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	e01e      	b.n	80021a4 <HAL_RCC_OscConfig+0xe0>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b05      	cmp	r3, #5
 800216c:	d10e      	bne.n	800218c <HAL_RCC_OscConfig+0xc8>
 800216e:	4ba3      	ldr	r3, [pc, #652]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	4ba2      	ldr	r3, [pc, #648]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002174:	2180      	movs	r1, #128	; 0x80
 8002176:	02c9      	lsls	r1, r1, #11
 8002178:	430a      	orrs	r2, r1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	4b9f      	ldr	r3, [pc, #636]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b9e      	ldr	r3, [pc, #632]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002182:	2180      	movs	r1, #128	; 0x80
 8002184:	0249      	lsls	r1, r1, #9
 8002186:	430a      	orrs	r2, r1
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	e00b      	b.n	80021a4 <HAL_RCC_OscConfig+0xe0>
 800218c:	4b9b      	ldr	r3, [pc, #620]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b9a      	ldr	r3, [pc, #616]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002192:	499b      	ldr	r1, [pc, #620]	; (8002400 <HAL_RCC_OscConfig+0x33c>)
 8002194:	400a      	ands	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	4b98      	ldr	r3, [pc, #608]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800219a:	681a      	ldr	r2, [r3, #0]
 800219c:	4b97      	ldr	r3, [pc, #604]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800219e:	4999      	ldr	r1, [pc, #612]	; (8002404 <HAL_RCC_OscConfig+0x340>)
 80021a0:	400a      	ands	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d014      	beq.n	80021d6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ac:	f7fe fefa 	bl	8000fa4 <HAL_GetTick>
 80021b0:	0003      	movs	r3, r0
 80021b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b6:	f7fe fef5 	bl	8000fa4 <HAL_GetTick>
 80021ba:	0002      	movs	r2, r0
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b64      	cmp	r3, #100	; 0x64
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e2fd      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c8:	4b8c      	ldr	r3, [pc, #560]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	2380      	movs	r3, #128	; 0x80
 80021ce:	029b      	lsls	r3, r3, #10
 80021d0:	4013      	ands	r3, r2
 80021d2:	d0f0      	beq.n	80021b6 <HAL_RCC_OscConfig+0xf2>
 80021d4:	e015      	b.n	8002202 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d6:	f7fe fee5 	bl	8000fa4 <HAL_GetTick>
 80021da:	0003      	movs	r3, r0
 80021dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021e0:	f7fe fee0 	bl	8000fa4 <HAL_GetTick>
 80021e4:	0002      	movs	r2, r0
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b64      	cmp	r3, #100	; 0x64
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e2e8      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021f2:	4b82      	ldr	r3, [pc, #520]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	029b      	lsls	r3, r3, #10
 80021fa:	4013      	ands	r3, r2
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x11c>
 80021fe:	e000      	b.n	8002202 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002200:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2202      	movs	r2, #2
 8002208:	4013      	ands	r3, r2
 800220a:	d100      	bne.n	800220e <HAL_RCC_OscConfig+0x14a>
 800220c:	e06c      	b.n	80022e8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800220e:	4b7b      	ldr	r3, [pc, #492]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	220c      	movs	r2, #12
 8002214:	4013      	ands	r3, r2
 8002216:	d00e      	beq.n	8002236 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002218:	4b78      	ldr	r3, [pc, #480]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	220c      	movs	r2, #12
 800221e:	4013      	ands	r3, r2
 8002220:	2b08      	cmp	r3, #8
 8002222:	d11f      	bne.n	8002264 <HAL_RCC_OscConfig+0x1a0>
 8002224:	4b75      	ldr	r3, [pc, #468]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	23c0      	movs	r3, #192	; 0xc0
 800222a:	025b      	lsls	r3, r3, #9
 800222c:	401a      	ands	r2, r3
 800222e:	2380      	movs	r3, #128	; 0x80
 8002230:	021b      	lsls	r3, r3, #8
 8002232:	429a      	cmp	r2, r3
 8002234:	d116      	bne.n	8002264 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002236:	4b71      	ldr	r3, [pc, #452]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2202      	movs	r2, #2
 800223c:	4013      	ands	r3, r2
 800223e:	d005      	beq.n	800224c <HAL_RCC_OscConfig+0x188>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d001      	beq.n	800224c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e2bb      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800224c:	4b6b      	ldr	r3, [pc, #428]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	22f8      	movs	r2, #248	; 0xf8
 8002252:	4393      	bics	r3, r2
 8002254:	0019      	movs	r1, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	00da      	lsls	r2, r3, #3
 800225c:	4b67      	ldr	r3, [pc, #412]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800225e:	430a      	orrs	r2, r1
 8002260:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002262:	e041      	b.n	80022e8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d024      	beq.n	80022b6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800226c:	4b63      	ldr	r3, [pc, #396]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b62      	ldr	r3, [pc, #392]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002272:	2101      	movs	r1, #1
 8002274:	430a      	orrs	r2, r1
 8002276:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002278:	f7fe fe94 	bl	8000fa4 <HAL_GetTick>
 800227c:	0003      	movs	r3, r0
 800227e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002282:	f7fe fe8f 	bl	8000fa4 <HAL_GetTick>
 8002286:	0002      	movs	r2, r0
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e297      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002294:	4b59      	ldr	r3, [pc, #356]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2202      	movs	r2, #2
 800229a:	4013      	ands	r3, r2
 800229c:	d0f1      	beq.n	8002282 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229e:	4b57      	ldr	r3, [pc, #348]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	22f8      	movs	r2, #248	; 0xf8
 80022a4:	4393      	bics	r3, r2
 80022a6:	0019      	movs	r1, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	00da      	lsls	r2, r3, #3
 80022ae:	4b53      	ldr	r3, [pc, #332]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80022b0:	430a      	orrs	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	e018      	b.n	80022e8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022b6:	4b51      	ldr	r3, [pc, #324]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	4b50      	ldr	r3, [pc, #320]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80022bc:	2101      	movs	r1, #1
 80022be:	438a      	bics	r2, r1
 80022c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c2:	f7fe fe6f 	bl	8000fa4 <HAL_GetTick>
 80022c6:	0003      	movs	r3, r0
 80022c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022cc:	f7fe fe6a 	bl	8000fa4 <HAL_GetTick>
 80022d0:	0002      	movs	r2, r0
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e272      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022de:	4b47      	ldr	r3, [pc, #284]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2202      	movs	r2, #2
 80022e4:	4013      	ands	r3, r2
 80022e6:	d1f1      	bne.n	80022cc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2208      	movs	r2, #8
 80022ee:	4013      	ands	r3, r2
 80022f0:	d036      	beq.n	8002360 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d019      	beq.n	800232e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022fa:	4b40      	ldr	r3, [pc, #256]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80022fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022fe:	4b3f      	ldr	r3, [pc, #252]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002300:	2101      	movs	r1, #1
 8002302:	430a      	orrs	r2, r1
 8002304:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002306:	f7fe fe4d 	bl	8000fa4 <HAL_GetTick>
 800230a:	0003      	movs	r3, r0
 800230c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002310:	f7fe fe48 	bl	8000fa4 <HAL_GetTick>
 8002314:	0002      	movs	r2, r0
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e250      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002322:	4b36      	ldr	r3, [pc, #216]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002326:	2202      	movs	r2, #2
 8002328:	4013      	ands	r3, r2
 800232a:	d0f1      	beq.n	8002310 <HAL_RCC_OscConfig+0x24c>
 800232c:	e018      	b.n	8002360 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800232e:	4b33      	ldr	r3, [pc, #204]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002332:	4b32      	ldr	r3, [pc, #200]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002334:	2101      	movs	r1, #1
 8002336:	438a      	bics	r2, r1
 8002338:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800233a:	f7fe fe33 	bl	8000fa4 <HAL_GetTick>
 800233e:	0003      	movs	r3, r0
 8002340:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002344:	f7fe fe2e 	bl	8000fa4 <HAL_GetTick>
 8002348:	0002      	movs	r2, r0
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e236      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002356:	4b29      	ldr	r3, [pc, #164]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235a:	2202      	movs	r2, #2
 800235c:	4013      	ands	r3, r2
 800235e:	d1f1      	bne.n	8002344 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2204      	movs	r2, #4
 8002366:	4013      	ands	r3, r2
 8002368:	d100      	bne.n	800236c <HAL_RCC_OscConfig+0x2a8>
 800236a:	e0b5      	b.n	80024d8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800236c:	201f      	movs	r0, #31
 800236e:	183b      	adds	r3, r7, r0
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002374:	4b21      	ldr	r3, [pc, #132]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002376:	69da      	ldr	r2, [r3, #28]
 8002378:	2380      	movs	r3, #128	; 0x80
 800237a:	055b      	lsls	r3, r3, #21
 800237c:	4013      	ands	r3, r2
 800237e:	d110      	bne.n	80023a2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002380:	4b1e      	ldr	r3, [pc, #120]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002382:	69da      	ldr	r2, [r3, #28]
 8002384:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002386:	2180      	movs	r1, #128	; 0x80
 8002388:	0549      	lsls	r1, r1, #21
 800238a:	430a      	orrs	r2, r1
 800238c:	61da      	str	r2, [r3, #28]
 800238e:	4b1b      	ldr	r3, [pc, #108]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 8002390:	69da      	ldr	r2, [r3, #28]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	055b      	lsls	r3, r3, #21
 8002396:	4013      	ands	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800239c:	183b      	adds	r3, r7, r0
 800239e:	2201      	movs	r2, #1
 80023a0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a2:	4b19      	ldr	r3, [pc, #100]	; (8002408 <HAL_RCC_OscConfig+0x344>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	2380      	movs	r3, #128	; 0x80
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	4013      	ands	r3, r2
 80023ac:	d11a      	bne.n	80023e4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ae:	4b16      	ldr	r3, [pc, #88]	; (8002408 <HAL_RCC_OscConfig+0x344>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	4b15      	ldr	r3, [pc, #84]	; (8002408 <HAL_RCC_OscConfig+0x344>)
 80023b4:	2180      	movs	r1, #128	; 0x80
 80023b6:	0049      	lsls	r1, r1, #1
 80023b8:	430a      	orrs	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023bc:	f7fe fdf2 	bl	8000fa4 <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c4:	e008      	b.n	80023d8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023c6:	f7fe fded 	bl	8000fa4 <HAL_GetTick>
 80023ca:	0002      	movs	r2, r0
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b64      	cmp	r3, #100	; 0x64
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e1f5      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d8:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <HAL_RCC_OscConfig+0x344>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4013      	ands	r3, r2
 80023e2:	d0f0      	beq.n	80023c6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d10f      	bne.n	800240c <HAL_RCC_OscConfig+0x348>
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80023ee:	6a1a      	ldr	r2, [r3, #32]
 80023f0:	4b02      	ldr	r3, [pc, #8]	; (80023fc <HAL_RCC_OscConfig+0x338>)
 80023f2:	2101      	movs	r1, #1
 80023f4:	430a      	orrs	r2, r1
 80023f6:	621a      	str	r2, [r3, #32]
 80023f8:	e036      	b.n	8002468 <HAL_RCC_OscConfig+0x3a4>
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	40021000 	.word	0x40021000
 8002400:	fffeffff 	.word	0xfffeffff
 8002404:	fffbffff 	.word	0xfffbffff
 8002408:	40007000 	.word	0x40007000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10c      	bne.n	800242e <HAL_RCC_OscConfig+0x36a>
 8002414:	4bca      	ldr	r3, [pc, #808]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002416:	6a1a      	ldr	r2, [r3, #32]
 8002418:	4bc9      	ldr	r3, [pc, #804]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800241a:	2101      	movs	r1, #1
 800241c:	438a      	bics	r2, r1
 800241e:	621a      	str	r2, [r3, #32]
 8002420:	4bc7      	ldr	r3, [pc, #796]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002422:	6a1a      	ldr	r2, [r3, #32]
 8002424:	4bc6      	ldr	r3, [pc, #792]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002426:	2104      	movs	r1, #4
 8002428:	438a      	bics	r2, r1
 800242a:	621a      	str	r2, [r3, #32]
 800242c:	e01c      	b.n	8002468 <HAL_RCC_OscConfig+0x3a4>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	2b05      	cmp	r3, #5
 8002434:	d10c      	bne.n	8002450 <HAL_RCC_OscConfig+0x38c>
 8002436:	4bc2      	ldr	r3, [pc, #776]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002438:	6a1a      	ldr	r2, [r3, #32]
 800243a:	4bc1      	ldr	r3, [pc, #772]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800243c:	2104      	movs	r1, #4
 800243e:	430a      	orrs	r2, r1
 8002440:	621a      	str	r2, [r3, #32]
 8002442:	4bbf      	ldr	r3, [pc, #764]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002444:	6a1a      	ldr	r2, [r3, #32]
 8002446:	4bbe      	ldr	r3, [pc, #760]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002448:	2101      	movs	r1, #1
 800244a:	430a      	orrs	r2, r1
 800244c:	621a      	str	r2, [r3, #32]
 800244e:	e00b      	b.n	8002468 <HAL_RCC_OscConfig+0x3a4>
 8002450:	4bbb      	ldr	r3, [pc, #748]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002452:	6a1a      	ldr	r2, [r3, #32]
 8002454:	4bba      	ldr	r3, [pc, #744]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002456:	2101      	movs	r1, #1
 8002458:	438a      	bics	r2, r1
 800245a:	621a      	str	r2, [r3, #32]
 800245c:	4bb8      	ldr	r3, [pc, #736]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800245e:	6a1a      	ldr	r2, [r3, #32]
 8002460:	4bb7      	ldr	r3, [pc, #732]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002462:	2104      	movs	r1, #4
 8002464:	438a      	bics	r2, r1
 8002466:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d014      	beq.n	800249a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002470:	f7fe fd98 	bl	8000fa4 <HAL_GetTick>
 8002474:	0003      	movs	r3, r0
 8002476:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002478:	e009      	b.n	800248e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800247a:	f7fe fd93 	bl	8000fa4 <HAL_GetTick>
 800247e:	0002      	movs	r2, r0
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	4aaf      	ldr	r2, [pc, #700]	; (8002744 <HAL_RCC_OscConfig+0x680>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e19a      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248e:	4bac      	ldr	r3, [pc, #688]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	2202      	movs	r2, #2
 8002494:	4013      	ands	r3, r2
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x3b6>
 8002498:	e013      	b.n	80024c2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249a:	f7fe fd83 	bl	8000fa4 <HAL_GetTick>
 800249e:	0003      	movs	r3, r0
 80024a0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a2:	e009      	b.n	80024b8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a4:	f7fe fd7e 	bl	8000fa4 <HAL_GetTick>
 80024a8:	0002      	movs	r2, r0
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	4aa5      	ldr	r2, [pc, #660]	; (8002744 <HAL_RCC_OscConfig+0x680>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e185      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b8:	4ba1      	ldr	r3, [pc, #644]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024ba:	6a1b      	ldr	r3, [r3, #32]
 80024bc:	2202      	movs	r2, #2
 80024be:	4013      	ands	r3, r2
 80024c0:	d1f0      	bne.n	80024a4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024c2:	231f      	movs	r3, #31
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d105      	bne.n	80024d8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024cc:	4b9c      	ldr	r3, [pc, #624]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024ce:	69da      	ldr	r2, [r3, #28]
 80024d0:	4b9b      	ldr	r3, [pc, #620]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024d2:	499d      	ldr	r1, [pc, #628]	; (8002748 <HAL_RCC_OscConfig+0x684>)
 80024d4:	400a      	ands	r2, r1
 80024d6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2210      	movs	r2, #16
 80024de:	4013      	ands	r3, r2
 80024e0:	d063      	beq.n	80025aa <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d12a      	bne.n	8002540 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80024ea:	4b95      	ldr	r3, [pc, #596]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024ee:	4b94      	ldr	r3, [pc, #592]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024f0:	2104      	movs	r1, #4
 80024f2:	430a      	orrs	r2, r1
 80024f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80024f6:	4b92      	ldr	r3, [pc, #584]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fa:	4b91      	ldr	r3, [pc, #580]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80024fc:	2101      	movs	r1, #1
 80024fe:	430a      	orrs	r2, r1
 8002500:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002502:	f7fe fd4f 	bl	8000fa4 <HAL_GetTick>
 8002506:	0003      	movs	r3, r0
 8002508:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800250a:	e008      	b.n	800251e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800250c:	f7fe fd4a 	bl	8000fa4 <HAL_GetTick>
 8002510:	0002      	movs	r2, r0
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d901      	bls.n	800251e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e152      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800251e:	4b88      	ldr	r3, [pc, #544]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002522:	2202      	movs	r2, #2
 8002524:	4013      	ands	r3, r2
 8002526:	d0f1      	beq.n	800250c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002528:	4b85      	ldr	r3, [pc, #532]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800252a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800252c:	22f8      	movs	r2, #248	; 0xf8
 800252e:	4393      	bics	r3, r2
 8002530:	0019      	movs	r1, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	00da      	lsls	r2, r3, #3
 8002538:	4b81      	ldr	r3, [pc, #516]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800253a:	430a      	orrs	r2, r1
 800253c:	635a      	str	r2, [r3, #52]	; 0x34
 800253e:	e034      	b.n	80025aa <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	3305      	adds	r3, #5
 8002546:	d111      	bne.n	800256c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002548:	4b7d      	ldr	r3, [pc, #500]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800254a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800254c:	4b7c      	ldr	r3, [pc, #496]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800254e:	2104      	movs	r1, #4
 8002550:	438a      	bics	r2, r1
 8002552:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002554:	4b7a      	ldr	r3, [pc, #488]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002558:	22f8      	movs	r2, #248	; 0xf8
 800255a:	4393      	bics	r3, r2
 800255c:	0019      	movs	r1, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	00da      	lsls	r2, r3, #3
 8002564:	4b76      	ldr	r3, [pc, #472]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002566:	430a      	orrs	r2, r1
 8002568:	635a      	str	r2, [r3, #52]	; 0x34
 800256a:	e01e      	b.n	80025aa <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800256c:	4b74      	ldr	r3, [pc, #464]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800256e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002570:	4b73      	ldr	r3, [pc, #460]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002572:	2104      	movs	r1, #4
 8002574:	430a      	orrs	r2, r1
 8002576:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002578:	4b71      	ldr	r3, [pc, #452]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800257a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800257c:	4b70      	ldr	r3, [pc, #448]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800257e:	2101      	movs	r1, #1
 8002580:	438a      	bics	r2, r1
 8002582:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002584:	f7fe fd0e 	bl	8000fa4 <HAL_GetTick>
 8002588:	0003      	movs	r3, r0
 800258a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800258e:	f7fe fd09 	bl	8000fa4 <HAL_GetTick>
 8002592:	0002      	movs	r2, r0
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e111      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80025a0:	4b67      	ldr	r3, [pc, #412]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80025a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a4:	2202      	movs	r2, #2
 80025a6:	4013      	ands	r3, r2
 80025a8:	d1f1      	bne.n	800258e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2220      	movs	r2, #32
 80025b0:	4013      	ands	r3, r2
 80025b2:	d05c      	beq.n	800266e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80025b4:	4b62      	ldr	r3, [pc, #392]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	220c      	movs	r2, #12
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b0c      	cmp	r3, #12
 80025be:	d00e      	beq.n	80025de <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80025c0:	4b5f      	ldr	r3, [pc, #380]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	220c      	movs	r2, #12
 80025c6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d114      	bne.n	80025f6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80025cc:	4b5c      	ldr	r3, [pc, #368]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	23c0      	movs	r3, #192	; 0xc0
 80025d2:	025b      	lsls	r3, r3, #9
 80025d4:	401a      	ands	r2, r3
 80025d6:	23c0      	movs	r3, #192	; 0xc0
 80025d8:	025b      	lsls	r3, r3, #9
 80025da:	429a      	cmp	r2, r3
 80025dc:	d10b      	bne.n	80025f6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80025de:	4b58      	ldr	r3, [pc, #352]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80025e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025e2:	2380      	movs	r3, #128	; 0x80
 80025e4:	025b      	lsls	r3, r3, #9
 80025e6:	4013      	ands	r3, r2
 80025e8:	d040      	beq.n	800266c <HAL_RCC_OscConfig+0x5a8>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d03c      	beq.n	800266c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e0e6      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d01b      	beq.n	8002636 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80025fe:	4b50      	ldr	r3, [pc, #320]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002600:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002602:	4b4f      	ldr	r3, [pc, #316]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002604:	2180      	movs	r1, #128	; 0x80
 8002606:	0249      	lsls	r1, r1, #9
 8002608:	430a      	orrs	r2, r1
 800260a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7fe fcca 	bl	8000fa4 <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002616:	f7fe fcc5 	bl	8000fa4 <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e0cd      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002628:	4b45      	ldr	r3, [pc, #276]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800262a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800262c:	2380      	movs	r3, #128	; 0x80
 800262e:	025b      	lsls	r3, r3, #9
 8002630:	4013      	ands	r3, r2
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x552>
 8002634:	e01b      	b.n	800266e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002636:	4b42      	ldr	r3, [pc, #264]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002638:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800263a:	4b41      	ldr	r3, [pc, #260]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800263c:	4943      	ldr	r1, [pc, #268]	; (800274c <HAL_RCC_OscConfig+0x688>)
 800263e:	400a      	ands	r2, r1
 8002640:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002642:	f7fe fcaf 	bl	8000fa4 <HAL_GetTick>
 8002646:	0003      	movs	r3, r0
 8002648:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800264c:	f7fe fcaa 	bl	8000fa4 <HAL_GetTick>
 8002650:	0002      	movs	r2, r0
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e0b2      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800265e:	4b38      	ldr	r3, [pc, #224]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002660:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002662:	2380      	movs	r3, #128	; 0x80
 8002664:	025b      	lsls	r3, r3, #9
 8002666:	4013      	ands	r3, r2
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x588>
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800266c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	2b00      	cmp	r3, #0
 8002674:	d100      	bne.n	8002678 <HAL_RCC_OscConfig+0x5b4>
 8002676:	e0a4      	b.n	80027c2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002678:	4b31      	ldr	r3, [pc, #196]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	220c      	movs	r2, #12
 800267e:	4013      	ands	r3, r2
 8002680:	2b08      	cmp	r3, #8
 8002682:	d100      	bne.n	8002686 <HAL_RCC_OscConfig+0x5c2>
 8002684:	e078      	b.n	8002778 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268a:	2b02      	cmp	r3, #2
 800268c:	d14c      	bne.n	8002728 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800268e:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	4b2b      	ldr	r3, [pc, #172]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 8002694:	492e      	ldr	r1, [pc, #184]	; (8002750 <HAL_RCC_OscConfig+0x68c>)
 8002696:	400a      	ands	r2, r1
 8002698:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269a:	f7fe fc83 	bl	8000fa4 <HAL_GetTick>
 800269e:	0003      	movs	r3, r0
 80026a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a4:	f7fe fc7e 	bl	8000fa4 <HAL_GetTick>
 80026a8:	0002      	movs	r2, r0
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e086      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b6:	4b22      	ldr	r3, [pc, #136]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	2380      	movs	r3, #128	; 0x80
 80026bc:	049b      	lsls	r3, r3, #18
 80026be:	4013      	ands	r3, r2
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026c2:	4b1f      	ldr	r3, [pc, #124]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c6:	220f      	movs	r2, #15
 80026c8:	4393      	bics	r3, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026d0:	4b1b      	ldr	r3, [pc, #108]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026d2:	430a      	orrs	r2, r1
 80026d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80026d6:	4b1a      	ldr	r3, [pc, #104]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	4a1e      	ldr	r2, [pc, #120]	; (8002754 <HAL_RCC_OscConfig+0x690>)
 80026dc:	4013      	ands	r3, r2
 80026de:	0019      	movs	r1, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	431a      	orrs	r2, r3
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026ec:	430a      	orrs	r2, r1
 80026ee:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026f0:	4b13      	ldr	r3, [pc, #76]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	4b12      	ldr	r3, [pc, #72]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 80026f6:	2180      	movs	r1, #128	; 0x80
 80026f8:	0449      	lsls	r1, r1, #17
 80026fa:	430a      	orrs	r2, r1
 80026fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fe:	f7fe fc51 	bl	8000fa4 <HAL_GetTick>
 8002702:	0003      	movs	r3, r0
 8002704:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002708:	f7fe fc4c 	bl	8000fa4 <HAL_GetTick>
 800270c:	0002      	movs	r2, r0
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e054      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800271a:	4b09      	ldr	r3, [pc, #36]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	049b      	lsls	r3, r3, #18
 8002722:	4013      	ands	r3, r2
 8002724:	d0f0      	beq.n	8002708 <HAL_RCC_OscConfig+0x644>
 8002726:	e04c      	b.n	80027c2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002728:	4b05      	ldr	r3, [pc, #20]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4b04      	ldr	r3, [pc, #16]	; (8002740 <HAL_RCC_OscConfig+0x67c>)
 800272e:	4908      	ldr	r1, [pc, #32]	; (8002750 <HAL_RCC_OscConfig+0x68c>)
 8002730:	400a      	ands	r2, r1
 8002732:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002734:	f7fe fc36 	bl	8000fa4 <HAL_GetTick>
 8002738:	0003      	movs	r3, r0
 800273a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800273c:	e015      	b.n	800276a <HAL_RCC_OscConfig+0x6a6>
 800273e:	46c0      	nop			; (mov r8, r8)
 8002740:	40021000 	.word	0x40021000
 8002744:	00001388 	.word	0x00001388
 8002748:	efffffff 	.word	0xefffffff
 800274c:	fffeffff 	.word	0xfffeffff
 8002750:	feffffff 	.word	0xfeffffff
 8002754:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002758:	f7fe fc24 	bl	8000fa4 <HAL_GetTick>
 800275c:	0002      	movs	r2, r0
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e02c      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800276a:	4b18      	ldr	r3, [pc, #96]	; (80027cc <HAL_RCC_OscConfig+0x708>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	2380      	movs	r3, #128	; 0x80
 8002770:	049b      	lsls	r3, r3, #18
 8002772:	4013      	ands	r3, r2
 8002774:	d1f0      	bne.n	8002758 <HAL_RCC_OscConfig+0x694>
 8002776:	e024      	b.n	80027c2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	2b01      	cmp	r3, #1
 800277e:	d101      	bne.n	8002784 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e01f      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002784:	4b11      	ldr	r3, [pc, #68]	; (80027cc <HAL_RCC_OscConfig+0x708>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800278a:	4b10      	ldr	r3, [pc, #64]	; (80027cc <HAL_RCC_OscConfig+0x708>)
 800278c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	23c0      	movs	r3, #192	; 0xc0
 8002794:	025b      	lsls	r3, r3, #9
 8002796:	401a      	ands	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279c:	429a      	cmp	r2, r3
 800279e:	d10e      	bne.n	80027be <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	220f      	movs	r2, #15
 80027a4:	401a      	ands	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d107      	bne.n	80027be <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	23f0      	movs	r3, #240	; 0xf0
 80027b2:	039b      	lsls	r3, r3, #14
 80027b4:	401a      	ands	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d001      	beq.n	80027c2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e000      	b.n	80027c4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b008      	add	sp, #32
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40021000 	.word	0x40021000

080027d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0bf      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e4:	4b61      	ldr	r3, [pc, #388]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2201      	movs	r2, #1
 80027ea:	4013      	ands	r3, r2
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d911      	bls.n	8002816 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b5e      	ldr	r3, [pc, #376]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2201      	movs	r2, #1
 80027f8:	4393      	bics	r3, r2
 80027fa:	0019      	movs	r1, r3
 80027fc:	4b5b      	ldr	r3, [pc, #364]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002804:	4b59      	ldr	r3, [pc, #356]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2201      	movs	r2, #1
 800280a:	4013      	ands	r3, r2
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d001      	beq.n	8002816 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0a6      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2202      	movs	r2, #2
 800281c:	4013      	ands	r3, r2
 800281e:	d015      	beq.n	800284c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2204      	movs	r2, #4
 8002826:	4013      	ands	r3, r2
 8002828:	d006      	beq.n	8002838 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800282a:	4b51      	ldr	r3, [pc, #324]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	4b50      	ldr	r3, [pc, #320]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 8002830:	21e0      	movs	r1, #224	; 0xe0
 8002832:	00c9      	lsls	r1, r1, #3
 8002834:	430a      	orrs	r2, r1
 8002836:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002838:	4b4d      	ldr	r3, [pc, #308]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	22f0      	movs	r2, #240	; 0xf0
 800283e:	4393      	bics	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	4b4a      	ldr	r3, [pc, #296]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 8002848:	430a      	orrs	r2, r1
 800284a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2201      	movs	r2, #1
 8002852:	4013      	ands	r3, r2
 8002854:	d04c      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d107      	bne.n	800286e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	4b44      	ldr	r3, [pc, #272]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	2380      	movs	r3, #128	; 0x80
 8002864:	029b      	lsls	r3, r3, #10
 8002866:	4013      	ands	r3, r2
 8002868:	d120      	bne.n	80028ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e07a      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d107      	bne.n	8002886 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002876:	4b3e      	ldr	r3, [pc, #248]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	2380      	movs	r3, #128	; 0x80
 800287c:	049b      	lsls	r3, r3, #18
 800287e:	4013      	ands	r3, r2
 8002880:	d114      	bne.n	80028ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e06e      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d107      	bne.n	800289e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800288e:	4b38      	ldr	r3, [pc, #224]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 8002890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002892:	2380      	movs	r3, #128	; 0x80
 8002894:	025b      	lsls	r3, r3, #9
 8002896:	4013      	ands	r3, r2
 8002898:	d108      	bne.n	80028ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e062      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289e:	4b34      	ldr	r3, [pc, #208]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2202      	movs	r2, #2
 80028a4:	4013      	ands	r3, r2
 80028a6:	d101      	bne.n	80028ac <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e05b      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ac:	4b30      	ldr	r3, [pc, #192]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2203      	movs	r2, #3
 80028b2:	4393      	bics	r3, r2
 80028b4:	0019      	movs	r1, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	4b2d      	ldr	r3, [pc, #180]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 80028bc:	430a      	orrs	r2, r1
 80028be:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c0:	f7fe fb70 	bl	8000fa4 <HAL_GetTick>
 80028c4:	0003      	movs	r3, r0
 80028c6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c8:	e009      	b.n	80028de <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028ca:	f7fe fb6b 	bl	8000fa4 <HAL_GetTick>
 80028ce:	0002      	movs	r2, r0
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	4a27      	ldr	r2, [pc, #156]	; (8002974 <HAL_RCC_ClockConfig+0x1a4>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e042      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	4b24      	ldr	r3, [pc, #144]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	220c      	movs	r2, #12
 80028e4:	401a      	ands	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d1ec      	bne.n	80028ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f0:	4b1e      	ldr	r3, [pc, #120]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2201      	movs	r2, #1
 80028f6:	4013      	ands	r3, r2
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d211      	bcs.n	8002922 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fe:	4b1b      	ldr	r3, [pc, #108]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2201      	movs	r2, #1
 8002904:	4393      	bics	r3, r2
 8002906:	0019      	movs	r1, r3
 8002908:	4b18      	ldr	r3, [pc, #96]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002910:	4b16      	ldr	r3, [pc, #88]	; (800296c <HAL_RCC_ClockConfig+0x19c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2201      	movs	r2, #1
 8002916:	4013      	ands	r3, r2
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d001      	beq.n	8002922 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e020      	b.n	8002964 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2204      	movs	r2, #4
 8002928:	4013      	ands	r3, r2
 800292a:	d009      	beq.n	8002940 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800292c:	4b10      	ldr	r3, [pc, #64]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	4a11      	ldr	r2, [pc, #68]	; (8002978 <HAL_RCC_ClockConfig+0x1a8>)
 8002932:	4013      	ands	r3, r2
 8002934:	0019      	movs	r1, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68da      	ldr	r2, [r3, #12]
 800293a:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 800293c:	430a      	orrs	r2, r1
 800293e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002940:	f000 f820 	bl	8002984 <HAL_RCC_GetSysClockFreq>
 8002944:	0001      	movs	r1, r0
 8002946:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <HAL_RCC_ClockConfig+0x1a0>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	091b      	lsrs	r3, r3, #4
 800294c:	220f      	movs	r2, #15
 800294e:	4013      	ands	r3, r2
 8002950:	4a0a      	ldr	r2, [pc, #40]	; (800297c <HAL_RCC_ClockConfig+0x1ac>)
 8002952:	5cd3      	ldrb	r3, [r2, r3]
 8002954:	000a      	movs	r2, r1
 8002956:	40da      	lsrs	r2, r3
 8002958:	4b09      	ldr	r3, [pc, #36]	; (8002980 <HAL_RCC_ClockConfig+0x1b0>)
 800295a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800295c:	2003      	movs	r0, #3
 800295e:	f7fe fadb 	bl	8000f18 <HAL_InitTick>
  
  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	0018      	movs	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	b004      	add	sp, #16
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40022000 	.word	0x40022000
 8002970:	40021000 	.word	0x40021000
 8002974:	00001388 	.word	0x00001388
 8002978:	fffff8ff 	.word	0xfffff8ff
 800297c:	0800595c 	.word	0x0800595c
 8002980:	20000000 	.word	0x20000000

08002984 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002984:	b590      	push	{r4, r7, lr}
 8002986:	b08f      	sub	sp, #60	; 0x3c
 8002988:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800298a:	2314      	movs	r3, #20
 800298c:	18fb      	adds	r3, r7, r3
 800298e:	4a38      	ldr	r2, [pc, #224]	; (8002a70 <HAL_RCC_GetSysClockFreq+0xec>)
 8002990:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002992:	c313      	stmia	r3!, {r0, r1, r4}
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002998:	1d3b      	adds	r3, r7, #4
 800299a:	4a36      	ldr	r2, [pc, #216]	; (8002a74 <HAL_RCC_GetSysClockFreq+0xf0>)
 800299c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800299e:	c313      	stmia	r3!, {r0, r1, r4}
 80029a0:	6812      	ldr	r2, [r2, #0]
 80029a2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029a8:	2300      	movs	r3, #0
 80029aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80029ac:	2300      	movs	r3, #0
 80029ae:	637b      	str	r3, [r7, #52]	; 0x34
 80029b0:	2300      	movs	r3, #0
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80029b8:	4b2f      	ldr	r3, [pc, #188]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xf4>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c0:	220c      	movs	r2, #12
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b0c      	cmp	r3, #12
 80029c6:	d047      	beq.n	8002a58 <HAL_RCC_GetSysClockFreq+0xd4>
 80029c8:	d849      	bhi.n	8002a5e <HAL_RCC_GetSysClockFreq+0xda>
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d002      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x50>
 80029ce:	2b08      	cmp	r3, #8
 80029d0:	d003      	beq.n	80029da <HAL_RCC_GetSysClockFreq+0x56>
 80029d2:	e044      	b.n	8002a5e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029d4:	4b29      	ldr	r3, [pc, #164]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 80029d6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029d8:	e044      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80029da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029dc:	0c9b      	lsrs	r3, r3, #18
 80029de:	220f      	movs	r2, #15
 80029e0:	4013      	ands	r3, r2
 80029e2:	2214      	movs	r2, #20
 80029e4:	18ba      	adds	r2, r7, r2
 80029e6:	5cd3      	ldrb	r3, [r2, r3]
 80029e8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80029ea:	4b23      	ldr	r3, [pc, #140]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xf4>)
 80029ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ee:	220f      	movs	r2, #15
 80029f0:	4013      	ands	r3, r2
 80029f2:	1d3a      	adds	r2, r7, #4
 80029f4:	5cd3      	ldrb	r3, [r2, r3]
 80029f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80029f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029fa:	23c0      	movs	r3, #192	; 0xc0
 80029fc:	025b      	lsls	r3, r3, #9
 80029fe:	401a      	ands	r2, r3
 8002a00:	2380      	movs	r3, #128	; 0x80
 8002a02:	025b      	lsls	r3, r3, #9
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d109      	bne.n	8002a1c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a0a:	481c      	ldr	r0, [pc, #112]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a0c:	f7fd fb86 	bl	800011c <__udivsi3>
 8002a10:	0003      	movs	r3, r0
 8002a12:	001a      	movs	r2, r3
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	4353      	muls	r3, r2
 8002a18:	637b      	str	r3, [r7, #52]	; 0x34
 8002a1a:	e01a      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002a1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a1e:	23c0      	movs	r3, #192	; 0xc0
 8002a20:	025b      	lsls	r3, r3, #9
 8002a22:	401a      	ands	r2, r3
 8002a24:	23c0      	movs	r3, #192	; 0xc0
 8002a26:	025b      	lsls	r3, r3, #9
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d109      	bne.n	8002a40 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a2e:	4814      	ldr	r0, [pc, #80]	; (8002a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a30:	f7fd fb74 	bl	800011c <__udivsi3>
 8002a34:	0003      	movs	r3, r0
 8002a36:	001a      	movs	r2, r3
 8002a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3a:	4353      	muls	r3, r2
 8002a3c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a42:	480e      	ldr	r0, [pc, #56]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a44:	f7fd fb6a 	bl	800011c <__udivsi3>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	001a      	movs	r2, r3
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	4353      	muls	r3, r2
 8002a50:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002a56:	e005      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002a58:	4b09      	ldr	r3, [pc, #36]	; (8002a80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a5a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002a5c:	e002      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a5e:	4b07      	ldr	r3, [pc, #28]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a60:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002a62:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002a66:	0018      	movs	r0, r3
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	b00f      	add	sp, #60	; 0x3c
 8002a6c:	bd90      	pop	{r4, r7, pc}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	0800593c 	.word	0x0800593c
 8002a74:	0800594c 	.word	0x0800594c
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	007a1200 	.word	0x007a1200
 8002a80:	02dc6c00 	.word	0x02dc6c00

08002a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a88:	4b02      	ldr	r3, [pc, #8]	; (8002a94 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
}
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	46c0      	nop			; (mov r8, r8)
 8002a94:	20000000 	.word	0x20000000

08002a98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002a9c:	f7ff fff2 	bl	8002a84 <HAL_RCC_GetHCLKFreq>
 8002aa0:	0001      	movs	r1, r0
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	0a1b      	lsrs	r3, r3, #8
 8002aa8:	2207      	movs	r2, #7
 8002aaa:	4013      	ands	r3, r2
 8002aac:	4a04      	ldr	r2, [pc, #16]	; (8002ac0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002aae:	5cd3      	ldrb	r3, [r2, r3]
 8002ab0:	40d9      	lsrs	r1, r3
 8002ab2:	000b      	movs	r3, r1
}    
 8002ab4:	0018      	movs	r0, r3
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	46c0      	nop			; (mov r8, r8)
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	0800596c 	.word	0x0800596c

08002ac4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	2380      	movs	r3, #128	; 0x80
 8002ada:	025b      	lsls	r3, r3, #9
 8002adc:	4013      	ands	r3, r2
 8002ade:	d100      	bne.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002ae0:	e08e      	b.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002ae2:	2017      	movs	r0, #23
 8002ae4:	183b      	adds	r3, r7, r0
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aea:	4b67      	ldr	r3, [pc, #412]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002aec:	69da      	ldr	r2, [r3, #28]
 8002aee:	2380      	movs	r3, #128	; 0x80
 8002af0:	055b      	lsls	r3, r3, #21
 8002af2:	4013      	ands	r3, r2
 8002af4:	d110      	bne.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002af6:	4b64      	ldr	r3, [pc, #400]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002af8:	69da      	ldr	r2, [r3, #28]
 8002afa:	4b63      	ldr	r3, [pc, #396]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002afc:	2180      	movs	r1, #128	; 0x80
 8002afe:	0549      	lsls	r1, r1, #21
 8002b00:	430a      	orrs	r2, r1
 8002b02:	61da      	str	r2, [r3, #28]
 8002b04:	4b60      	ldr	r3, [pc, #384]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b06:	69da      	ldr	r2, [r3, #28]
 8002b08:	2380      	movs	r3, #128	; 0x80
 8002b0a:	055b      	lsls	r3, r3, #21
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60bb      	str	r3, [r7, #8]
 8002b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b12:	183b      	adds	r3, r7, r0
 8002b14:	2201      	movs	r2, #1
 8002b16:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b18:	4b5c      	ldr	r3, [pc, #368]	; (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4013      	ands	r3, r2
 8002b22:	d11a      	bne.n	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b24:	4b59      	ldr	r3, [pc, #356]	; (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	4b58      	ldr	r3, [pc, #352]	; (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b2a:	2180      	movs	r1, #128	; 0x80
 8002b2c:	0049      	lsls	r1, r1, #1
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b32:	f7fe fa37 	bl	8000fa4 <HAL_GetTick>
 8002b36:	0003      	movs	r3, r0
 8002b38:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3a:	e008      	b.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b3c:	f7fe fa32 	bl	8000fa4 <HAL_GetTick>
 8002b40:	0002      	movs	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b64      	cmp	r3, #100	; 0x64
 8002b48:	d901      	bls.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e097      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b4e:	4b4f      	ldr	r3, [pc, #316]	; (8002c8c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	2380      	movs	r3, #128	; 0x80
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	4013      	ands	r3, r2
 8002b58:	d0f0      	beq.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b5a:	4b4b      	ldr	r3, [pc, #300]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b5c:	6a1a      	ldr	r2, [r3, #32]
 8002b5e:	23c0      	movs	r3, #192	; 0xc0
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4013      	ands	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d034      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	23c0      	movs	r3, #192	; 0xc0
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4013      	ands	r3, r2
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d02c      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b7c:	4b42      	ldr	r3, [pc, #264]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	4a43      	ldr	r2, [pc, #268]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b86:	4b40      	ldr	r3, [pc, #256]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b88:	6a1a      	ldr	r2, [r3, #32]
 8002b8a:	4b3f      	ldr	r3, [pc, #252]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b8c:	2180      	movs	r1, #128	; 0x80
 8002b8e:	0249      	lsls	r1, r1, #9
 8002b90:	430a      	orrs	r2, r1
 8002b92:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b94:	4b3c      	ldr	r3, [pc, #240]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b96:	6a1a      	ldr	r2, [r3, #32]
 8002b98:	4b3b      	ldr	r3, [pc, #236]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002b9a:	493e      	ldr	r1, [pc, #248]	; (8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b9c:	400a      	ands	r2, r1
 8002b9e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ba0:	4b39      	ldr	r3, [pc, #228]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	4013      	ands	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bae:	f7fe f9f9 	bl	8000fa4 <HAL_GetTick>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb6:	e009      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb8:	f7fe f9f4 	bl	8000fa4 <HAL_GetTick>
 8002bbc:	0002      	movs	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	4a35      	ldr	r2, [pc, #212]	; (8002c98 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e058      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bcc:	4b2e      	ldr	r3, [pc, #184]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bd6:	4b2c      	ldr	r3, [pc, #176]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	4a2d      	ldr	r2, [pc, #180]	; (8002c90 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	0019      	movs	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	4b28      	ldr	r3, [pc, #160]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002be6:	430a      	orrs	r2, r1
 8002be8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bea:	2317      	movs	r3, #23
 8002bec:	18fb      	adds	r3, r7, r3
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d105      	bne.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf4:	4b24      	ldr	r3, [pc, #144]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bf6:	69da      	ldr	r2, [r3, #28]
 8002bf8:	4b23      	ldr	r3, [pc, #140]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002bfa:	4928      	ldr	r1, [pc, #160]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002bfc:	400a      	ands	r2, r1
 8002bfe:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2201      	movs	r2, #1
 8002c06:	4013      	ands	r3, r2
 8002c08:	d009      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c0a:	4b1f      	ldr	r3, [pc, #124]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	2203      	movs	r2, #3
 8002c10:	4393      	bics	r3, r2
 8002c12:	0019      	movs	r1, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	4b1b      	ldr	r3, [pc, #108]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2220      	movs	r2, #32
 8002c24:	4013      	ands	r3, r2
 8002c26:	d009      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c28:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2c:	2210      	movs	r2, #16
 8002c2e:	4393      	bics	r3, r2
 8002c30:	0019      	movs	r1, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	4b14      	ldr	r3, [pc, #80]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	029b      	lsls	r3, r3, #10
 8002c44:	4013      	ands	r3, r2
 8002c46:	d009      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4c:	2280      	movs	r2, #128	; 0x80
 8002c4e:	4393      	bics	r3, r2
 8002c50:	0019      	movs	r1, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695a      	ldr	r2, [r3, #20]
 8002c56:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	2380      	movs	r3, #128	; 0x80
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	4013      	ands	r3, r2
 8002c66:	d009      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c68:	4b07      	ldr	r3, [pc, #28]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	2240      	movs	r2, #64	; 0x40
 8002c6e:	4393      	bics	r3, r2
 8002c70:	0019      	movs	r1, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691a      	ldr	r2, [r3, #16]
 8002c76:	4b04      	ldr	r3, [pc, #16]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	0018      	movs	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b006      	add	sp, #24
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	40021000 	.word	0x40021000
 8002c8c:	40007000 	.word	0x40007000
 8002c90:	fffffcff 	.word	0xfffffcff
 8002c94:	fffeffff 	.word	0xfffeffff
 8002c98:	00001388 	.word	0x00001388
 8002c9c:	efffffff 	.word	0xefffffff

08002ca0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e042      	b.n	8002d38 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	223d      	movs	r2, #61	; 0x3d
 8002cb6:	5c9b      	ldrb	r3, [r3, r2]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d107      	bne.n	8002cce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	223c      	movs	r2, #60	; 0x3c
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	0018      	movs	r0, r3
 8002cca:	f7fd ff39 	bl	8000b40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	223d      	movs	r2, #61	; 0x3d
 8002cd2:	2102      	movs	r1, #2
 8002cd4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3304      	adds	r3, #4
 8002cde:	0019      	movs	r1, r3
 8002ce0:	0010      	movs	r0, r2
 8002ce2:	f000 fa83 	bl	80031ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2246      	movs	r2, #70	; 0x46
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	223e      	movs	r2, #62	; 0x3e
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	5499      	strb	r1, [r3, r2]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	223f      	movs	r2, #63	; 0x3f
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	5499      	strb	r1, [r3, r2]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2240      	movs	r2, #64	; 0x40
 8002d02:	2101      	movs	r1, #1
 8002d04:	5499      	strb	r1, [r3, r2]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2241      	movs	r2, #65	; 0x41
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2242      	movs	r2, #66	; 0x42
 8002d12:	2101      	movs	r1, #1
 8002d14:	5499      	strb	r1, [r3, r2]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2243      	movs	r2, #67	; 0x43
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	5499      	strb	r1, [r3, r2]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2244      	movs	r2, #68	; 0x44
 8002d22:	2101      	movs	r1, #1
 8002d24:	5499      	strb	r1, [r3, r2]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2245      	movs	r2, #69	; 0x45
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	223d      	movs	r2, #61	; 0x3d
 8002d32:	2101      	movs	r1, #1
 8002d34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	0018      	movs	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	b002      	add	sp, #8
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	223d      	movs	r2, #61	; 0x3d
 8002d4c:	5c9b      	ldrb	r3, [r3, r2]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d001      	beq.n	8002d58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e036      	b.n	8002dc6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	223d      	movs	r2, #61	; 0x3d
 8002d5c:	2102      	movs	r1, #2
 8002d5e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68da      	ldr	r2, [r3, #12]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a16      	ldr	r2, [pc, #88]	; (8002dd0 <HAL_TIM_Base_Start_IT+0x90>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00a      	beq.n	8002d90 <HAL_TIM_Base_Start_IT+0x50>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	2380      	movs	r3, #128	; 0x80
 8002d80:	05db      	lsls	r3, r3, #23
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d004      	beq.n	8002d90 <HAL_TIM_Base_Start_IT+0x50>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a12      	ldr	r2, [pc, #72]	; (8002dd4 <HAL_TIM_Base_Start_IT+0x94>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d111      	bne.n	8002db4 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2207      	movs	r2, #7
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b06      	cmp	r3, #6
 8002da0:	d010      	beq.n	8002dc4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2101      	movs	r1, #1
 8002dae:	430a      	orrs	r2, r1
 8002db0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db2:	e007      	b.n	8002dc4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	b004      	add	sp, #16
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	40012c00 	.word	0x40012c00
 8002dd4:	40000400 	.word	0x40000400

08002dd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	2202      	movs	r2, #2
 8002de8:	4013      	ands	r3, r2
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d124      	bne.n	8002e38 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	2202      	movs	r2, #2
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d11d      	bne.n	8002e38 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2203      	movs	r2, #3
 8002e02:	4252      	negs	r2, r2
 8002e04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2203      	movs	r2, #3
 8002e14:	4013      	ands	r3, r2
 8002e16:	d004      	beq.n	8002e22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f000 f9ce 	bl	80031bc <HAL_TIM_IC_CaptureCallback>
 8002e20:	e007      	b.n	8002e32 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	0018      	movs	r0, r3
 8002e26:	f000 f9c1 	bl	80031ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f9cd 	bl	80031cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	2204      	movs	r2, #4
 8002e40:	4013      	ands	r3, r2
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d125      	bne.n	8002e92 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	2204      	movs	r2, #4
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b04      	cmp	r3, #4
 8002e52:	d11e      	bne.n	8002e92 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2205      	movs	r2, #5
 8002e5a:	4252      	negs	r2, r2
 8002e5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2202      	movs	r2, #2
 8002e62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699a      	ldr	r2, [r3, #24]
 8002e6a:	23c0      	movs	r3, #192	; 0xc0
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d004      	beq.n	8002e7c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	0018      	movs	r0, r3
 8002e76:	f000 f9a1 	bl	80031bc <HAL_TIM_IC_CaptureCallback>
 8002e7a:	e007      	b.n	8002e8c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f000 f994 	bl	80031ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	0018      	movs	r0, r3
 8002e88:	f000 f9a0 	bl	80031cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	2208      	movs	r2, #8
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d124      	bne.n	8002eea <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	2208      	movs	r2, #8
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b08      	cmp	r3, #8
 8002eac:	d11d      	bne.n	8002eea <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2209      	movs	r2, #9
 8002eb4:	4252      	negs	r2, r2
 8002eb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2204      	movs	r2, #4
 8002ebc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d004      	beq.n	8002ed4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f000 f975 	bl	80031bc <HAL_TIM_IC_CaptureCallback>
 8002ed2:	e007      	b.n	8002ee4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 f968 	bl	80031ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f000 f974 	bl	80031cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	2210      	movs	r2, #16
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b10      	cmp	r3, #16
 8002ef6:	d125      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	2210      	movs	r2, #16
 8002f00:	4013      	ands	r3, r2
 8002f02:	2b10      	cmp	r3, #16
 8002f04:	d11e      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2211      	movs	r2, #17
 8002f0c:	4252      	negs	r2, r2
 8002f0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2208      	movs	r2, #8
 8002f14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	23c0      	movs	r3, #192	; 0xc0
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	4013      	ands	r3, r2
 8002f22:	d004      	beq.n	8002f2e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	0018      	movs	r0, r3
 8002f28:	f000 f948 	bl	80031bc <HAL_TIM_IC_CaptureCallback>
 8002f2c:	e007      	b.n	8002f3e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	0018      	movs	r0, r3
 8002f32:	f000 f93b 	bl	80031ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f000 f947 	bl	80031cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d10f      	bne.n	8002f72 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d108      	bne.n	8002f72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2202      	movs	r2, #2
 8002f66:	4252      	negs	r2, r2
 8002f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f7fd fcf1 	bl	8000954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2280      	movs	r2, #128	; 0x80
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b80      	cmp	r3, #128	; 0x80
 8002f7e:	d10f      	bne.n	8002fa0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	2280      	movs	r2, #128	; 0x80
 8002f88:	4013      	ands	r3, r2
 8002f8a:	2b80      	cmp	r3, #128	; 0x80
 8002f8c:	d108      	bne.n	8002fa0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2281      	movs	r2, #129	; 0x81
 8002f94:	4252      	negs	r2, r2
 8002f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f000 fa96 	bl	80034cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2240      	movs	r2, #64	; 0x40
 8002fa8:	4013      	ands	r3, r2
 8002faa:	2b40      	cmp	r3, #64	; 0x40
 8002fac:	d10f      	bne.n	8002fce <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	2240      	movs	r2, #64	; 0x40
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	2b40      	cmp	r3, #64	; 0x40
 8002fba:	d108      	bne.n	8002fce <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2241      	movs	r2, #65	; 0x41
 8002fc2:	4252      	negs	r2, r2
 8002fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f000 f907 	bl	80031dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	2b20      	cmp	r3, #32
 8002fda:	d10f      	bne.n	8002ffc <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2b20      	cmp	r3, #32
 8002fe8:	d108      	bne.n	8002ffc <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2221      	movs	r2, #33	; 0x21
 8002ff0:	4252      	negs	r2, r2
 8002ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f000 fa60 	bl	80034bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ffc:	46c0      	nop			; (mov r8, r8)
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b002      	add	sp, #8
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800300e:	230f      	movs	r3, #15
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	2200      	movs	r2, #0
 8003014:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	223c      	movs	r2, #60	; 0x3c
 800301a:	5c9b      	ldrb	r3, [r3, r2]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_TIM_ConfigClockSource+0x20>
 8003020:	2302      	movs	r3, #2
 8003022:	e0bc      	b.n	800319e <HAL_TIM_ConfigClockSource+0x19a>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	223c      	movs	r2, #60	; 0x3c
 8003028:	2101      	movs	r1, #1
 800302a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	223d      	movs	r2, #61	; 0x3d
 8003030:	2102      	movs	r1, #2
 8003032:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2277      	movs	r2, #119	; 0x77
 8003040:	4393      	bics	r3, r2
 8003042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	4a58      	ldr	r2, [pc, #352]	; (80031a8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003048:	4013      	ands	r3, r2
 800304a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2280      	movs	r2, #128	; 0x80
 800305a:	0192      	lsls	r2, r2, #6
 800305c:	4293      	cmp	r3, r2
 800305e:	d040      	beq.n	80030e2 <HAL_TIM_ConfigClockSource+0xde>
 8003060:	2280      	movs	r2, #128	; 0x80
 8003062:	0192      	lsls	r2, r2, #6
 8003064:	4293      	cmp	r3, r2
 8003066:	d900      	bls.n	800306a <HAL_TIM_ConfigClockSource+0x66>
 8003068:	e088      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 800306a:	2280      	movs	r2, #128	; 0x80
 800306c:	0152      	lsls	r2, r2, #5
 800306e:	4293      	cmp	r3, r2
 8003070:	d100      	bne.n	8003074 <HAL_TIM_ConfigClockSource+0x70>
 8003072:	e088      	b.n	8003186 <HAL_TIM_ConfigClockSource+0x182>
 8003074:	2280      	movs	r2, #128	; 0x80
 8003076:	0152      	lsls	r2, r2, #5
 8003078:	4293      	cmp	r3, r2
 800307a:	d900      	bls.n	800307e <HAL_TIM_ConfigClockSource+0x7a>
 800307c:	e07e      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 800307e:	2b70      	cmp	r3, #112	; 0x70
 8003080:	d018      	beq.n	80030b4 <HAL_TIM_ConfigClockSource+0xb0>
 8003082:	d900      	bls.n	8003086 <HAL_TIM_ConfigClockSource+0x82>
 8003084:	e07a      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 8003086:	2b60      	cmp	r3, #96	; 0x60
 8003088:	d04f      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x126>
 800308a:	d900      	bls.n	800308e <HAL_TIM_ConfigClockSource+0x8a>
 800308c:	e076      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 800308e:	2b50      	cmp	r3, #80	; 0x50
 8003090:	d03b      	beq.n	800310a <HAL_TIM_ConfigClockSource+0x106>
 8003092:	d900      	bls.n	8003096 <HAL_TIM_ConfigClockSource+0x92>
 8003094:	e072      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 8003096:	2b40      	cmp	r3, #64	; 0x40
 8003098:	d057      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x146>
 800309a:	d900      	bls.n	800309e <HAL_TIM_ConfigClockSource+0x9a>
 800309c:	e06e      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 800309e:	2b30      	cmp	r3, #48	; 0x30
 80030a0:	d063      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x166>
 80030a2:	d86b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d060      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x166>
 80030a8:	d868      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x178>
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d05d      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x166>
 80030ae:	2b10      	cmp	r3, #16
 80030b0:	d05b      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x166>
 80030b2:	e063      	b.n	800317c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6818      	ldr	r0, [r3, #0]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	6899      	ldr	r1, [r3, #8]
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f000 f982 	bl	80033cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	2277      	movs	r2, #119	; 0x77
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	609a      	str	r2, [r3, #8]
      break;
 80030e0:	e052      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6818      	ldr	r0, [r3, #0]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	6899      	ldr	r1, [r3, #8]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f000 f96b 	bl	80033cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2180      	movs	r1, #128	; 0x80
 8003102:	01c9      	lsls	r1, r1, #7
 8003104:	430a      	orrs	r2, r1
 8003106:	609a      	str	r2, [r3, #8]
      break;
 8003108:	e03e      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	001a      	movs	r2, r3
 8003118:	f000 f8de 	bl	80032d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2150      	movs	r1, #80	; 0x50
 8003122:	0018      	movs	r0, r3
 8003124:	f000 f938 	bl	8003398 <TIM_ITRx_SetConfig>
      break;
 8003128:	e02e      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	001a      	movs	r2, r3
 8003138:	f000 f8fc 	bl	8003334 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2160      	movs	r1, #96	; 0x60
 8003142:	0018      	movs	r0, r3
 8003144:	f000 f928 	bl	8003398 <TIM_ITRx_SetConfig>
      break;
 8003148:	e01e      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	001a      	movs	r2, r3
 8003158:	f000 f8be 	bl	80032d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2140      	movs	r1, #64	; 0x40
 8003162:	0018      	movs	r0, r3
 8003164:	f000 f918 	bl	8003398 <TIM_ITRx_SetConfig>
      break;
 8003168:	e00e      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	0019      	movs	r1, r3
 8003174:	0010      	movs	r0, r2
 8003176:	f000 f90f 	bl	8003398 <TIM_ITRx_SetConfig>
      break;
 800317a:	e005      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800317c:	230f      	movs	r3, #15
 800317e:	18fb      	adds	r3, r7, r3
 8003180:	2201      	movs	r2, #1
 8003182:	701a      	strb	r2, [r3, #0]
      break;
 8003184:	e000      	b.n	8003188 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003186:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	223d      	movs	r2, #61	; 0x3d
 800318c:	2101      	movs	r1, #1
 800318e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	223c      	movs	r2, #60	; 0x3c
 8003194:	2100      	movs	r1, #0
 8003196:	5499      	strb	r1, [r3, r2]

  return status;
 8003198:	230f      	movs	r3, #15
 800319a:	18fb      	adds	r3, r7, r3
 800319c:	781b      	ldrb	r3, [r3, #0]
}
 800319e:	0018      	movs	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b004      	add	sp, #16
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	ffff00ff 	.word	0xffff00ff

080031ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031b4:	46c0      	nop			; (mov r8, r8)
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b002      	add	sp, #8
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031c4:	46c0      	nop			; (mov r8, r8)
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031d4:	46c0      	nop			; (mov r8, r8)
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b002      	add	sp, #8
 80031da:	bd80      	pop	{r7, pc}

080031dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b002      	add	sp, #8
 80031ea:	bd80      	pop	{r7, pc}

080031ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a30      	ldr	r2, [pc, #192]	; (80032c0 <TIM_Base_SetConfig+0xd4>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d008      	beq.n	8003216 <TIM_Base_SetConfig+0x2a>
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	2380      	movs	r3, #128	; 0x80
 8003208:	05db      	lsls	r3, r3, #23
 800320a:	429a      	cmp	r2, r3
 800320c:	d003      	beq.n	8003216 <TIM_Base_SetConfig+0x2a>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a2c      	ldr	r2, [pc, #176]	; (80032c4 <TIM_Base_SetConfig+0xd8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d108      	bne.n	8003228 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2270      	movs	r2, #112	; 0x70
 800321a:	4393      	bics	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	4313      	orrs	r3, r2
 8003226:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a25      	ldr	r2, [pc, #148]	; (80032c0 <TIM_Base_SetConfig+0xd4>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d014      	beq.n	800325a <TIM_Base_SetConfig+0x6e>
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	2380      	movs	r3, #128	; 0x80
 8003234:	05db      	lsls	r3, r3, #23
 8003236:	429a      	cmp	r2, r3
 8003238:	d00f      	beq.n	800325a <TIM_Base_SetConfig+0x6e>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a21      	ldr	r2, [pc, #132]	; (80032c4 <TIM_Base_SetConfig+0xd8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00b      	beq.n	800325a <TIM_Base_SetConfig+0x6e>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a20      	ldr	r2, [pc, #128]	; (80032c8 <TIM_Base_SetConfig+0xdc>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <TIM_Base_SetConfig+0x6e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a1f      	ldr	r2, [pc, #124]	; (80032cc <TIM_Base_SetConfig+0xe0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d003      	beq.n	800325a <TIM_Base_SetConfig+0x6e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a1e      	ldr	r2, [pc, #120]	; (80032d0 <TIM_Base_SetConfig+0xe4>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d108      	bne.n	800326c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	4a1d      	ldr	r2, [pc, #116]	; (80032d4 <TIM_Base_SetConfig+0xe8>)
 800325e:	4013      	ands	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4313      	orrs	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2280      	movs	r2, #128	; 0x80
 8003270:	4393      	bics	r3, r2
 8003272:	001a      	movs	r2, r3
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	4313      	orrs	r3, r2
 800327a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a0a      	ldr	r2, [pc, #40]	; (80032c0 <TIM_Base_SetConfig+0xd4>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d007      	beq.n	80032aa <TIM_Base_SetConfig+0xbe>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a0b      	ldr	r2, [pc, #44]	; (80032cc <TIM_Base_SetConfig+0xe0>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d003      	beq.n	80032aa <TIM_Base_SetConfig+0xbe>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a0a      	ldr	r2, [pc, #40]	; (80032d0 <TIM_Base_SetConfig+0xe4>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d103      	bne.n	80032b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	691a      	ldr	r2, [r3, #16]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	615a      	str	r2, [r3, #20]
}
 80032b8:	46c0      	nop			; (mov r8, r8)
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b004      	add	sp, #16
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40012c00 	.word	0x40012c00
 80032c4:	40000400 	.word	0x40000400
 80032c8:	40002000 	.word	0x40002000
 80032cc:	40014400 	.word	0x40014400
 80032d0:	40014800 	.word	0x40014800
 80032d4:	fffffcff 	.word	0xfffffcff

080032d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	2201      	movs	r2, #1
 80032f0:	4393      	bics	r3, r2
 80032f2:	001a      	movs	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	22f0      	movs	r2, #240	; 0xf0
 8003302:	4393      	bics	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	011b      	lsls	r3, r3, #4
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	4313      	orrs	r3, r2
 800330e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	220a      	movs	r2, #10
 8003314:	4393      	bics	r3, r2
 8003316:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	4313      	orrs	r3, r2
 800331e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	621a      	str	r2, [r3, #32]
}
 800332c:	46c0      	nop			; (mov r8, r8)
 800332e:	46bd      	mov	sp, r7
 8003330:	b006      	add	sp, #24
 8003332:	bd80      	pop	{r7, pc}

08003334 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	2210      	movs	r2, #16
 8003346:	4393      	bics	r3, r2
 8003348:	001a      	movs	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	4a0d      	ldr	r2, [pc, #52]	; (8003394 <TIM_TI2_ConfigInputStage+0x60>)
 800335e:	4013      	ands	r3, r2
 8003360:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	031b      	lsls	r3, r3, #12
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	4313      	orrs	r3, r2
 800336a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	22a0      	movs	r2, #160	; 0xa0
 8003370:	4393      	bics	r3, r2
 8003372:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	011b      	lsls	r3, r3, #4
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4313      	orrs	r3, r2
 800337c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	621a      	str	r2, [r3, #32]
}
 800338a:	46c0      	nop			; (mov r8, r8)
 800338c:	46bd      	mov	sp, r7
 800338e:	b006      	add	sp, #24
 8003390:	bd80      	pop	{r7, pc}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	ffff0fff 	.word	0xffff0fff

08003398 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2270      	movs	r2, #112	; 0x70
 80033ac:	4393      	bics	r3, r2
 80033ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	2207      	movs	r2, #7
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	609a      	str	r2, [r3, #8]
}
 80033c2:	46c0      	nop			; (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b004      	add	sp, #16
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
 80033d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	4a09      	ldr	r2, [pc, #36]	; (8003408 <TIM_ETR_SetConfig+0x3c>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	021a      	lsls	r2, r3, #8
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	431a      	orrs	r2, r3
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	609a      	str	r2, [r3, #8]
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b006      	add	sp, #24
 8003406:	bd80      	pop	{r7, pc}
 8003408:	ffff00ff 	.word	0xffff00ff

0800340c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	223c      	movs	r2, #60	; 0x3c
 800341a:	5c9b      	ldrb	r3, [r3, r2]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d101      	bne.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003420:	2302      	movs	r3, #2
 8003422:	e042      	b.n	80034aa <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	223c      	movs	r2, #60	; 0x3c
 8003428:	2101      	movs	r1, #1
 800342a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	223d      	movs	r2, #61	; 0x3d
 8003430:	2102      	movs	r1, #2
 8003432:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2270      	movs	r2, #112	; 0x70
 8003448:	4393      	bics	r3, r2
 800344a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a14      	ldr	r2, [pc, #80]	; (80034b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d00a      	beq.n	800347e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	2380      	movs	r3, #128	; 0x80
 800346e:	05db      	lsls	r3, r3, #23
 8003470:	429a      	cmp	r2, r3
 8003472:	d004      	beq.n	800347e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a0f      	ldr	r2, [pc, #60]	; (80034b8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d10c      	bne.n	8003498 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	2280      	movs	r2, #128	; 0x80
 8003482:	4393      	bics	r3, r2
 8003484:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	68ba      	ldr	r2, [r7, #8]
 800348c:	4313      	orrs	r3, r2
 800348e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68ba      	ldr	r2, [r7, #8]
 8003496:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	223d      	movs	r2, #61	; 0x3d
 800349c:	2101      	movs	r1, #1
 800349e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	223c      	movs	r2, #60	; 0x3c
 80034a4:	2100      	movs	r1, #0
 80034a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	0018      	movs	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b004      	add	sp, #16
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	40012c00 	.word	0x40012c00
 80034b8:	40000400 	.word	0x40000400

080034bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034c4:	46c0      	nop			; (mov r8, r8)
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b002      	add	sp, #8
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034d4:	46c0      	nop			; (mov r8, r8)
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b002      	add	sp, #8
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e044      	b.n	8003578 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d107      	bne.n	8003506 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2274      	movs	r2, #116	; 0x74
 80034fa:	2100      	movs	r1, #0
 80034fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	0018      	movs	r0, r3
 8003502:	f7fd fb45 	bl	8000b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2224      	movs	r2, #36	; 0x24
 800350a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2101      	movs	r1, #1
 8003518:	438a      	bics	r2, r1
 800351a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	0018      	movs	r0, r3
 8003520:	f000 fc2e 	bl	8003d80 <UART_SetConfig>
 8003524:	0003      	movs	r3, r0
 8003526:	2b01      	cmp	r3, #1
 8003528:	d101      	bne.n	800352e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e024      	b.n	8003578 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	0018      	movs	r0, r3
 800353a:	f000 fd61 	bl	8004000 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	490d      	ldr	r1, [pc, #52]	; (8003580 <HAL_UART_Init+0xa4>)
 800354a:	400a      	ands	r2, r1
 800354c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	212a      	movs	r1, #42	; 0x2a
 800355a:	438a      	bics	r2, r1
 800355c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2101      	movs	r1, #1
 800356a:	430a      	orrs	r2, r1
 800356c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	0018      	movs	r0, r3
 8003572:	f000 fdf9 	bl	8004168 <UART_CheckIdleState>
 8003576:	0003      	movs	r3, r0
}
 8003578:	0018      	movs	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	b002      	add	sp, #8
 800357e:	bd80      	pop	{r7, pc}
 8003580:	ffffb7ff 	.word	0xffffb7ff

08003584 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08a      	sub	sp, #40	; 0x28
 8003588:	af02      	add	r7, sp, #8
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	603b      	str	r3, [r7, #0]
 8003590:	1dbb      	adds	r3, r7, #6
 8003592:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003598:	2b20      	cmp	r3, #32
 800359a:	d000      	beq.n	800359e <HAL_UART_Transmit+0x1a>
 800359c:	e096      	b.n	80036cc <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_UART_Transmit+0x28>
 80035a4:	1dbb      	adds	r3, r7, #6
 80035a6:	881b      	ldrh	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d101      	bne.n	80035b0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e08e      	b.n	80036ce <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	2380      	movs	r3, #128	; 0x80
 80035b6:	015b      	lsls	r3, r3, #5
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d109      	bne.n	80035d0 <HAL_UART_Transmit+0x4c>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d105      	bne.n	80035d0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	2201      	movs	r2, #1
 80035c8:	4013      	ands	r3, r2
 80035ca:	d001      	beq.n	80035d0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e07e      	b.n	80036ce <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2274      	movs	r2, #116	; 0x74
 80035d4:	5c9b      	ldrb	r3, [r3, r2]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d101      	bne.n	80035de <HAL_UART_Transmit+0x5a>
 80035da:	2302      	movs	r3, #2
 80035dc:	e077      	b.n	80036ce <HAL_UART_Transmit+0x14a>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2274      	movs	r2, #116	; 0x74
 80035e2:	2101      	movs	r1, #1
 80035e4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2280      	movs	r2, #128	; 0x80
 80035ea:	2100      	movs	r1, #0
 80035ec:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2221      	movs	r2, #33	; 0x21
 80035f2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035f4:	f7fd fcd6 	bl	8000fa4 <HAL_GetTick>
 80035f8:	0003      	movs	r3, r0
 80035fa:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	1dba      	adds	r2, r7, #6
 8003600:	2150      	movs	r1, #80	; 0x50
 8003602:	8812      	ldrh	r2, [r2, #0]
 8003604:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1dba      	adds	r2, r7, #6
 800360a:	2152      	movs	r1, #82	; 0x52
 800360c:	8812      	ldrh	r2, [r2, #0]
 800360e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	2380      	movs	r3, #128	; 0x80
 8003616:	015b      	lsls	r3, r3, #5
 8003618:	429a      	cmp	r2, r3
 800361a:	d108      	bne.n	800362e <HAL_UART_Transmit+0xaa>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d104      	bne.n	800362e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003624:	2300      	movs	r3, #0
 8003626:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	61bb      	str	r3, [r7, #24]
 800362c:	e003      	b.n	8003636 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003632:	2300      	movs	r3, #0
 8003634:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2274      	movs	r2, #116	; 0x74
 800363a:	2100      	movs	r1, #0
 800363c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800363e:	e02d      	b.n	800369c <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	0013      	movs	r3, r2
 800364a:	2200      	movs	r2, #0
 800364c:	2180      	movs	r1, #128	; 0x80
 800364e:	f000 fdd3 	bl	80041f8 <UART_WaitOnFlagUntilTimeout>
 8003652:	1e03      	subs	r3, r0, #0
 8003654:	d001      	beq.n	800365a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e039      	b.n	80036ce <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d10b      	bne.n	8003678 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	881a      	ldrh	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	05d2      	lsls	r2, r2, #23
 800366a:	0dd2      	lsrs	r2, r2, #23
 800366c:	b292      	uxth	r2, r2
 800366e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	3302      	adds	r3, #2
 8003674:	61bb      	str	r3, [r7, #24]
 8003676:	e008      	b.n	800368a <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	781a      	ldrb	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	b292      	uxth	r2, r2
 8003682:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	3301      	adds	r3, #1
 8003688:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2252      	movs	r2, #82	; 0x52
 800368e:	5a9b      	ldrh	r3, [r3, r2]
 8003690:	b29b      	uxth	r3, r3
 8003692:	3b01      	subs	r3, #1
 8003694:	b299      	uxth	r1, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2252      	movs	r2, #82	; 0x52
 800369a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2252      	movs	r2, #82	; 0x52
 80036a0:	5a9b      	ldrh	r3, [r3, r2]
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1cb      	bne.n	8003640 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	0013      	movs	r3, r2
 80036b2:	2200      	movs	r2, #0
 80036b4:	2140      	movs	r1, #64	; 0x40
 80036b6:	f000 fd9f 	bl	80041f8 <UART_WaitOnFlagUntilTimeout>
 80036ba:	1e03      	subs	r3, r0, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e005      	b.n	80036ce <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2220      	movs	r2, #32
 80036c6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80036c8:	2300      	movs	r3, #0
 80036ca:	e000      	b.n	80036ce <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80036cc:	2302      	movs	r3, #2
  }
}
 80036ce:	0018      	movs	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	b008      	add	sp, #32
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b088      	sub	sp, #32
 80036da:	af00      	add	r7, sp, #0
 80036dc:	60f8      	str	r0, [r7, #12]
 80036de:	60b9      	str	r1, [r7, #8]
 80036e0:	1dbb      	adds	r3, r7, #6
 80036e2:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d150      	bne.n	800378e <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_UART_Receive_IT+0x24>
 80036f2:	1dbb      	adds	r3, r7, #6
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e048      	b.n	8003790 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	689a      	ldr	r2, [r3, #8]
 8003702:	2380      	movs	r3, #128	; 0x80
 8003704:	015b      	lsls	r3, r3, #5
 8003706:	429a      	cmp	r2, r3
 8003708:	d109      	bne.n	800371e <HAL_UART_Receive_IT+0x48>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d105      	bne.n	800371e <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	2201      	movs	r2, #1
 8003716:	4013      	ands	r3, r2
 8003718:	d001      	beq.n	800371e <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e038      	b.n	8003790 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2274      	movs	r2, #116	; 0x74
 8003722:	5c9b      	ldrb	r3, [r3, r2]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_UART_Receive_IT+0x56>
 8003728:	2302      	movs	r3, #2
 800372a:	e031      	b.n	8003790 <HAL_UART_Receive_IT+0xba>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2274      	movs	r2, #116	; 0x74
 8003730:	2101      	movs	r1, #1
 8003732:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	2380      	movs	r3, #128	; 0x80
 8003742:	041b      	lsls	r3, r3, #16
 8003744:	4013      	ands	r3, r2
 8003746:	d019      	beq.n	800377c <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003748:	f3ef 8310 	mrs	r3, PRIMASK
 800374c:	613b      	str	r3, [r7, #16]
  return(result);
 800374e:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003750:	61fb      	str	r3, [r7, #28]
 8003752:	2301      	movs	r3, #1
 8003754:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f383 8810 	msr	PRIMASK, r3
}
 800375c:	46c0      	nop			; (mov r8, r8)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2180      	movs	r1, #128	; 0x80
 800376a:	04c9      	lsls	r1, r1, #19
 800376c:	430a      	orrs	r2, r1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	f383 8810 	msr	PRIMASK, r3
}
 800377a:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800377c:	1dbb      	adds	r3, r7, #6
 800377e:	881a      	ldrh	r2, [r3, #0]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	0018      	movs	r0, r3
 8003786:	f000 fdfb 	bl	8004380 <UART_Start_Receive_IT>
 800378a:	0003      	movs	r3, r0
 800378c:	e000      	b.n	8003790 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	0018      	movs	r0, r3
 8003792:	46bd      	mov	sp, r7
 8003794:	b008      	add	sp, #32
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003798:	b590      	push	{r4, r7, lr}
 800379a:	b0ab      	sub	sp, #172	; 0xac
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	22a4      	movs	r2, #164	; 0xa4
 80037a8:	18b9      	adds	r1, r7, r2
 80037aa:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	20a0      	movs	r0, #160	; 0xa0
 80037b4:	1839      	adds	r1, r7, r0
 80037b6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	219c      	movs	r1, #156	; 0x9c
 80037c0:	1879      	adds	r1, r7, r1
 80037c2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80037c4:	0011      	movs	r1, r2
 80037c6:	18bb      	adds	r3, r7, r2
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a99      	ldr	r2, [pc, #612]	; (8003a30 <HAL_UART_IRQHandler+0x298>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	2298      	movs	r2, #152	; 0x98
 80037d0:	18bc      	adds	r4, r7, r2
 80037d2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80037d4:	18bb      	adds	r3, r7, r2
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d114      	bne.n	8003806 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80037dc:	187b      	adds	r3, r7, r1
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2220      	movs	r2, #32
 80037e2:	4013      	ands	r3, r2
 80037e4:	d00f      	beq.n	8003806 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037e6:	183b      	adds	r3, r7, r0
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2220      	movs	r2, #32
 80037ec:	4013      	ands	r3, r2
 80037ee:	d00a      	beq.n	8003806 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d100      	bne.n	80037fa <HAL_UART_IRQHandler+0x62>
 80037f8:	e296      	b.n	8003d28 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	0010      	movs	r0, r2
 8003802:	4798      	blx	r3
      }
      return;
 8003804:	e290      	b.n	8003d28 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003806:	2398      	movs	r3, #152	; 0x98
 8003808:	18fb      	adds	r3, r7, r3
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d100      	bne.n	8003812 <HAL_UART_IRQHandler+0x7a>
 8003810:	e114      	b.n	8003a3c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003812:	239c      	movs	r3, #156	; 0x9c
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2201      	movs	r2, #1
 800381a:	4013      	ands	r3, r2
 800381c:	d106      	bne.n	800382c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800381e:	23a0      	movs	r3, #160	; 0xa0
 8003820:	18fb      	adds	r3, r7, r3
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a83      	ldr	r2, [pc, #524]	; (8003a34 <HAL_UART_IRQHandler+0x29c>)
 8003826:	4013      	ands	r3, r2
 8003828:	d100      	bne.n	800382c <HAL_UART_IRQHandler+0x94>
 800382a:	e107      	b.n	8003a3c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800382c:	23a4      	movs	r3, #164	; 0xa4
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2201      	movs	r2, #1
 8003834:	4013      	ands	r3, r2
 8003836:	d012      	beq.n	800385e <HAL_UART_IRQHandler+0xc6>
 8003838:	23a0      	movs	r3, #160	; 0xa0
 800383a:	18fb      	adds	r3, r7, r3
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	2380      	movs	r3, #128	; 0x80
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	4013      	ands	r3, r2
 8003844:	d00b      	beq.n	800385e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2201      	movs	r2, #1
 800384c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2280      	movs	r2, #128	; 0x80
 8003852:	589b      	ldr	r3, [r3, r2]
 8003854:	2201      	movs	r2, #1
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2180      	movs	r1, #128	; 0x80
 800385c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800385e:	23a4      	movs	r3, #164	; 0xa4
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2202      	movs	r2, #2
 8003866:	4013      	ands	r3, r2
 8003868:	d011      	beq.n	800388e <HAL_UART_IRQHandler+0xf6>
 800386a:	239c      	movs	r3, #156	; 0x9c
 800386c:	18fb      	adds	r3, r7, r3
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2201      	movs	r2, #1
 8003872:	4013      	ands	r3, r2
 8003874:	d00b      	beq.n	800388e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2202      	movs	r2, #2
 800387c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2280      	movs	r2, #128	; 0x80
 8003882:	589b      	ldr	r3, [r3, r2]
 8003884:	2204      	movs	r2, #4
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2180      	movs	r1, #128	; 0x80
 800388c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800388e:	23a4      	movs	r3, #164	; 0xa4
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2204      	movs	r2, #4
 8003896:	4013      	ands	r3, r2
 8003898:	d011      	beq.n	80038be <HAL_UART_IRQHandler+0x126>
 800389a:	239c      	movs	r3, #156	; 0x9c
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2201      	movs	r2, #1
 80038a2:	4013      	ands	r3, r2
 80038a4:	d00b      	beq.n	80038be <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2204      	movs	r2, #4
 80038ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2280      	movs	r2, #128	; 0x80
 80038b2:	589b      	ldr	r3, [r3, r2]
 80038b4:	2202      	movs	r2, #2
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2180      	movs	r1, #128	; 0x80
 80038bc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80038be:	23a4      	movs	r3, #164	; 0xa4
 80038c0:	18fb      	adds	r3, r7, r3
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2208      	movs	r2, #8
 80038c6:	4013      	ands	r3, r2
 80038c8:	d017      	beq.n	80038fa <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80038ca:	23a0      	movs	r3, #160	; 0xa0
 80038cc:	18fb      	adds	r3, r7, r3
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2220      	movs	r2, #32
 80038d2:	4013      	ands	r3, r2
 80038d4:	d105      	bne.n	80038e2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80038d6:	239c      	movs	r3, #156	; 0x9c
 80038d8:	18fb      	adds	r3, r7, r3
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2201      	movs	r2, #1
 80038de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80038e0:	d00b      	beq.n	80038fa <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2208      	movs	r2, #8
 80038e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2280      	movs	r2, #128	; 0x80
 80038ee:	589b      	ldr	r3, [r3, r2]
 80038f0:	2208      	movs	r2, #8
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2180      	movs	r1, #128	; 0x80
 80038f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80038fa:	23a4      	movs	r3, #164	; 0xa4
 80038fc:	18fb      	adds	r3, r7, r3
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	011b      	lsls	r3, r3, #4
 8003904:	4013      	ands	r3, r2
 8003906:	d013      	beq.n	8003930 <HAL_UART_IRQHandler+0x198>
 8003908:	23a0      	movs	r3, #160	; 0xa0
 800390a:	18fb      	adds	r3, r7, r3
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	2380      	movs	r3, #128	; 0x80
 8003910:	04db      	lsls	r3, r3, #19
 8003912:	4013      	ands	r3, r2
 8003914:	d00c      	beq.n	8003930 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2280      	movs	r2, #128	; 0x80
 800391c:	0112      	lsls	r2, r2, #4
 800391e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2280      	movs	r2, #128	; 0x80
 8003924:	589b      	ldr	r3, [r3, r2]
 8003926:	2220      	movs	r2, #32
 8003928:	431a      	orrs	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2180      	movs	r1, #128	; 0x80
 800392e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2280      	movs	r2, #128	; 0x80
 8003934:	589b      	ldr	r3, [r3, r2]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d100      	bne.n	800393c <HAL_UART_IRQHandler+0x1a4>
 800393a:	e1f7      	b.n	8003d2c <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800393c:	23a4      	movs	r3, #164	; 0xa4
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2220      	movs	r2, #32
 8003944:	4013      	ands	r3, r2
 8003946:	d00e      	beq.n	8003966 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003948:	23a0      	movs	r3, #160	; 0xa0
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2220      	movs	r2, #32
 8003950:	4013      	ands	r3, r2
 8003952:	d008      	beq.n	8003966 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003958:	2b00      	cmp	r3, #0
 800395a:	d004      	beq.n	8003966 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	0010      	movs	r0, r2
 8003964:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2280      	movs	r2, #128	; 0x80
 800396a:	589b      	ldr	r3, [r3, r2]
 800396c:	2194      	movs	r1, #148	; 0x94
 800396e:	187a      	adds	r2, r7, r1
 8003970:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2240      	movs	r2, #64	; 0x40
 800397a:	4013      	ands	r3, r2
 800397c:	2b40      	cmp	r3, #64	; 0x40
 800397e:	d004      	beq.n	800398a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003980:	187b      	adds	r3, r7, r1
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2228      	movs	r2, #40	; 0x28
 8003986:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003988:	d047      	beq.n	8003a1a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	0018      	movs	r0, r3
 800398e:	f000 fda7 	bl	80044e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	2240      	movs	r2, #64	; 0x40
 800399a:	4013      	ands	r3, r2
 800399c:	2b40      	cmp	r3, #64	; 0x40
 800399e:	d137      	bne.n	8003a10 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039a0:	f3ef 8310 	mrs	r3, PRIMASK
 80039a4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80039a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039a8:	2090      	movs	r0, #144	; 0x90
 80039aa:	183a      	adds	r2, r7, r0
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	2301      	movs	r3, #1
 80039b0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039b4:	f383 8810 	msr	PRIMASK, r3
}
 80039b8:	46c0      	nop			; (mov r8, r8)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2140      	movs	r1, #64	; 0x40
 80039c6:	438a      	bics	r2, r1
 80039c8:	609a      	str	r2, [r3, #8]
 80039ca:	183b      	adds	r3, r7, r0
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80039d2:	f383 8810 	msr	PRIMASK, r3
}
 80039d6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d012      	beq.n	8003a06 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e4:	4a14      	ldr	r2, [pc, #80]	; (8003a38 <HAL_UART_IRQHandler+0x2a0>)
 80039e6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ec:	0018      	movs	r0, r3
 80039ee:	f7fe f8b3 	bl	8001b58 <HAL_DMA_Abort_IT>
 80039f2:	1e03      	subs	r3, r0, #0
 80039f4:	d01a      	beq.n	8003a2c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a00:	0018      	movs	r0, r3
 8003a02:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a04:	e012      	b.n	8003a2c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	0018      	movs	r0, r3
 8003a0a:	f000 f9a5 	bl	8003d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a0e:	e00d      	b.n	8003a2c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	0018      	movs	r0, r3
 8003a14:	f000 f9a0 	bl	8003d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a18:	e008      	b.n	8003a2c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f000 f99b 	bl	8003d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2280      	movs	r2, #128	; 0x80
 8003a26:	2100      	movs	r1, #0
 8003a28:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003a2a:	e17f      	b.n	8003d2c <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a2c:	46c0      	nop			; (mov r8, r8)
    return;
 8003a2e:	e17d      	b.n	8003d2c <HAL_UART_IRQHandler+0x594>
 8003a30:	0000080f 	.word	0x0000080f
 8003a34:	04000120 	.word	0x04000120
 8003a38:	080045a5 	.word	0x080045a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d000      	beq.n	8003a46 <HAL_UART_IRQHandler+0x2ae>
 8003a44:	e131      	b.n	8003caa <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003a46:	23a4      	movs	r3, #164	; 0xa4
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2210      	movs	r2, #16
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d100      	bne.n	8003a54 <HAL_UART_IRQHandler+0x2bc>
 8003a52:	e12a      	b.n	8003caa <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003a54:	23a0      	movs	r3, #160	; 0xa0
 8003a56:	18fb      	adds	r3, r7, r3
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2210      	movs	r2, #16
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d100      	bne.n	8003a62 <HAL_UART_IRQHandler+0x2ca>
 8003a60:	e123      	b.n	8003caa <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2210      	movs	r2, #16
 8003a68:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2240      	movs	r2, #64	; 0x40
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b40      	cmp	r3, #64	; 0x40
 8003a76:	d000      	beq.n	8003a7a <HAL_UART_IRQHandler+0x2e2>
 8003a78:	e09b      	b.n	8003bb2 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	217e      	movs	r1, #126	; 0x7e
 8003a84:	187b      	adds	r3, r7, r1
 8003a86:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003a88:	187b      	adds	r3, r7, r1
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d100      	bne.n	8003a92 <HAL_UART_IRQHandler+0x2fa>
 8003a90:	e14e      	b.n	8003d30 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2258      	movs	r2, #88	; 0x58
 8003a96:	5a9b      	ldrh	r3, [r3, r2]
 8003a98:	187a      	adds	r2, r7, r1
 8003a9a:	8812      	ldrh	r2, [r2, #0]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d300      	bcc.n	8003aa2 <HAL_UART_IRQHandler+0x30a>
 8003aa0:	e146      	b.n	8003d30 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	187a      	adds	r2, r7, r1
 8003aa6:	215a      	movs	r1, #90	; 0x5a
 8003aa8:	8812      	ldrh	r2, [r2, #0]
 8003aaa:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	2b20      	cmp	r3, #32
 8003ab4:	d06e      	beq.n	8003b94 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8003aba:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003abe:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ac6:	f383 8810 	msr	PRIMASK, r3
}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	499a      	ldr	r1, [pc, #616]	; (8003d40 <HAL_UART_IRQHandler+0x5a8>)
 8003ad8:	400a      	ands	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ade:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae2:	f383 8810 	msr	PRIMASK, r3
}
 8003ae6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae8:	f3ef 8310 	mrs	r3, PRIMASK
 8003aec:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003af0:	677b      	str	r3, [r7, #116]	; 0x74
 8003af2:	2301      	movs	r3, #1
 8003af4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003af8:	f383 8810 	msr	PRIMASK, r3
}
 8003afc:	46c0      	nop			; (mov r8, r8)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689a      	ldr	r2, [r3, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2101      	movs	r1, #1
 8003b0a:	438a      	bics	r2, r1
 8003b0c:	609a      	str	r2, [r3, #8]
 8003b0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b10:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b14:	f383 8810 	msr	PRIMASK, r3
}
 8003b18:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b1a:	f3ef 8310 	mrs	r3, PRIMASK
 8003b1e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003b20:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b22:	673b      	str	r3, [r7, #112]	; 0x70
 8003b24:	2301      	movs	r3, #1
 8003b26:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b2a:	f383 8810 	msr	PRIMASK, r3
}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2140      	movs	r1, #64	; 0x40
 8003b3c:	438a      	bics	r2, r1
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b42:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b46:	f383 8810 	msr	PRIMASK, r3
}
 8003b4a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b58:	f3ef 8310 	mrs	r3, PRIMASK
 8003b5c:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003b5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b60:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b62:	2301      	movs	r3, #1
 8003b64:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b68:	f383 8810 	msr	PRIMASK, r3
}
 8003b6c:	46c0      	nop			; (mov r8, r8)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2110      	movs	r1, #16
 8003b7a:	438a      	bics	r2, r1
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b80:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b84:	f383 8810 	msr	PRIMASK, r3
}
 8003b88:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f7fd ffaa 	bl	8001ae8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2258      	movs	r2, #88	; 0x58
 8003b98:	5a9a      	ldrh	r2, [r3, r2]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	215a      	movs	r1, #90	; 0x5a
 8003b9e:	5a5b      	ldrh	r3, [r3, r1]
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	b29a      	uxth	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	0011      	movs	r1, r2
 8003baa:	0018      	movs	r0, r3
 8003bac:	f000 f8dc 	bl	8003d68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003bb0:	e0be      	b.n	8003d30 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2258      	movs	r2, #88	; 0x58
 8003bb6:	5a99      	ldrh	r1, [r3, r2]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	225a      	movs	r2, #90	; 0x5a
 8003bbc:	5a9b      	ldrh	r3, [r3, r2]
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	208e      	movs	r0, #142	; 0x8e
 8003bc2:	183b      	adds	r3, r7, r0
 8003bc4:	1a8a      	subs	r2, r1, r2
 8003bc6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	225a      	movs	r2, #90	; 0x5a
 8003bcc:	5a9b      	ldrh	r3, [r3, r2]
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d100      	bne.n	8003bd6 <HAL_UART_IRQHandler+0x43e>
 8003bd4:	e0ae      	b.n	8003d34 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8003bd6:	183b      	adds	r3, r7, r0
 8003bd8:	881b      	ldrh	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d100      	bne.n	8003be0 <HAL_UART_IRQHandler+0x448>
 8003bde:	e0a9      	b.n	8003d34 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003be0:	f3ef 8310 	mrs	r3, PRIMASK
 8003be4:	60fb      	str	r3, [r7, #12]
  return(result);
 8003be6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003be8:	2488      	movs	r4, #136	; 0x88
 8003bea:	193a      	adds	r2, r7, r4
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	2301      	movs	r3, #1
 8003bf0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	f383 8810 	msr	PRIMASK, r3
}
 8003bf8:	46c0      	nop			; (mov r8, r8)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	494f      	ldr	r1, [pc, #316]	; (8003d44 <HAL_UART_IRQHandler+0x5ac>)
 8003c06:	400a      	ands	r2, r1
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	193b      	adds	r3, r7, r4
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f383 8810 	msr	PRIMASK, r3
}
 8003c16:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c18:	f3ef 8310 	mrs	r3, PRIMASK
 8003c1c:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c1e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c20:	2484      	movs	r4, #132	; 0x84
 8003c22:	193a      	adds	r2, r7, r4
 8003c24:	6013      	str	r3, [r2, #0]
 8003c26:	2301      	movs	r3, #1
 8003c28:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	f383 8810 	msr	PRIMASK, r3
}
 8003c30:	46c0      	nop			; (mov r8, r8)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	438a      	bics	r2, r1
 8003c40:	609a      	str	r2, [r3, #8]
 8003c42:	193b      	adds	r3, r7, r4
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	f383 8810 	msr	PRIMASK, r3
}
 8003c4e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c62:	f3ef 8310 	mrs	r3, PRIMASK
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c6a:	2480      	movs	r4, #128	; 0x80
 8003c6c:	193a      	adds	r2, r7, r4
 8003c6e:	6013      	str	r3, [r2, #0]
 8003c70:	2301      	movs	r3, #1
 8003c72:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c76:	f383 8810 	msr	PRIMASK, r3
}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2110      	movs	r1, #16
 8003c88:	438a      	bics	r2, r1
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	193b      	adds	r3, r7, r4
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c94:	f383 8810 	msr	PRIMASK, r3
}
 8003c98:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c9a:	183b      	adds	r3, r7, r0
 8003c9c:	881a      	ldrh	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	0011      	movs	r1, r2
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f000 f860 	bl	8003d68 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ca8:	e044      	b.n	8003d34 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003caa:	23a4      	movs	r3, #164	; 0xa4
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	2380      	movs	r3, #128	; 0x80
 8003cb2:	035b      	lsls	r3, r3, #13
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	d010      	beq.n	8003cda <HAL_UART_IRQHandler+0x542>
 8003cb8:	239c      	movs	r3, #156	; 0x9c
 8003cba:	18fb      	adds	r3, r7, r3
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	2380      	movs	r3, #128	; 0x80
 8003cc0:	03db      	lsls	r3, r3, #15
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	d009      	beq.n	8003cda <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2280      	movs	r2, #128	; 0x80
 8003ccc:	0352      	lsls	r2, r2, #13
 8003cce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	0018      	movs	r0, r3
 8003cd4:	f000 fe10 	bl	80048f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003cd8:	e02f      	b.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003cda:	23a4      	movs	r3, #164	; 0xa4
 8003cdc:	18fb      	adds	r3, r7, r3
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2280      	movs	r2, #128	; 0x80
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	d00f      	beq.n	8003d06 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003ce6:	23a0      	movs	r3, #160	; 0xa0
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2280      	movs	r2, #128	; 0x80
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d01e      	beq.n	8003d38 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	0010      	movs	r0, r2
 8003d02:	4798      	blx	r3
    }
    return;
 8003d04:	e018      	b.n	8003d38 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003d06:	23a4      	movs	r3, #164	; 0xa4
 8003d08:	18fb      	adds	r3, r7, r3
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2240      	movs	r2, #64	; 0x40
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d013      	beq.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
 8003d12:	23a0      	movs	r3, #160	; 0xa0
 8003d14:	18fb      	adds	r3, r7, r3
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2240      	movs	r2, #64	; 0x40
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	d00d      	beq.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	0018      	movs	r0, r3
 8003d22:	f000 fc56 	bl	80045d2 <UART_EndTransmit_IT>
    return;
 8003d26:	e008      	b.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
      return;
 8003d28:	46c0      	nop			; (mov r8, r8)
 8003d2a:	e006      	b.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
    return;
 8003d2c:	46c0      	nop			; (mov r8, r8)
 8003d2e:	e004      	b.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
      return;
 8003d30:	46c0      	nop			; (mov r8, r8)
 8003d32:	e002      	b.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
      return;
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	e000      	b.n	8003d3a <HAL_UART_IRQHandler+0x5a2>
    return;
 8003d38:	46c0      	nop			; (mov r8, r8)
  }

}
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	b02b      	add	sp, #172	; 0xac
 8003d3e:	bd90      	pop	{r4, r7, pc}
 8003d40:	fffffeff 	.word	0xfffffeff
 8003d44:	fffffedf 	.word	0xfffffedf

08003d48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003d50:	46c0      	nop			; (mov r8, r8)
 8003d52:	46bd      	mov	sp, r7
 8003d54:	b002      	add	sp, #8
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003d60:	46c0      	nop			; (mov r8, r8)
 8003d62:	46bd      	mov	sp, r7
 8003d64:	b002      	add	sp, #8
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	000a      	movs	r2, r1
 8003d72:	1cbb      	adds	r3, r7, #2
 8003d74:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	b002      	add	sp, #8
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d88:	231e      	movs	r3, #30
 8003d8a:	18fb      	adds	r3, r7, r3
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	691b      	ldr	r3, [r3, #16]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a8d      	ldr	r2, [pc, #564]	; (8003fe4 <UART_SetConfig+0x264>)
 8003db0:	4013      	ands	r3, r2
 8003db2:	0019      	movs	r1, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	4a88      	ldr	r2, [pc, #544]	; (8003fe8 <UART_SetConfig+0x268>)
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	0019      	movs	r1, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68da      	ldr	r2, [r3, #12]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	4a7f      	ldr	r2, [pc, #508]	; (8003fec <UART_SetConfig+0x26c>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	0019      	movs	r1, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a7b      	ldr	r2, [pc, #492]	; (8003ff0 <UART_SetConfig+0x270>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d127      	bne.n	8003e56 <UART_SetConfig+0xd6>
 8003e06:	4b7b      	ldr	r3, [pc, #492]	; (8003ff4 <UART_SetConfig+0x274>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d00d      	beq.n	8003e2e <UART_SetConfig+0xae>
 8003e12:	d81b      	bhi.n	8003e4c <UART_SetConfig+0xcc>
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d014      	beq.n	8003e42 <UART_SetConfig+0xc2>
 8003e18:	d818      	bhi.n	8003e4c <UART_SetConfig+0xcc>
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <UART_SetConfig+0xa4>
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d00a      	beq.n	8003e38 <UART_SetConfig+0xb8>
 8003e22:	e013      	b.n	8003e4c <UART_SetConfig+0xcc>
 8003e24:	231f      	movs	r3, #31
 8003e26:	18fb      	adds	r3, r7, r3
 8003e28:	2200      	movs	r2, #0
 8003e2a:	701a      	strb	r2, [r3, #0]
 8003e2c:	e021      	b.n	8003e72 <UART_SetConfig+0xf2>
 8003e2e:	231f      	movs	r3, #31
 8003e30:	18fb      	adds	r3, r7, r3
 8003e32:	2202      	movs	r2, #2
 8003e34:	701a      	strb	r2, [r3, #0]
 8003e36:	e01c      	b.n	8003e72 <UART_SetConfig+0xf2>
 8003e38:	231f      	movs	r3, #31
 8003e3a:	18fb      	adds	r3, r7, r3
 8003e3c:	2204      	movs	r2, #4
 8003e3e:	701a      	strb	r2, [r3, #0]
 8003e40:	e017      	b.n	8003e72 <UART_SetConfig+0xf2>
 8003e42:	231f      	movs	r3, #31
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	2208      	movs	r2, #8
 8003e48:	701a      	strb	r2, [r3, #0]
 8003e4a:	e012      	b.n	8003e72 <UART_SetConfig+0xf2>
 8003e4c:	231f      	movs	r3, #31
 8003e4e:	18fb      	adds	r3, r7, r3
 8003e50:	2210      	movs	r2, #16
 8003e52:	701a      	strb	r2, [r3, #0]
 8003e54:	e00d      	b.n	8003e72 <UART_SetConfig+0xf2>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a67      	ldr	r2, [pc, #412]	; (8003ff8 <UART_SetConfig+0x278>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d104      	bne.n	8003e6a <UART_SetConfig+0xea>
 8003e60:	231f      	movs	r3, #31
 8003e62:	18fb      	adds	r3, r7, r3
 8003e64:	2200      	movs	r2, #0
 8003e66:	701a      	strb	r2, [r3, #0]
 8003e68:	e003      	b.n	8003e72 <UART_SetConfig+0xf2>
 8003e6a:	231f      	movs	r3, #31
 8003e6c:	18fb      	adds	r3, r7, r3
 8003e6e:	2210      	movs	r2, #16
 8003e70:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	69da      	ldr	r2, [r3, #28]
 8003e76:	2380      	movs	r3, #128	; 0x80
 8003e78:	021b      	lsls	r3, r3, #8
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d15d      	bne.n	8003f3a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003e7e:	231f      	movs	r3, #31
 8003e80:	18fb      	adds	r3, r7, r3
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	2b08      	cmp	r3, #8
 8003e86:	d015      	beq.n	8003eb4 <UART_SetConfig+0x134>
 8003e88:	dc18      	bgt.n	8003ebc <UART_SetConfig+0x13c>
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d00d      	beq.n	8003eaa <UART_SetConfig+0x12a>
 8003e8e:	dc15      	bgt.n	8003ebc <UART_SetConfig+0x13c>
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <UART_SetConfig+0x11a>
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d005      	beq.n	8003ea4 <UART_SetConfig+0x124>
 8003e98:	e010      	b.n	8003ebc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e9a:	f7fe fdfd 	bl	8002a98 <HAL_RCC_GetPCLK1Freq>
 8003e9e:	0003      	movs	r3, r0
 8003ea0:	61bb      	str	r3, [r7, #24]
        break;
 8003ea2:	e012      	b.n	8003eca <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ea4:	4b55      	ldr	r3, [pc, #340]	; (8003ffc <UART_SetConfig+0x27c>)
 8003ea6:	61bb      	str	r3, [r7, #24]
        break;
 8003ea8:	e00f      	b.n	8003eca <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eaa:	f7fe fd6b 	bl	8002984 <HAL_RCC_GetSysClockFreq>
 8003eae:	0003      	movs	r3, r0
 8003eb0:	61bb      	str	r3, [r7, #24]
        break;
 8003eb2:	e00a      	b.n	8003eca <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eb4:	2380      	movs	r3, #128	; 0x80
 8003eb6:	021b      	lsls	r3, r3, #8
 8003eb8:	61bb      	str	r3, [r7, #24]
        break;
 8003eba:	e006      	b.n	8003eca <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003ec0:	231e      	movs	r3, #30
 8003ec2:	18fb      	adds	r3, r7, r3
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	701a      	strb	r2, [r3, #0]
        break;
 8003ec8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d100      	bne.n	8003ed2 <UART_SetConfig+0x152>
 8003ed0:	e07b      	b.n	8003fca <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	005a      	lsls	r2, r3, #1
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	085b      	lsrs	r3, r3, #1
 8003edc:	18d2      	adds	r2, r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	0019      	movs	r1, r3
 8003ee4:	0010      	movs	r0, r2
 8003ee6:	f7fc f919 	bl	800011c <__udivsi3>
 8003eea:	0003      	movs	r3, r0
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	2b0f      	cmp	r3, #15
 8003ef4:	d91c      	bls.n	8003f30 <UART_SetConfig+0x1b0>
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	2380      	movs	r3, #128	; 0x80
 8003efa:	025b      	lsls	r3, r3, #9
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d217      	bcs.n	8003f30 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	200e      	movs	r0, #14
 8003f06:	183b      	adds	r3, r7, r0
 8003f08:	210f      	movs	r1, #15
 8003f0a:	438a      	bics	r2, r1
 8003f0c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	085b      	lsrs	r3, r3, #1
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2207      	movs	r2, #7
 8003f16:	4013      	ands	r3, r2
 8003f18:	b299      	uxth	r1, r3
 8003f1a:	183b      	adds	r3, r7, r0
 8003f1c:	183a      	adds	r2, r7, r0
 8003f1e:	8812      	ldrh	r2, [r2, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	183a      	adds	r2, r7, r0
 8003f2a:	8812      	ldrh	r2, [r2, #0]
 8003f2c:	60da      	str	r2, [r3, #12]
 8003f2e:	e04c      	b.n	8003fca <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003f30:	231e      	movs	r3, #30
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	2201      	movs	r2, #1
 8003f36:	701a      	strb	r2, [r3, #0]
 8003f38:	e047      	b.n	8003fca <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f3a:	231f      	movs	r3, #31
 8003f3c:	18fb      	adds	r3, r7, r3
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2b08      	cmp	r3, #8
 8003f42:	d015      	beq.n	8003f70 <UART_SetConfig+0x1f0>
 8003f44:	dc18      	bgt.n	8003f78 <UART_SetConfig+0x1f8>
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d00d      	beq.n	8003f66 <UART_SetConfig+0x1e6>
 8003f4a:	dc15      	bgt.n	8003f78 <UART_SetConfig+0x1f8>
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d002      	beq.n	8003f56 <UART_SetConfig+0x1d6>
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d005      	beq.n	8003f60 <UART_SetConfig+0x1e0>
 8003f54:	e010      	b.n	8003f78 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f56:	f7fe fd9f 	bl	8002a98 <HAL_RCC_GetPCLK1Freq>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	61bb      	str	r3, [r7, #24]
        break;
 8003f5e:	e012      	b.n	8003f86 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f60:	4b26      	ldr	r3, [pc, #152]	; (8003ffc <UART_SetConfig+0x27c>)
 8003f62:	61bb      	str	r3, [r7, #24]
        break;
 8003f64:	e00f      	b.n	8003f86 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f66:	f7fe fd0d 	bl	8002984 <HAL_RCC_GetSysClockFreq>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	61bb      	str	r3, [r7, #24]
        break;
 8003f6e:	e00a      	b.n	8003f86 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f70:	2380      	movs	r3, #128	; 0x80
 8003f72:	021b      	lsls	r3, r3, #8
 8003f74:	61bb      	str	r3, [r7, #24]
        break;
 8003f76:	e006      	b.n	8003f86 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f7c:	231e      	movs	r3, #30
 8003f7e:	18fb      	adds	r3, r7, r3
 8003f80:	2201      	movs	r2, #1
 8003f82:	701a      	strb	r2, [r3, #0]
        break;
 8003f84:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d01e      	beq.n	8003fca <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	085a      	lsrs	r2, r3, #1
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	18d2      	adds	r2, r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	0019      	movs	r1, r3
 8003f9c:	0010      	movs	r0, r2
 8003f9e:	f7fc f8bd 	bl	800011c <__udivsi3>
 8003fa2:	0003      	movs	r3, r0
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	2b0f      	cmp	r3, #15
 8003fac:	d909      	bls.n	8003fc2 <UART_SetConfig+0x242>
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	2380      	movs	r3, #128	; 0x80
 8003fb2:	025b      	lsls	r3, r3, #9
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d204      	bcs.n	8003fc2 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	60da      	str	r2, [r3, #12]
 8003fc0:	e003      	b.n	8003fca <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003fc2:	231e      	movs	r3, #30
 8003fc4:	18fb      	adds	r3, r7, r3
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003fd6:	231e      	movs	r3, #30
 8003fd8:	18fb      	adds	r3, r7, r3
 8003fda:	781b      	ldrb	r3, [r3, #0]
}
 8003fdc:	0018      	movs	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	b008      	add	sp, #32
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	efff69f3 	.word	0xefff69f3
 8003fe8:	ffffcfff 	.word	0xffffcfff
 8003fec:	fffff4ff 	.word	0xfffff4ff
 8003ff0:	40013800 	.word	0x40013800
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	40004400 	.word	0x40004400
 8003ffc:	007a1200 	.word	0x007a1200

08004000 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400c:	2201      	movs	r2, #1
 800400e:	4013      	ands	r3, r2
 8004010:	d00b      	beq.n	800402a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	4a4a      	ldr	r2, [pc, #296]	; (8004144 <UART_AdvFeatureConfig+0x144>)
 800401a:	4013      	ands	r3, r2
 800401c:	0019      	movs	r1, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	430a      	orrs	r2, r1
 8004028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	2202      	movs	r2, #2
 8004030:	4013      	ands	r3, r2
 8004032:	d00b      	beq.n	800404c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	4a43      	ldr	r2, [pc, #268]	; (8004148 <UART_AdvFeatureConfig+0x148>)
 800403c:	4013      	ands	r3, r2
 800403e:	0019      	movs	r1, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	430a      	orrs	r2, r1
 800404a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	2204      	movs	r2, #4
 8004052:	4013      	ands	r3, r2
 8004054:	d00b      	beq.n	800406e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	4a3b      	ldr	r2, [pc, #236]	; (800414c <UART_AdvFeatureConfig+0x14c>)
 800405e:	4013      	ands	r3, r2
 8004060:	0019      	movs	r1, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	430a      	orrs	r2, r1
 800406c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	2208      	movs	r2, #8
 8004074:	4013      	ands	r3, r2
 8004076:	d00b      	beq.n	8004090 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4a34      	ldr	r2, [pc, #208]	; (8004150 <UART_AdvFeatureConfig+0x150>)
 8004080:	4013      	ands	r3, r2
 8004082:	0019      	movs	r1, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	430a      	orrs	r2, r1
 800408e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	2210      	movs	r2, #16
 8004096:	4013      	ands	r3, r2
 8004098:	d00b      	beq.n	80040b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	4a2c      	ldr	r2, [pc, #176]	; (8004154 <UART_AdvFeatureConfig+0x154>)
 80040a2:	4013      	ands	r3, r2
 80040a4:	0019      	movs	r1, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b6:	2220      	movs	r2, #32
 80040b8:	4013      	ands	r3, r2
 80040ba:	d00b      	beq.n	80040d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	4a25      	ldr	r2, [pc, #148]	; (8004158 <UART_AdvFeatureConfig+0x158>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	0019      	movs	r1, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d8:	2240      	movs	r2, #64	; 0x40
 80040da:	4013      	ands	r3, r2
 80040dc:	d01d      	beq.n	800411a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	4a1d      	ldr	r2, [pc, #116]	; (800415c <UART_AdvFeatureConfig+0x15c>)
 80040e6:	4013      	ands	r3, r2
 80040e8:	0019      	movs	r1, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	430a      	orrs	r2, r1
 80040f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040fa:	2380      	movs	r3, #128	; 0x80
 80040fc:	035b      	lsls	r3, r3, #13
 80040fe:	429a      	cmp	r2, r3
 8004100:	d10b      	bne.n	800411a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	4a15      	ldr	r2, [pc, #84]	; (8004160 <UART_AdvFeatureConfig+0x160>)
 800410a:	4013      	ands	r3, r2
 800410c:	0019      	movs	r1, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411e:	2280      	movs	r2, #128	; 0x80
 8004120:	4013      	ands	r3, r2
 8004122:	d00b      	beq.n	800413c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	4a0e      	ldr	r2, [pc, #56]	; (8004164 <UART_AdvFeatureConfig+0x164>)
 800412c:	4013      	ands	r3, r2
 800412e:	0019      	movs	r1, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	605a      	str	r2, [r3, #4]
  }
}
 800413c:	46c0      	nop			; (mov r8, r8)
 800413e:	46bd      	mov	sp, r7
 8004140:	b002      	add	sp, #8
 8004142:	bd80      	pop	{r7, pc}
 8004144:	fffdffff 	.word	0xfffdffff
 8004148:	fffeffff 	.word	0xfffeffff
 800414c:	fffbffff 	.word	0xfffbffff
 8004150:	ffff7fff 	.word	0xffff7fff
 8004154:	ffffefff 	.word	0xffffefff
 8004158:	ffffdfff 	.word	0xffffdfff
 800415c:	ffefffff 	.word	0xffefffff
 8004160:	ff9fffff 	.word	0xff9fffff
 8004164:	fff7ffff 	.word	0xfff7ffff

08004168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af02      	add	r7, sp, #8
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2280      	movs	r2, #128	; 0x80
 8004174:	2100      	movs	r1, #0
 8004176:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004178:	f7fc ff14 	bl	8000fa4 <HAL_GetTick>
 800417c:	0003      	movs	r3, r0
 800417e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2208      	movs	r2, #8
 8004188:	4013      	ands	r3, r2
 800418a:	2b08      	cmp	r3, #8
 800418c:	d10c      	bne.n	80041a8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2280      	movs	r2, #128	; 0x80
 8004192:	0391      	lsls	r1, r2, #14
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	4a17      	ldr	r2, [pc, #92]	; (80041f4 <UART_CheckIdleState+0x8c>)
 8004198:	9200      	str	r2, [sp, #0]
 800419a:	2200      	movs	r2, #0
 800419c:	f000 f82c 	bl	80041f8 <UART_WaitOnFlagUntilTimeout>
 80041a0:	1e03      	subs	r3, r0, #0
 80041a2:	d001      	beq.n	80041a8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e021      	b.n	80041ec <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2204      	movs	r2, #4
 80041b0:	4013      	ands	r3, r2
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d10c      	bne.n	80041d0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2280      	movs	r2, #128	; 0x80
 80041ba:	03d1      	lsls	r1, r2, #15
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4a0d      	ldr	r2, [pc, #52]	; (80041f4 <UART_CheckIdleState+0x8c>)
 80041c0:	9200      	str	r2, [sp, #0]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f000 f818 	bl	80041f8 <UART_WaitOnFlagUntilTimeout>
 80041c8:	1e03      	subs	r3, r0, #0
 80041ca:	d001      	beq.n	80041d0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e00d      	b.n	80041ec <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2220      	movs	r2, #32
 80041d4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2274      	movs	r2, #116	; 0x74
 80041e6:	2100      	movs	r1, #0
 80041e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	0018      	movs	r0, r3
 80041ee:	46bd      	mov	sp, r7
 80041f0:	b004      	add	sp, #16
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	01ffffff 	.word	0x01ffffff

080041f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b094      	sub	sp, #80	; 0x50
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	603b      	str	r3, [r7, #0]
 8004204:	1dfb      	adds	r3, r7, #7
 8004206:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004208:	e0a3      	b.n	8004352 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800420a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800420c:	3301      	adds	r3, #1
 800420e:	d100      	bne.n	8004212 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004210:	e09f      	b.n	8004352 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004212:	f7fc fec7 	bl	8000fa4 <HAL_GetTick>
 8004216:	0002      	movs	r2, r0
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800421e:	429a      	cmp	r2, r3
 8004220:	d302      	bcc.n	8004228 <UART_WaitOnFlagUntilTimeout+0x30>
 8004222:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004224:	2b00      	cmp	r3, #0
 8004226:	d13d      	bne.n	80042a4 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004228:	f3ef 8310 	mrs	r3, PRIMASK
 800422c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800422e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004230:	647b      	str	r3, [r7, #68]	; 0x44
 8004232:	2301      	movs	r3, #1
 8004234:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004238:	f383 8810 	msr	PRIMASK, r3
}
 800423c:	46c0      	nop			; (mov r8, r8)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	494c      	ldr	r1, [pc, #304]	; (800437c <UART_WaitOnFlagUntilTimeout+0x184>)
 800424a:	400a      	ands	r2, r1
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004250:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004254:	f383 8810 	msr	PRIMASK, r3
}
 8004258:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800425a:	f3ef 8310 	mrs	r3, PRIMASK
 800425e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004262:	643b      	str	r3, [r7, #64]	; 0x40
 8004264:	2301      	movs	r3, #1
 8004266:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800426a:	f383 8810 	msr	PRIMASK, r3
}
 800426e:	46c0      	nop			; (mov r8, r8)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2101      	movs	r1, #1
 800427c:	438a      	bics	r2, r1
 800427e:	609a      	str	r2, [r3, #8]
 8004280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004282:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004284:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004286:	f383 8810 	msr	PRIMASK, r3
}
 800428a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2220      	movs	r2, #32
 8004296:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2274      	movs	r2, #116	; 0x74
 800429c:	2100      	movs	r1, #0
 800429e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e067      	b.n	8004374 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2204      	movs	r2, #4
 80042ac:	4013      	ands	r3, r2
 80042ae:	d050      	beq.n	8004352 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	69da      	ldr	r2, [r3, #28]
 80042b6:	2380      	movs	r3, #128	; 0x80
 80042b8:	011b      	lsls	r3, r3, #4
 80042ba:	401a      	ands	r2, r3
 80042bc:	2380      	movs	r3, #128	; 0x80
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d146      	bne.n	8004352 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2280      	movs	r2, #128	; 0x80
 80042ca:	0112      	lsls	r2, r2, #4
 80042cc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ce:	f3ef 8310 	mrs	r3, PRIMASK
 80042d2:	613b      	str	r3, [r7, #16]
  return(result);
 80042d4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042d8:	2301      	movs	r3, #1
 80042da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f383 8810 	msr	PRIMASK, r3
}
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4923      	ldr	r1, [pc, #140]	; (800437c <UART_WaitOnFlagUntilTimeout+0x184>)
 80042f0:	400a      	ands	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042f6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	f383 8810 	msr	PRIMASK, r3
}
 80042fe:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004300:	f3ef 8310 	mrs	r3, PRIMASK
 8004304:	61fb      	str	r3, [r7, #28]
  return(result);
 8004306:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004308:	64bb      	str	r3, [r7, #72]	; 0x48
 800430a:	2301      	movs	r3, #1
 800430c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	f383 8810 	msr	PRIMASK, r3
}
 8004314:	46c0      	nop			; (mov r8, r8)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2101      	movs	r1, #1
 8004322:	438a      	bics	r2, r1
 8004324:	609a      	str	r2, [r3, #8]
 8004326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004328:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432c:	f383 8810 	msr	PRIMASK, r3
}
 8004330:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2220      	movs	r2, #32
 8004336:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2220      	movs	r2, #32
 800433c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2280      	movs	r2, #128	; 0x80
 8004342:	2120      	movs	r1, #32
 8004344:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2274      	movs	r2, #116	; 0x74
 800434a:	2100      	movs	r1, #0
 800434c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e010      	b.n	8004374 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	4013      	ands	r3, r2
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	425a      	negs	r2, r3
 8004362:	4153      	adcs	r3, r2
 8004364:	b2db      	uxtb	r3, r3
 8004366:	001a      	movs	r2, r3
 8004368:	1dfb      	adds	r3, r7, #7
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	429a      	cmp	r2, r3
 800436e:	d100      	bne.n	8004372 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004370:	e74b      	b.n	800420a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	0018      	movs	r0, r3
 8004376:	46bd      	mov	sp, r7
 8004378:	b014      	add	sp, #80	; 0x50
 800437a:	bd80      	pop	{r7, pc}
 800437c:	fffffe5f 	.word	0xfffffe5f

08004380 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b08c      	sub	sp, #48	; 0x30
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	1dbb      	adds	r3, r7, #6
 800438c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	68ba      	ldr	r2, [r7, #8]
 8004392:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	1dba      	adds	r2, r7, #6
 8004398:	2158      	movs	r1, #88	; 0x58
 800439a:	8812      	ldrh	r2, [r2, #0]
 800439c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	1dba      	adds	r2, r7, #6
 80043a2:	215a      	movs	r1, #90	; 0x5a
 80043a4:	8812      	ldrh	r2, [r2, #0]
 80043a6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	2380      	movs	r3, #128	; 0x80
 80043b4:	015b      	lsls	r3, r3, #5
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d10d      	bne.n	80043d6 <UART_Start_Receive_IT+0x56>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d104      	bne.n	80043cc <UART_Start_Receive_IT+0x4c>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	225c      	movs	r2, #92	; 0x5c
 80043c6:	4943      	ldr	r1, [pc, #268]	; (80044d4 <UART_Start_Receive_IT+0x154>)
 80043c8:	5299      	strh	r1, [r3, r2]
 80043ca:	e02e      	b.n	800442a <UART_Start_Receive_IT+0xaa>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	225c      	movs	r2, #92	; 0x5c
 80043d0:	21ff      	movs	r1, #255	; 0xff
 80043d2:	5299      	strh	r1, [r3, r2]
 80043d4:	e029      	b.n	800442a <UART_Start_Receive_IT+0xaa>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10d      	bne.n	80043fa <UART_Start_Receive_IT+0x7a>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d104      	bne.n	80043f0 <UART_Start_Receive_IT+0x70>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	225c      	movs	r2, #92	; 0x5c
 80043ea:	21ff      	movs	r1, #255	; 0xff
 80043ec:	5299      	strh	r1, [r3, r2]
 80043ee:	e01c      	b.n	800442a <UART_Start_Receive_IT+0xaa>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	225c      	movs	r2, #92	; 0x5c
 80043f4:	217f      	movs	r1, #127	; 0x7f
 80043f6:	5299      	strh	r1, [r3, r2]
 80043f8:	e017      	b.n	800442a <UART_Start_Receive_IT+0xaa>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	2380      	movs	r3, #128	; 0x80
 8004400:	055b      	lsls	r3, r3, #21
 8004402:	429a      	cmp	r2, r3
 8004404:	d10d      	bne.n	8004422 <UART_Start_Receive_IT+0xa2>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d104      	bne.n	8004418 <UART_Start_Receive_IT+0x98>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	225c      	movs	r2, #92	; 0x5c
 8004412:	217f      	movs	r1, #127	; 0x7f
 8004414:	5299      	strh	r1, [r3, r2]
 8004416:	e008      	b.n	800442a <UART_Start_Receive_IT+0xaa>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	225c      	movs	r2, #92	; 0x5c
 800441c:	213f      	movs	r1, #63	; 0x3f
 800441e:	5299      	strh	r1, [r3, r2]
 8004420:	e003      	b.n	800442a <UART_Start_Receive_IT+0xaa>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	225c      	movs	r2, #92	; 0x5c
 8004426:	2100      	movs	r1, #0
 8004428:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2280      	movs	r2, #128	; 0x80
 800442e:	2100      	movs	r1, #0
 8004430:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2222      	movs	r2, #34	; 0x22
 8004436:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004438:	f3ef 8310 	mrs	r3, PRIMASK
 800443c:	61fb      	str	r3, [r7, #28]
  return(result);
 800443e:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004440:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004442:	2301      	movs	r3, #1
 8004444:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004446:	6a3b      	ldr	r3, [r7, #32]
 8004448:	f383 8810 	msr	PRIMASK, r3
}
 800444c:	46c0      	nop			; (mov r8, r8)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	689a      	ldr	r2, [r3, #8]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2101      	movs	r1, #1
 800445a:	430a      	orrs	r2, r1
 800445c:	609a      	str	r2, [r3, #8]
 800445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004460:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004464:	f383 8810 	msr	PRIMASK, r3
}
 8004468:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689a      	ldr	r2, [r3, #8]
 800446e:	2380      	movs	r3, #128	; 0x80
 8004470:	015b      	lsls	r3, r3, #5
 8004472:	429a      	cmp	r2, r3
 8004474:	d107      	bne.n	8004486 <UART_Start_Receive_IT+0x106>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d103      	bne.n	8004486 <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <UART_Start_Receive_IT+0x158>)
 8004482:	665a      	str	r2, [r3, #100]	; 0x64
 8004484:	e002      	b.n	800448c <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4a14      	ldr	r2, [pc, #80]	; (80044dc <UART_Start_Receive_IT+0x15c>)
 800448a:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2274      	movs	r2, #116	; 0x74
 8004490:	2100      	movs	r1, #0
 8004492:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004494:	f3ef 8310 	mrs	r3, PRIMASK
 8004498:	613b      	str	r3, [r7, #16]
  return(result);
 800449a:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800449c:	62bb      	str	r3, [r7, #40]	; 0x28
 800449e:	2301      	movs	r3, #1
 80044a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f383 8810 	msr	PRIMASK, r3
}
 80044a8:	46c0      	nop			; (mov r8, r8)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2190      	movs	r1, #144	; 0x90
 80044b6:	0049      	lsls	r1, r1, #1
 80044b8:	430a      	orrs	r2, r1
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044be:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	f383 8810 	msr	PRIMASK, r3
}
 80044c6:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	0018      	movs	r0, r3
 80044cc:	46bd      	mov	sp, r7
 80044ce:	b00c      	add	sp, #48	; 0x30
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	46c0      	nop			; (mov r8, r8)
 80044d4:	000001ff 	.word	0x000001ff
 80044d8:	08004791 	.word	0x08004791
 80044dc:	08004629 	.word	0x08004629

080044e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08e      	sub	sp, #56	; 0x38
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e8:	f3ef 8310 	mrs	r3, PRIMASK
 80044ec:	617b      	str	r3, [r7, #20]
  return(result);
 80044ee:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044f0:	637b      	str	r3, [r7, #52]	; 0x34
 80044f2:	2301      	movs	r3, #1
 80044f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	f383 8810 	msr	PRIMASK, r3
}
 80044fc:	46c0      	nop			; (mov r8, r8)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4925      	ldr	r1, [pc, #148]	; (80045a0 <UART_EndRxTransfer+0xc0>)
 800450a:	400a      	ands	r2, r1
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004510:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f383 8810 	msr	PRIMASK, r3
}
 8004518:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800451a:	f3ef 8310 	mrs	r3, PRIMASK
 800451e:	623b      	str	r3, [r7, #32]
  return(result);
 8004520:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004522:	633b      	str	r3, [r7, #48]	; 0x30
 8004524:	2301      	movs	r3, #1
 8004526:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	f383 8810 	msr	PRIMASK, r3
}
 800452e:	46c0      	nop			; (mov r8, r8)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2101      	movs	r1, #1
 800453c:	438a      	bics	r2, r1
 800453e:	609a      	str	r2, [r3, #8]
 8004540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004542:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004546:	f383 8810 	msr	PRIMASK, r3
}
 800454a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004550:	2b01      	cmp	r3, #1
 8004552:	d118      	bne.n	8004586 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004554:	f3ef 8310 	mrs	r3, PRIMASK
 8004558:	60bb      	str	r3, [r7, #8]
  return(result);
 800455a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800455c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800455e:	2301      	movs	r3, #1
 8004560:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f383 8810 	msr	PRIMASK, r3
}
 8004568:	46c0      	nop			; (mov r8, r8)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2110      	movs	r1, #16
 8004576:	438a      	bics	r2, r1
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800457c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	f383 8810 	msr	PRIMASK, r3
}
 8004584:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2220      	movs	r2, #32
 800458a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004598:	46c0      	nop			; (mov r8, r8)
 800459a:	46bd      	mov	sp, r7
 800459c:	b00e      	add	sp, #56	; 0x38
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	fffffedf 	.word	0xfffffedf

080045a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	225a      	movs	r2, #90	; 0x5a
 80045b6:	2100      	movs	r1, #0
 80045b8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2252      	movs	r2, #82	; 0x52
 80045be:	2100      	movs	r1, #0
 80045c0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	0018      	movs	r0, r3
 80045c6:	f7ff fbc7 	bl	8003d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045ca:	46c0      	nop			; (mov r8, r8)
 80045cc:	46bd      	mov	sp, r7
 80045ce:	b004      	add	sp, #16
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b086      	sub	sp, #24
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045da:	f3ef 8310 	mrs	r3, PRIMASK
 80045de:	60bb      	str	r3, [r7, #8]
  return(result);
 80045e0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045e2:	617b      	str	r3, [r7, #20]
 80045e4:	2301      	movs	r3, #1
 80045e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f383 8810 	msr	PRIMASK, r3
}
 80045ee:	46c0      	nop			; (mov r8, r8)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2140      	movs	r1, #64	; 0x40
 80045fc:	438a      	bics	r2, r1
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f383 8810 	msr	PRIMASK, r3
}
 800460a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	0018      	movs	r0, r3
 800461c:	f7ff fb94 	bl	8003d48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004620:	46c0      	nop			; (mov r8, r8)
 8004622:	46bd      	mov	sp, r7
 8004624:	b006      	add	sp, #24
 8004626:	bd80      	pop	{r7, pc}

08004628 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b090      	sub	sp, #64	; 0x40
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004630:	203e      	movs	r0, #62	; 0x3e
 8004632:	183b      	adds	r3, r7, r0
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	215c      	movs	r1, #92	; 0x5c
 8004638:	5a52      	ldrh	r2, [r2, r1]
 800463a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004640:	2b22      	cmp	r3, #34	; 0x22
 8004642:	d000      	beq.n	8004646 <UART_RxISR_8BIT+0x1e>
 8004644:	e095      	b.n	8004772 <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	213c      	movs	r1, #60	; 0x3c
 800464c:	187b      	adds	r3, r7, r1
 800464e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004650:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004652:	187b      	adds	r3, r7, r1
 8004654:	881b      	ldrh	r3, [r3, #0]
 8004656:	b2da      	uxtb	r2, r3
 8004658:	183b      	adds	r3, r7, r0
 800465a:	881b      	ldrh	r3, [r3, #0]
 800465c:	b2d9      	uxtb	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004662:	400a      	ands	r2, r1
 8004664:	b2d2      	uxtb	r2, r2
 8004666:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466c:	1c5a      	adds	r2, r3, #1
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	225a      	movs	r2, #90	; 0x5a
 8004676:	5a9b      	ldrh	r3, [r3, r2]
 8004678:	b29b      	uxth	r3, r3
 800467a:	3b01      	subs	r3, #1
 800467c:	b299      	uxth	r1, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	225a      	movs	r2, #90	; 0x5a
 8004682:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	225a      	movs	r2, #90	; 0x5a
 8004688:	5a9b      	ldrh	r3, [r3, r2]
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d178      	bne.n	8004782 <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004690:	f3ef 8310 	mrs	r3, PRIMASK
 8004694:	61bb      	str	r3, [r7, #24]
  return(result);
 8004696:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004698:	63bb      	str	r3, [r7, #56]	; 0x38
 800469a:	2301      	movs	r3, #1
 800469c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	f383 8810 	msr	PRIMASK, r3
}
 80046a4:	46c0      	nop			; (mov r8, r8)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4936      	ldr	r1, [pc, #216]	; (800478c <UART_RxISR_8BIT+0x164>)
 80046b2:	400a      	ands	r2, r1
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	f383 8810 	msr	PRIMASK, r3
}
 80046c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c2:	f3ef 8310 	mrs	r3, PRIMASK
 80046c6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ca:	637b      	str	r3, [r7, #52]	; 0x34
 80046cc:	2301      	movs	r3, #1
 80046ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d2:	f383 8810 	msr	PRIMASK, r3
}
 80046d6:	46c0      	nop			; (mov r8, r8)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2101      	movs	r1, #1
 80046e4:	438a      	bics	r2, r1
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ee:	f383 8810 	msr	PRIMASK, r3
}
 80046f2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004704:	2b01      	cmp	r3, #1
 8004706:	d12f      	bne.n	8004768 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800470e:	f3ef 8310 	mrs	r3, PRIMASK
 8004712:	60fb      	str	r3, [r7, #12]
  return(result);
 8004714:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004716:	633b      	str	r3, [r7, #48]	; 0x30
 8004718:	2301      	movs	r3, #1
 800471a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	f383 8810 	msr	PRIMASK, r3
}
 8004722:	46c0      	nop			; (mov r8, r8)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2110      	movs	r1, #16
 8004730:	438a      	bics	r2, r1
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004736:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f383 8810 	msr	PRIMASK, r3
}
 800473e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	2210      	movs	r2, #16
 8004748:	4013      	ands	r3, r2
 800474a:	2b10      	cmp	r3, #16
 800474c:	d103      	bne.n	8004756 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2210      	movs	r2, #16
 8004754:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2258      	movs	r2, #88	; 0x58
 800475a:	5a9a      	ldrh	r2, [r3, r2]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	0011      	movs	r1, r2
 8004760:	0018      	movs	r0, r3
 8004762:	f7ff fb01 	bl	8003d68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004766:	e00c      	b.n	8004782 <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	0018      	movs	r0, r3
 800476c:	f7fc f91c 	bl	80009a8 <HAL_UART_RxCpltCallback>
}
 8004770:	e007      	b.n	8004782 <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	699a      	ldr	r2, [r3, #24]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2108      	movs	r1, #8
 800477e:	430a      	orrs	r2, r1
 8004780:	619a      	str	r2, [r3, #24]
}
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	46bd      	mov	sp, r7
 8004786:	b010      	add	sp, #64	; 0x40
 8004788:	bd80      	pop	{r7, pc}
 800478a:	46c0      	nop			; (mov r8, r8)
 800478c:	fffffedf 	.word	0xfffffedf

08004790 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b090      	sub	sp, #64	; 0x40
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004798:	203e      	movs	r0, #62	; 0x3e
 800479a:	183b      	adds	r3, r7, r0
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	215c      	movs	r1, #92	; 0x5c
 80047a0:	5a52      	ldrh	r2, [r2, r1]
 80047a2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047a8:	2b22      	cmp	r3, #34	; 0x22
 80047aa:	d000      	beq.n	80047ae <UART_RxISR_16BIT+0x1e>
 80047ac:	e095      	b.n	80048da <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	213c      	movs	r1, #60	; 0x3c
 80047b4:	187b      	adds	r3, r7, r1
 80047b6:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80047b8:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047be:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80047c0:	187b      	adds	r3, r7, r1
 80047c2:	183a      	adds	r2, r7, r0
 80047c4:	881b      	ldrh	r3, [r3, #0]
 80047c6:	8812      	ldrh	r2, [r2, #0]
 80047c8:	4013      	ands	r3, r2
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ce:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d4:	1c9a      	adds	r2, r3, #2
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	225a      	movs	r2, #90	; 0x5a
 80047de:	5a9b      	ldrh	r3, [r3, r2]
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b299      	uxth	r1, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	225a      	movs	r2, #90	; 0x5a
 80047ea:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	225a      	movs	r2, #90	; 0x5a
 80047f0:	5a9b      	ldrh	r3, [r3, r2]
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d178      	bne.n	80048ea <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047f8:	f3ef 8310 	mrs	r3, PRIMASK
 80047fc:	617b      	str	r3, [r7, #20]
  return(result);
 80047fe:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004800:	637b      	str	r3, [r7, #52]	; 0x34
 8004802:	2301      	movs	r3, #1
 8004804:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	f383 8810 	msr	PRIMASK, r3
}
 800480c:	46c0      	nop			; (mov r8, r8)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4936      	ldr	r1, [pc, #216]	; (80048f4 <UART_RxISR_16BIT+0x164>)
 800481a:	400a      	ands	r2, r1
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004820:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	f383 8810 	msr	PRIMASK, r3
}
 8004828:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800482a:	f3ef 8310 	mrs	r3, PRIMASK
 800482e:	623b      	str	r3, [r7, #32]
  return(result);
 8004830:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004832:	633b      	str	r3, [r7, #48]	; 0x30
 8004834:	2301      	movs	r3, #1
 8004836:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483a:	f383 8810 	msr	PRIMASK, r3
}
 800483e:	46c0      	nop			; (mov r8, r8)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689a      	ldr	r2, [r3, #8]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2101      	movs	r1, #1
 800484c:	438a      	bics	r2, r1
 800484e:	609a      	str	r2, [r3, #8]
 8004850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004852:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004856:	f383 8810 	msr	PRIMASK, r3
}
 800485a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2220      	movs	r2, #32
 8004860:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800486c:	2b01      	cmp	r3, #1
 800486e:	d12f      	bne.n	80048d0 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004876:	f3ef 8310 	mrs	r3, PRIMASK
 800487a:	60bb      	str	r3, [r7, #8]
  return(result);
 800487c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800487e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004880:	2301      	movs	r3, #1
 8004882:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f383 8810 	msr	PRIMASK, r3
}
 800488a:	46c0      	nop			; (mov r8, r8)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2110      	movs	r1, #16
 8004898:	438a      	bics	r2, r1
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800489e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f383 8810 	msr	PRIMASK, r3
}
 80048a6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	69db      	ldr	r3, [r3, #28]
 80048ae:	2210      	movs	r2, #16
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b10      	cmp	r3, #16
 80048b4:	d103      	bne.n	80048be <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2210      	movs	r2, #16
 80048bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2258      	movs	r2, #88	; 0x58
 80048c2:	5a9a      	ldrh	r2, [r3, r2]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	0011      	movs	r1, r2
 80048c8:	0018      	movs	r0, r3
 80048ca:	f7ff fa4d 	bl	8003d68 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80048ce:	e00c      	b.n	80048ea <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	0018      	movs	r0, r3
 80048d4:	f7fc f868 	bl	80009a8 <HAL_UART_RxCpltCallback>
}
 80048d8:	e007      	b.n	80048ea <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699a      	ldr	r2, [r3, #24]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2108      	movs	r1, #8
 80048e6:	430a      	orrs	r2, r1
 80048e8:	619a      	str	r2, [r3, #24]
}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	46bd      	mov	sp, r7
 80048ee:	b010      	add	sp, #64	; 0x40
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	fffffedf 	.word	0xfffffedf

080048f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004900:	46c0      	nop			; (mov r8, r8)
 8004902:	46bd      	mov	sp, r7
 8004904:	b002      	add	sp, #8
 8004906:	bd80      	pop	{r7, pc}

08004908 <__errno>:
 8004908:	4b01      	ldr	r3, [pc, #4]	; (8004910 <__errno+0x8>)
 800490a:	6818      	ldr	r0, [r3, #0]
 800490c:	4770      	bx	lr
 800490e:	46c0      	nop			; (mov r8, r8)
 8004910:	2000000c 	.word	0x2000000c

08004914 <__libc_init_array>:
 8004914:	b570      	push	{r4, r5, r6, lr}
 8004916:	2600      	movs	r6, #0
 8004918:	4d0c      	ldr	r5, [pc, #48]	; (800494c <__libc_init_array+0x38>)
 800491a:	4c0d      	ldr	r4, [pc, #52]	; (8004950 <__libc_init_array+0x3c>)
 800491c:	1b64      	subs	r4, r4, r5
 800491e:	10a4      	asrs	r4, r4, #2
 8004920:	42a6      	cmp	r6, r4
 8004922:	d109      	bne.n	8004938 <__libc_init_array+0x24>
 8004924:	2600      	movs	r6, #0
 8004926:	f000 fff9 	bl	800591c <_init>
 800492a:	4d0a      	ldr	r5, [pc, #40]	; (8004954 <__libc_init_array+0x40>)
 800492c:	4c0a      	ldr	r4, [pc, #40]	; (8004958 <__libc_init_array+0x44>)
 800492e:	1b64      	subs	r4, r4, r5
 8004930:	10a4      	asrs	r4, r4, #2
 8004932:	42a6      	cmp	r6, r4
 8004934:	d105      	bne.n	8004942 <__libc_init_array+0x2e>
 8004936:	bd70      	pop	{r4, r5, r6, pc}
 8004938:	00b3      	lsls	r3, r6, #2
 800493a:	58eb      	ldr	r3, [r5, r3]
 800493c:	4798      	blx	r3
 800493e:	3601      	adds	r6, #1
 8004940:	e7ee      	b.n	8004920 <__libc_init_array+0xc>
 8004942:	00b3      	lsls	r3, r6, #2
 8004944:	58eb      	ldr	r3, [r5, r3]
 8004946:	4798      	blx	r3
 8004948:	3601      	adds	r6, #1
 800494a:	e7f2      	b.n	8004932 <__libc_init_array+0x1e>
 800494c:	08005a0c 	.word	0x08005a0c
 8004950:	08005a0c 	.word	0x08005a0c
 8004954:	08005a0c 	.word	0x08005a0c
 8004958:	08005a10 	.word	0x08005a10

0800495c <memset>:
 800495c:	0003      	movs	r3, r0
 800495e:	1882      	adds	r2, r0, r2
 8004960:	4293      	cmp	r3, r2
 8004962:	d100      	bne.n	8004966 <memset+0xa>
 8004964:	4770      	bx	lr
 8004966:	7019      	strb	r1, [r3, #0]
 8004968:	3301      	adds	r3, #1
 800496a:	e7f9      	b.n	8004960 <memset+0x4>

0800496c <iprintf>:
 800496c:	b40f      	push	{r0, r1, r2, r3}
 800496e:	4b0b      	ldr	r3, [pc, #44]	; (800499c <iprintf+0x30>)
 8004970:	b513      	push	{r0, r1, r4, lr}
 8004972:	681c      	ldr	r4, [r3, #0]
 8004974:	2c00      	cmp	r4, #0
 8004976:	d005      	beq.n	8004984 <iprintf+0x18>
 8004978:	69a3      	ldr	r3, [r4, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d102      	bne.n	8004984 <iprintf+0x18>
 800497e:	0020      	movs	r0, r4
 8004980:	f000 f870 	bl	8004a64 <__sinit>
 8004984:	ab05      	add	r3, sp, #20
 8004986:	0020      	movs	r0, r4
 8004988:	9a04      	ldr	r2, [sp, #16]
 800498a:	68a1      	ldr	r1, [r4, #8]
 800498c:	9301      	str	r3, [sp, #4]
 800498e:	f000 f9cd 	bl	8004d2c <_vfiprintf_r>
 8004992:	bc16      	pop	{r1, r2, r4}
 8004994:	bc08      	pop	{r3}
 8004996:	b004      	add	sp, #16
 8004998:	4718      	bx	r3
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	2000000c 	.word	0x2000000c

080049a0 <std>:
 80049a0:	2300      	movs	r3, #0
 80049a2:	b510      	push	{r4, lr}
 80049a4:	0004      	movs	r4, r0
 80049a6:	6003      	str	r3, [r0, #0]
 80049a8:	6043      	str	r3, [r0, #4]
 80049aa:	6083      	str	r3, [r0, #8]
 80049ac:	8181      	strh	r1, [r0, #12]
 80049ae:	6643      	str	r3, [r0, #100]	; 0x64
 80049b0:	0019      	movs	r1, r3
 80049b2:	81c2      	strh	r2, [r0, #14]
 80049b4:	6103      	str	r3, [r0, #16]
 80049b6:	6143      	str	r3, [r0, #20]
 80049b8:	6183      	str	r3, [r0, #24]
 80049ba:	2208      	movs	r2, #8
 80049bc:	305c      	adds	r0, #92	; 0x5c
 80049be:	f7ff ffcd 	bl	800495c <memset>
 80049c2:	4b05      	ldr	r3, [pc, #20]	; (80049d8 <std+0x38>)
 80049c4:	6224      	str	r4, [r4, #32]
 80049c6:	6263      	str	r3, [r4, #36]	; 0x24
 80049c8:	4b04      	ldr	r3, [pc, #16]	; (80049dc <std+0x3c>)
 80049ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80049cc:	4b04      	ldr	r3, [pc, #16]	; (80049e0 <std+0x40>)
 80049ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80049d0:	4b04      	ldr	r3, [pc, #16]	; (80049e4 <std+0x44>)
 80049d2:	6323      	str	r3, [r4, #48]	; 0x30
 80049d4:	bd10      	pop	{r4, pc}
 80049d6:	46c0      	nop			; (mov r8, r8)
 80049d8:	080052c9 	.word	0x080052c9
 80049dc:	080052f1 	.word	0x080052f1
 80049e0:	08005329 	.word	0x08005329
 80049e4:	08005355 	.word	0x08005355

080049e8 <_cleanup_r>:
 80049e8:	b510      	push	{r4, lr}
 80049ea:	4902      	ldr	r1, [pc, #8]	; (80049f4 <_cleanup_r+0xc>)
 80049ec:	f000 f8ba 	bl	8004b64 <_fwalk_reent>
 80049f0:	bd10      	pop	{r4, pc}
 80049f2:	46c0      	nop			; (mov r8, r8)
 80049f4:	08005661 	.word	0x08005661

080049f8 <__sfmoreglue>:
 80049f8:	b570      	push	{r4, r5, r6, lr}
 80049fa:	2568      	movs	r5, #104	; 0x68
 80049fc:	1e4a      	subs	r2, r1, #1
 80049fe:	4355      	muls	r5, r2
 8004a00:	000e      	movs	r6, r1
 8004a02:	0029      	movs	r1, r5
 8004a04:	3174      	adds	r1, #116	; 0x74
 8004a06:	f000 f8f3 	bl	8004bf0 <_malloc_r>
 8004a0a:	1e04      	subs	r4, r0, #0
 8004a0c:	d008      	beq.n	8004a20 <__sfmoreglue+0x28>
 8004a0e:	2100      	movs	r1, #0
 8004a10:	002a      	movs	r2, r5
 8004a12:	6001      	str	r1, [r0, #0]
 8004a14:	6046      	str	r6, [r0, #4]
 8004a16:	300c      	adds	r0, #12
 8004a18:	60a0      	str	r0, [r4, #8]
 8004a1a:	3268      	adds	r2, #104	; 0x68
 8004a1c:	f7ff ff9e 	bl	800495c <memset>
 8004a20:	0020      	movs	r0, r4
 8004a22:	bd70      	pop	{r4, r5, r6, pc}

08004a24 <__sfp_lock_acquire>:
 8004a24:	b510      	push	{r4, lr}
 8004a26:	4802      	ldr	r0, [pc, #8]	; (8004a30 <__sfp_lock_acquire+0xc>)
 8004a28:	f000 f8bd 	bl	8004ba6 <__retarget_lock_acquire_recursive>
 8004a2c:	bd10      	pop	{r4, pc}
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	20000279 	.word	0x20000279

08004a34 <__sfp_lock_release>:
 8004a34:	b510      	push	{r4, lr}
 8004a36:	4802      	ldr	r0, [pc, #8]	; (8004a40 <__sfp_lock_release+0xc>)
 8004a38:	f000 f8b6 	bl	8004ba8 <__retarget_lock_release_recursive>
 8004a3c:	bd10      	pop	{r4, pc}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	20000279 	.word	0x20000279

08004a44 <__sinit_lock_acquire>:
 8004a44:	b510      	push	{r4, lr}
 8004a46:	4802      	ldr	r0, [pc, #8]	; (8004a50 <__sinit_lock_acquire+0xc>)
 8004a48:	f000 f8ad 	bl	8004ba6 <__retarget_lock_acquire_recursive>
 8004a4c:	bd10      	pop	{r4, pc}
 8004a4e:	46c0      	nop			; (mov r8, r8)
 8004a50:	2000027a 	.word	0x2000027a

08004a54 <__sinit_lock_release>:
 8004a54:	b510      	push	{r4, lr}
 8004a56:	4802      	ldr	r0, [pc, #8]	; (8004a60 <__sinit_lock_release+0xc>)
 8004a58:	f000 f8a6 	bl	8004ba8 <__retarget_lock_release_recursive>
 8004a5c:	bd10      	pop	{r4, pc}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	2000027a 	.word	0x2000027a

08004a64 <__sinit>:
 8004a64:	b513      	push	{r0, r1, r4, lr}
 8004a66:	0004      	movs	r4, r0
 8004a68:	f7ff ffec 	bl	8004a44 <__sinit_lock_acquire>
 8004a6c:	69a3      	ldr	r3, [r4, #24]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d002      	beq.n	8004a78 <__sinit+0x14>
 8004a72:	f7ff ffef 	bl	8004a54 <__sinit_lock_release>
 8004a76:	bd13      	pop	{r0, r1, r4, pc}
 8004a78:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a7a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004a7c:	6523      	str	r3, [r4, #80]	; 0x50
 8004a7e:	4b13      	ldr	r3, [pc, #76]	; (8004acc <__sinit+0x68>)
 8004a80:	4a13      	ldr	r2, [pc, #76]	; (8004ad0 <__sinit+0x6c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	62a2      	str	r2, [r4, #40]	; 0x28
 8004a86:	9301      	str	r3, [sp, #4]
 8004a88:	42a3      	cmp	r3, r4
 8004a8a:	d101      	bne.n	8004a90 <__sinit+0x2c>
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	61a3      	str	r3, [r4, #24]
 8004a90:	0020      	movs	r0, r4
 8004a92:	f000 f81f 	bl	8004ad4 <__sfp>
 8004a96:	6060      	str	r0, [r4, #4]
 8004a98:	0020      	movs	r0, r4
 8004a9a:	f000 f81b 	bl	8004ad4 <__sfp>
 8004a9e:	60a0      	str	r0, [r4, #8]
 8004aa0:	0020      	movs	r0, r4
 8004aa2:	f000 f817 	bl	8004ad4 <__sfp>
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2104      	movs	r1, #4
 8004aaa:	60e0      	str	r0, [r4, #12]
 8004aac:	6860      	ldr	r0, [r4, #4]
 8004aae:	f7ff ff77 	bl	80049a0 <std>
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	2109      	movs	r1, #9
 8004ab6:	68a0      	ldr	r0, [r4, #8]
 8004ab8:	f7ff ff72 	bl	80049a0 <std>
 8004abc:	2202      	movs	r2, #2
 8004abe:	2112      	movs	r1, #18
 8004ac0:	68e0      	ldr	r0, [r4, #12]
 8004ac2:	f7ff ff6d 	bl	80049a0 <std>
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	61a3      	str	r3, [r4, #24]
 8004aca:	e7d2      	b.n	8004a72 <__sinit+0xe>
 8004acc:	08005974 	.word	0x08005974
 8004ad0:	080049e9 	.word	0x080049e9

08004ad4 <__sfp>:
 8004ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad6:	0007      	movs	r7, r0
 8004ad8:	f7ff ffa4 	bl	8004a24 <__sfp_lock_acquire>
 8004adc:	4b1f      	ldr	r3, [pc, #124]	; (8004b5c <__sfp+0x88>)
 8004ade:	681e      	ldr	r6, [r3, #0]
 8004ae0:	69b3      	ldr	r3, [r6, #24]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d102      	bne.n	8004aec <__sfp+0x18>
 8004ae6:	0030      	movs	r0, r6
 8004ae8:	f7ff ffbc 	bl	8004a64 <__sinit>
 8004aec:	3648      	adds	r6, #72	; 0x48
 8004aee:	68b4      	ldr	r4, [r6, #8]
 8004af0:	6873      	ldr	r3, [r6, #4]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	d504      	bpl.n	8004b00 <__sfp+0x2c>
 8004af6:	6833      	ldr	r3, [r6, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d022      	beq.n	8004b42 <__sfp+0x6e>
 8004afc:	6836      	ldr	r6, [r6, #0]
 8004afe:	e7f6      	b.n	8004aee <__sfp+0x1a>
 8004b00:	220c      	movs	r2, #12
 8004b02:	5ea5      	ldrsh	r5, [r4, r2]
 8004b04:	2d00      	cmp	r5, #0
 8004b06:	d11a      	bne.n	8004b3e <__sfp+0x6a>
 8004b08:	0020      	movs	r0, r4
 8004b0a:	4b15      	ldr	r3, [pc, #84]	; (8004b60 <__sfp+0x8c>)
 8004b0c:	3058      	adds	r0, #88	; 0x58
 8004b0e:	60e3      	str	r3, [r4, #12]
 8004b10:	6665      	str	r5, [r4, #100]	; 0x64
 8004b12:	f000 f847 	bl	8004ba4 <__retarget_lock_init_recursive>
 8004b16:	f7ff ff8d 	bl	8004a34 <__sfp_lock_release>
 8004b1a:	0020      	movs	r0, r4
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	0029      	movs	r1, r5
 8004b20:	6025      	str	r5, [r4, #0]
 8004b22:	60a5      	str	r5, [r4, #8]
 8004b24:	6065      	str	r5, [r4, #4]
 8004b26:	6125      	str	r5, [r4, #16]
 8004b28:	6165      	str	r5, [r4, #20]
 8004b2a:	61a5      	str	r5, [r4, #24]
 8004b2c:	305c      	adds	r0, #92	; 0x5c
 8004b2e:	f7ff ff15 	bl	800495c <memset>
 8004b32:	6365      	str	r5, [r4, #52]	; 0x34
 8004b34:	63a5      	str	r5, [r4, #56]	; 0x38
 8004b36:	64a5      	str	r5, [r4, #72]	; 0x48
 8004b38:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004b3a:	0020      	movs	r0, r4
 8004b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b3e:	3468      	adds	r4, #104	; 0x68
 8004b40:	e7d7      	b.n	8004af2 <__sfp+0x1e>
 8004b42:	2104      	movs	r1, #4
 8004b44:	0038      	movs	r0, r7
 8004b46:	f7ff ff57 	bl	80049f8 <__sfmoreglue>
 8004b4a:	1e04      	subs	r4, r0, #0
 8004b4c:	6030      	str	r0, [r6, #0]
 8004b4e:	d1d5      	bne.n	8004afc <__sfp+0x28>
 8004b50:	f7ff ff70 	bl	8004a34 <__sfp_lock_release>
 8004b54:	230c      	movs	r3, #12
 8004b56:	603b      	str	r3, [r7, #0]
 8004b58:	e7ef      	b.n	8004b3a <__sfp+0x66>
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	08005974 	.word	0x08005974
 8004b60:	ffff0001 	.word	0xffff0001

08004b64 <_fwalk_reent>:
 8004b64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b66:	0004      	movs	r4, r0
 8004b68:	0006      	movs	r6, r0
 8004b6a:	2700      	movs	r7, #0
 8004b6c:	9101      	str	r1, [sp, #4]
 8004b6e:	3448      	adds	r4, #72	; 0x48
 8004b70:	6863      	ldr	r3, [r4, #4]
 8004b72:	68a5      	ldr	r5, [r4, #8]
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	9b00      	ldr	r3, [sp, #0]
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	d504      	bpl.n	8004b88 <_fwalk_reent+0x24>
 8004b7e:	6824      	ldr	r4, [r4, #0]
 8004b80:	2c00      	cmp	r4, #0
 8004b82:	d1f5      	bne.n	8004b70 <_fwalk_reent+0xc>
 8004b84:	0038      	movs	r0, r7
 8004b86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b88:	89ab      	ldrh	r3, [r5, #12]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d908      	bls.n	8004ba0 <_fwalk_reent+0x3c>
 8004b8e:	220e      	movs	r2, #14
 8004b90:	5eab      	ldrsh	r3, [r5, r2]
 8004b92:	3301      	adds	r3, #1
 8004b94:	d004      	beq.n	8004ba0 <_fwalk_reent+0x3c>
 8004b96:	0029      	movs	r1, r5
 8004b98:	0030      	movs	r0, r6
 8004b9a:	9b01      	ldr	r3, [sp, #4]
 8004b9c:	4798      	blx	r3
 8004b9e:	4307      	orrs	r7, r0
 8004ba0:	3568      	adds	r5, #104	; 0x68
 8004ba2:	e7e8      	b.n	8004b76 <_fwalk_reent+0x12>

08004ba4 <__retarget_lock_init_recursive>:
 8004ba4:	4770      	bx	lr

08004ba6 <__retarget_lock_acquire_recursive>:
 8004ba6:	4770      	bx	lr

08004ba8 <__retarget_lock_release_recursive>:
 8004ba8:	4770      	bx	lr
	...

08004bac <sbrk_aligned>:
 8004bac:	b570      	push	{r4, r5, r6, lr}
 8004bae:	4e0f      	ldr	r6, [pc, #60]	; (8004bec <sbrk_aligned+0x40>)
 8004bb0:	000d      	movs	r5, r1
 8004bb2:	6831      	ldr	r1, [r6, #0]
 8004bb4:	0004      	movs	r4, r0
 8004bb6:	2900      	cmp	r1, #0
 8004bb8:	d102      	bne.n	8004bc0 <sbrk_aligned+0x14>
 8004bba:	f000 fb73 	bl	80052a4 <_sbrk_r>
 8004bbe:	6030      	str	r0, [r6, #0]
 8004bc0:	0029      	movs	r1, r5
 8004bc2:	0020      	movs	r0, r4
 8004bc4:	f000 fb6e 	bl	80052a4 <_sbrk_r>
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	d00a      	beq.n	8004be2 <sbrk_aligned+0x36>
 8004bcc:	2303      	movs	r3, #3
 8004bce:	1cc5      	adds	r5, r0, #3
 8004bd0:	439d      	bics	r5, r3
 8004bd2:	42a8      	cmp	r0, r5
 8004bd4:	d007      	beq.n	8004be6 <sbrk_aligned+0x3a>
 8004bd6:	1a29      	subs	r1, r5, r0
 8004bd8:	0020      	movs	r0, r4
 8004bda:	f000 fb63 	bl	80052a4 <_sbrk_r>
 8004bde:	1c43      	adds	r3, r0, #1
 8004be0:	d101      	bne.n	8004be6 <sbrk_aligned+0x3a>
 8004be2:	2501      	movs	r5, #1
 8004be4:	426d      	negs	r5, r5
 8004be6:	0028      	movs	r0, r5
 8004be8:	bd70      	pop	{r4, r5, r6, pc}
 8004bea:	46c0      	nop			; (mov r8, r8)
 8004bec:	20000280 	.word	0x20000280

08004bf0 <_malloc_r>:
 8004bf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bf2:	2203      	movs	r2, #3
 8004bf4:	1ccb      	adds	r3, r1, #3
 8004bf6:	4393      	bics	r3, r2
 8004bf8:	3308      	adds	r3, #8
 8004bfa:	0006      	movs	r6, r0
 8004bfc:	001f      	movs	r7, r3
 8004bfe:	2b0c      	cmp	r3, #12
 8004c00:	d232      	bcs.n	8004c68 <_malloc_r+0x78>
 8004c02:	270c      	movs	r7, #12
 8004c04:	42b9      	cmp	r1, r7
 8004c06:	d831      	bhi.n	8004c6c <_malloc_r+0x7c>
 8004c08:	0030      	movs	r0, r6
 8004c0a:	f000 fdf5 	bl	80057f8 <__malloc_lock>
 8004c0e:	4d32      	ldr	r5, [pc, #200]	; (8004cd8 <_malloc_r+0xe8>)
 8004c10:	682b      	ldr	r3, [r5, #0]
 8004c12:	001c      	movs	r4, r3
 8004c14:	2c00      	cmp	r4, #0
 8004c16:	d12e      	bne.n	8004c76 <_malloc_r+0x86>
 8004c18:	0039      	movs	r1, r7
 8004c1a:	0030      	movs	r0, r6
 8004c1c:	f7ff ffc6 	bl	8004bac <sbrk_aligned>
 8004c20:	0004      	movs	r4, r0
 8004c22:	1c43      	adds	r3, r0, #1
 8004c24:	d11e      	bne.n	8004c64 <_malloc_r+0x74>
 8004c26:	682c      	ldr	r4, [r5, #0]
 8004c28:	0025      	movs	r5, r4
 8004c2a:	2d00      	cmp	r5, #0
 8004c2c:	d14a      	bne.n	8004cc4 <_malloc_r+0xd4>
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	0029      	movs	r1, r5
 8004c32:	18e3      	adds	r3, r4, r3
 8004c34:	0030      	movs	r0, r6
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	f000 fb34 	bl	80052a4 <_sbrk_r>
 8004c3c:	9b01      	ldr	r3, [sp, #4]
 8004c3e:	4283      	cmp	r3, r0
 8004c40:	d143      	bne.n	8004cca <_malloc_r+0xda>
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	3703      	adds	r7, #3
 8004c46:	1aff      	subs	r7, r7, r3
 8004c48:	2303      	movs	r3, #3
 8004c4a:	439f      	bics	r7, r3
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	2f0c      	cmp	r7, #12
 8004c50:	d200      	bcs.n	8004c54 <_malloc_r+0x64>
 8004c52:	270c      	movs	r7, #12
 8004c54:	0039      	movs	r1, r7
 8004c56:	0030      	movs	r0, r6
 8004c58:	f7ff ffa8 	bl	8004bac <sbrk_aligned>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d034      	beq.n	8004cca <_malloc_r+0xda>
 8004c60:	6823      	ldr	r3, [r4, #0]
 8004c62:	19df      	adds	r7, r3, r7
 8004c64:	6027      	str	r7, [r4, #0]
 8004c66:	e013      	b.n	8004c90 <_malloc_r+0xa0>
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	dacb      	bge.n	8004c04 <_malloc_r+0x14>
 8004c6c:	230c      	movs	r3, #12
 8004c6e:	2500      	movs	r5, #0
 8004c70:	6033      	str	r3, [r6, #0]
 8004c72:	0028      	movs	r0, r5
 8004c74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	1bd1      	subs	r1, r2, r7
 8004c7a:	d420      	bmi.n	8004cbe <_malloc_r+0xce>
 8004c7c:	290b      	cmp	r1, #11
 8004c7e:	d917      	bls.n	8004cb0 <_malloc_r+0xc0>
 8004c80:	19e2      	adds	r2, r4, r7
 8004c82:	6027      	str	r7, [r4, #0]
 8004c84:	42a3      	cmp	r3, r4
 8004c86:	d111      	bne.n	8004cac <_malloc_r+0xbc>
 8004c88:	602a      	str	r2, [r5, #0]
 8004c8a:	6863      	ldr	r3, [r4, #4]
 8004c8c:	6011      	str	r1, [r2, #0]
 8004c8e:	6053      	str	r3, [r2, #4]
 8004c90:	0030      	movs	r0, r6
 8004c92:	0025      	movs	r5, r4
 8004c94:	f000 fdb8 	bl	8005808 <__malloc_unlock>
 8004c98:	2207      	movs	r2, #7
 8004c9a:	350b      	adds	r5, #11
 8004c9c:	1d23      	adds	r3, r4, #4
 8004c9e:	4395      	bics	r5, r2
 8004ca0:	1aea      	subs	r2, r5, r3
 8004ca2:	429d      	cmp	r5, r3
 8004ca4:	d0e5      	beq.n	8004c72 <_malloc_r+0x82>
 8004ca6:	1b5b      	subs	r3, r3, r5
 8004ca8:	50a3      	str	r3, [r4, r2]
 8004caa:	e7e2      	b.n	8004c72 <_malloc_r+0x82>
 8004cac:	605a      	str	r2, [r3, #4]
 8004cae:	e7ec      	b.n	8004c8a <_malloc_r+0x9a>
 8004cb0:	6862      	ldr	r2, [r4, #4]
 8004cb2:	42a3      	cmp	r3, r4
 8004cb4:	d101      	bne.n	8004cba <_malloc_r+0xca>
 8004cb6:	602a      	str	r2, [r5, #0]
 8004cb8:	e7ea      	b.n	8004c90 <_malloc_r+0xa0>
 8004cba:	605a      	str	r2, [r3, #4]
 8004cbc:	e7e8      	b.n	8004c90 <_malloc_r+0xa0>
 8004cbe:	0023      	movs	r3, r4
 8004cc0:	6864      	ldr	r4, [r4, #4]
 8004cc2:	e7a7      	b.n	8004c14 <_malloc_r+0x24>
 8004cc4:	002c      	movs	r4, r5
 8004cc6:	686d      	ldr	r5, [r5, #4]
 8004cc8:	e7af      	b.n	8004c2a <_malloc_r+0x3a>
 8004cca:	230c      	movs	r3, #12
 8004ccc:	0030      	movs	r0, r6
 8004cce:	6033      	str	r3, [r6, #0]
 8004cd0:	f000 fd9a 	bl	8005808 <__malloc_unlock>
 8004cd4:	e7cd      	b.n	8004c72 <_malloc_r+0x82>
 8004cd6:	46c0      	nop			; (mov r8, r8)
 8004cd8:	2000027c 	.word	0x2000027c

08004cdc <__sfputc_r>:
 8004cdc:	6893      	ldr	r3, [r2, #8]
 8004cde:	b510      	push	{r4, lr}
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	6093      	str	r3, [r2, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	da04      	bge.n	8004cf2 <__sfputc_r+0x16>
 8004ce8:	6994      	ldr	r4, [r2, #24]
 8004cea:	42a3      	cmp	r3, r4
 8004cec:	db07      	blt.n	8004cfe <__sfputc_r+0x22>
 8004cee:	290a      	cmp	r1, #10
 8004cf0:	d005      	beq.n	8004cfe <__sfputc_r+0x22>
 8004cf2:	6813      	ldr	r3, [r2, #0]
 8004cf4:	1c58      	adds	r0, r3, #1
 8004cf6:	6010      	str	r0, [r2, #0]
 8004cf8:	7019      	strb	r1, [r3, #0]
 8004cfa:	0008      	movs	r0, r1
 8004cfc:	bd10      	pop	{r4, pc}
 8004cfe:	f000 fb2f 	bl	8005360 <__swbuf_r>
 8004d02:	0001      	movs	r1, r0
 8004d04:	e7f9      	b.n	8004cfa <__sfputc_r+0x1e>

08004d06 <__sfputs_r>:
 8004d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d08:	0006      	movs	r6, r0
 8004d0a:	000f      	movs	r7, r1
 8004d0c:	0014      	movs	r4, r2
 8004d0e:	18d5      	adds	r5, r2, r3
 8004d10:	42ac      	cmp	r4, r5
 8004d12:	d101      	bne.n	8004d18 <__sfputs_r+0x12>
 8004d14:	2000      	movs	r0, #0
 8004d16:	e007      	b.n	8004d28 <__sfputs_r+0x22>
 8004d18:	7821      	ldrb	r1, [r4, #0]
 8004d1a:	003a      	movs	r2, r7
 8004d1c:	0030      	movs	r0, r6
 8004d1e:	f7ff ffdd 	bl	8004cdc <__sfputc_r>
 8004d22:	3401      	adds	r4, #1
 8004d24:	1c43      	adds	r3, r0, #1
 8004d26:	d1f3      	bne.n	8004d10 <__sfputs_r+0xa>
 8004d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d2c <_vfiprintf_r>:
 8004d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d2e:	b0a1      	sub	sp, #132	; 0x84
 8004d30:	0006      	movs	r6, r0
 8004d32:	000c      	movs	r4, r1
 8004d34:	001f      	movs	r7, r3
 8004d36:	9203      	str	r2, [sp, #12]
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	d004      	beq.n	8004d46 <_vfiprintf_r+0x1a>
 8004d3c:	6983      	ldr	r3, [r0, #24]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d101      	bne.n	8004d46 <_vfiprintf_r+0x1a>
 8004d42:	f7ff fe8f 	bl	8004a64 <__sinit>
 8004d46:	4b8e      	ldr	r3, [pc, #568]	; (8004f80 <_vfiprintf_r+0x254>)
 8004d48:	429c      	cmp	r4, r3
 8004d4a:	d11c      	bne.n	8004d86 <_vfiprintf_r+0x5a>
 8004d4c:	6874      	ldr	r4, [r6, #4]
 8004d4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d50:	07db      	lsls	r3, r3, #31
 8004d52:	d405      	bmi.n	8004d60 <_vfiprintf_r+0x34>
 8004d54:	89a3      	ldrh	r3, [r4, #12]
 8004d56:	059b      	lsls	r3, r3, #22
 8004d58:	d402      	bmi.n	8004d60 <_vfiprintf_r+0x34>
 8004d5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d5c:	f7ff ff23 	bl	8004ba6 <__retarget_lock_acquire_recursive>
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	071b      	lsls	r3, r3, #28
 8004d64:	d502      	bpl.n	8004d6c <_vfiprintf_r+0x40>
 8004d66:	6923      	ldr	r3, [r4, #16]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d11d      	bne.n	8004da8 <_vfiprintf_r+0x7c>
 8004d6c:	0021      	movs	r1, r4
 8004d6e:	0030      	movs	r0, r6
 8004d70:	f000 fb60 	bl	8005434 <__swsetup_r>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	d017      	beq.n	8004da8 <_vfiprintf_r+0x7c>
 8004d78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d7a:	07db      	lsls	r3, r3, #31
 8004d7c:	d50d      	bpl.n	8004d9a <_vfiprintf_r+0x6e>
 8004d7e:	2001      	movs	r0, #1
 8004d80:	4240      	negs	r0, r0
 8004d82:	b021      	add	sp, #132	; 0x84
 8004d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d86:	4b7f      	ldr	r3, [pc, #508]	; (8004f84 <_vfiprintf_r+0x258>)
 8004d88:	429c      	cmp	r4, r3
 8004d8a:	d101      	bne.n	8004d90 <_vfiprintf_r+0x64>
 8004d8c:	68b4      	ldr	r4, [r6, #8]
 8004d8e:	e7de      	b.n	8004d4e <_vfiprintf_r+0x22>
 8004d90:	4b7d      	ldr	r3, [pc, #500]	; (8004f88 <_vfiprintf_r+0x25c>)
 8004d92:	429c      	cmp	r4, r3
 8004d94:	d1db      	bne.n	8004d4e <_vfiprintf_r+0x22>
 8004d96:	68f4      	ldr	r4, [r6, #12]
 8004d98:	e7d9      	b.n	8004d4e <_vfiprintf_r+0x22>
 8004d9a:	89a3      	ldrh	r3, [r4, #12]
 8004d9c:	059b      	lsls	r3, r3, #22
 8004d9e:	d4ee      	bmi.n	8004d7e <_vfiprintf_r+0x52>
 8004da0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004da2:	f7ff ff01 	bl	8004ba8 <__retarget_lock_release_recursive>
 8004da6:	e7ea      	b.n	8004d7e <_vfiprintf_r+0x52>
 8004da8:	2300      	movs	r3, #0
 8004daa:	ad08      	add	r5, sp, #32
 8004dac:	616b      	str	r3, [r5, #20]
 8004dae:	3320      	adds	r3, #32
 8004db0:	766b      	strb	r3, [r5, #25]
 8004db2:	3310      	adds	r3, #16
 8004db4:	76ab      	strb	r3, [r5, #26]
 8004db6:	9707      	str	r7, [sp, #28]
 8004db8:	9f03      	ldr	r7, [sp, #12]
 8004dba:	783b      	ldrb	r3, [r7, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <_vfiprintf_r+0x98>
 8004dc0:	2b25      	cmp	r3, #37	; 0x25
 8004dc2:	d14e      	bne.n	8004e62 <_vfiprintf_r+0x136>
 8004dc4:	9b03      	ldr	r3, [sp, #12]
 8004dc6:	1afb      	subs	r3, r7, r3
 8004dc8:	9305      	str	r3, [sp, #20]
 8004dca:	9b03      	ldr	r3, [sp, #12]
 8004dcc:	429f      	cmp	r7, r3
 8004dce:	d00d      	beq.n	8004dec <_vfiprintf_r+0xc0>
 8004dd0:	9b05      	ldr	r3, [sp, #20]
 8004dd2:	0021      	movs	r1, r4
 8004dd4:	0030      	movs	r0, r6
 8004dd6:	9a03      	ldr	r2, [sp, #12]
 8004dd8:	f7ff ff95 	bl	8004d06 <__sfputs_r>
 8004ddc:	1c43      	adds	r3, r0, #1
 8004dde:	d100      	bne.n	8004de2 <_vfiprintf_r+0xb6>
 8004de0:	e0b5      	b.n	8004f4e <_vfiprintf_r+0x222>
 8004de2:	696a      	ldr	r2, [r5, #20]
 8004de4:	9b05      	ldr	r3, [sp, #20]
 8004de6:	4694      	mov	ip, r2
 8004de8:	4463      	add	r3, ip
 8004dea:	616b      	str	r3, [r5, #20]
 8004dec:	783b      	ldrb	r3, [r7, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d100      	bne.n	8004df4 <_vfiprintf_r+0xc8>
 8004df2:	e0ac      	b.n	8004f4e <_vfiprintf_r+0x222>
 8004df4:	2201      	movs	r2, #1
 8004df6:	1c7b      	adds	r3, r7, #1
 8004df8:	9303      	str	r3, [sp, #12]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	4252      	negs	r2, r2
 8004dfe:	606a      	str	r2, [r5, #4]
 8004e00:	a904      	add	r1, sp, #16
 8004e02:	3254      	adds	r2, #84	; 0x54
 8004e04:	1852      	adds	r2, r2, r1
 8004e06:	602b      	str	r3, [r5, #0]
 8004e08:	60eb      	str	r3, [r5, #12]
 8004e0a:	60ab      	str	r3, [r5, #8]
 8004e0c:	7013      	strb	r3, [r2, #0]
 8004e0e:	65ab      	str	r3, [r5, #88]	; 0x58
 8004e10:	9b03      	ldr	r3, [sp, #12]
 8004e12:	2205      	movs	r2, #5
 8004e14:	7819      	ldrb	r1, [r3, #0]
 8004e16:	485d      	ldr	r0, [pc, #372]	; (8004f8c <_vfiprintf_r+0x260>)
 8004e18:	f000 fce2 	bl	80057e0 <memchr>
 8004e1c:	9b03      	ldr	r3, [sp, #12]
 8004e1e:	1c5f      	adds	r7, r3, #1
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d120      	bne.n	8004e66 <_vfiprintf_r+0x13a>
 8004e24:	682a      	ldr	r2, [r5, #0]
 8004e26:	06d3      	lsls	r3, r2, #27
 8004e28:	d504      	bpl.n	8004e34 <_vfiprintf_r+0x108>
 8004e2a:	2353      	movs	r3, #83	; 0x53
 8004e2c:	a904      	add	r1, sp, #16
 8004e2e:	185b      	adds	r3, r3, r1
 8004e30:	2120      	movs	r1, #32
 8004e32:	7019      	strb	r1, [r3, #0]
 8004e34:	0713      	lsls	r3, r2, #28
 8004e36:	d504      	bpl.n	8004e42 <_vfiprintf_r+0x116>
 8004e38:	2353      	movs	r3, #83	; 0x53
 8004e3a:	a904      	add	r1, sp, #16
 8004e3c:	185b      	adds	r3, r3, r1
 8004e3e:	212b      	movs	r1, #43	; 0x2b
 8004e40:	7019      	strb	r1, [r3, #0]
 8004e42:	9b03      	ldr	r3, [sp, #12]
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	2b2a      	cmp	r3, #42	; 0x2a
 8004e48:	d016      	beq.n	8004e78 <_vfiprintf_r+0x14c>
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	68eb      	ldr	r3, [r5, #12]
 8004e4e:	9f03      	ldr	r7, [sp, #12]
 8004e50:	783a      	ldrb	r2, [r7, #0]
 8004e52:	1c78      	adds	r0, r7, #1
 8004e54:	3a30      	subs	r2, #48	; 0x30
 8004e56:	4684      	mov	ip, r0
 8004e58:	2a09      	cmp	r2, #9
 8004e5a:	d94f      	bls.n	8004efc <_vfiprintf_r+0x1d0>
 8004e5c:	2900      	cmp	r1, #0
 8004e5e:	d111      	bne.n	8004e84 <_vfiprintf_r+0x158>
 8004e60:	e017      	b.n	8004e92 <_vfiprintf_r+0x166>
 8004e62:	3701      	adds	r7, #1
 8004e64:	e7a9      	b.n	8004dba <_vfiprintf_r+0x8e>
 8004e66:	4b49      	ldr	r3, [pc, #292]	; (8004f8c <_vfiprintf_r+0x260>)
 8004e68:	682a      	ldr	r2, [r5, #0]
 8004e6a:	1ac0      	subs	r0, r0, r3
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	4083      	lsls	r3, r0
 8004e70:	4313      	orrs	r3, r2
 8004e72:	602b      	str	r3, [r5, #0]
 8004e74:	9703      	str	r7, [sp, #12]
 8004e76:	e7cb      	b.n	8004e10 <_vfiprintf_r+0xe4>
 8004e78:	9b07      	ldr	r3, [sp, #28]
 8004e7a:	1d19      	adds	r1, r3, #4
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	9107      	str	r1, [sp, #28]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	db01      	blt.n	8004e88 <_vfiprintf_r+0x15c>
 8004e84:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e86:	e004      	b.n	8004e92 <_vfiprintf_r+0x166>
 8004e88:	425b      	negs	r3, r3
 8004e8a:	60eb      	str	r3, [r5, #12]
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	602b      	str	r3, [r5, #0]
 8004e92:	783b      	ldrb	r3, [r7, #0]
 8004e94:	2b2e      	cmp	r3, #46	; 0x2e
 8004e96:	d10a      	bne.n	8004eae <_vfiprintf_r+0x182>
 8004e98:	787b      	ldrb	r3, [r7, #1]
 8004e9a:	2b2a      	cmp	r3, #42	; 0x2a
 8004e9c:	d137      	bne.n	8004f0e <_vfiprintf_r+0x1e2>
 8004e9e:	9b07      	ldr	r3, [sp, #28]
 8004ea0:	3702      	adds	r7, #2
 8004ea2:	1d1a      	adds	r2, r3, #4
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	9207      	str	r2, [sp, #28]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	db2d      	blt.n	8004f08 <_vfiprintf_r+0x1dc>
 8004eac:	9309      	str	r3, [sp, #36]	; 0x24
 8004eae:	2203      	movs	r2, #3
 8004eb0:	7839      	ldrb	r1, [r7, #0]
 8004eb2:	4837      	ldr	r0, [pc, #220]	; (8004f90 <_vfiprintf_r+0x264>)
 8004eb4:	f000 fc94 	bl	80057e0 <memchr>
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	d007      	beq.n	8004ecc <_vfiprintf_r+0x1a0>
 8004ebc:	4b34      	ldr	r3, [pc, #208]	; (8004f90 <_vfiprintf_r+0x264>)
 8004ebe:	682a      	ldr	r2, [r5, #0]
 8004ec0:	1ac0      	subs	r0, r0, r3
 8004ec2:	2340      	movs	r3, #64	; 0x40
 8004ec4:	4083      	lsls	r3, r0
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	3701      	adds	r7, #1
 8004eca:	602b      	str	r3, [r5, #0]
 8004ecc:	7839      	ldrb	r1, [r7, #0]
 8004ece:	1c7b      	adds	r3, r7, #1
 8004ed0:	2206      	movs	r2, #6
 8004ed2:	4830      	ldr	r0, [pc, #192]	; (8004f94 <_vfiprintf_r+0x268>)
 8004ed4:	9303      	str	r3, [sp, #12]
 8004ed6:	7629      	strb	r1, [r5, #24]
 8004ed8:	f000 fc82 	bl	80057e0 <memchr>
 8004edc:	2800      	cmp	r0, #0
 8004ede:	d045      	beq.n	8004f6c <_vfiprintf_r+0x240>
 8004ee0:	4b2d      	ldr	r3, [pc, #180]	; (8004f98 <_vfiprintf_r+0x26c>)
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d127      	bne.n	8004f36 <_vfiprintf_r+0x20a>
 8004ee6:	2207      	movs	r2, #7
 8004ee8:	9b07      	ldr	r3, [sp, #28]
 8004eea:	3307      	adds	r3, #7
 8004eec:	4393      	bics	r3, r2
 8004eee:	3308      	adds	r3, #8
 8004ef0:	9307      	str	r3, [sp, #28]
 8004ef2:	696b      	ldr	r3, [r5, #20]
 8004ef4:	9a04      	ldr	r2, [sp, #16]
 8004ef6:	189b      	adds	r3, r3, r2
 8004ef8:	616b      	str	r3, [r5, #20]
 8004efa:	e75d      	b.n	8004db8 <_vfiprintf_r+0x8c>
 8004efc:	210a      	movs	r1, #10
 8004efe:	434b      	muls	r3, r1
 8004f00:	4667      	mov	r7, ip
 8004f02:	189b      	adds	r3, r3, r2
 8004f04:	3909      	subs	r1, #9
 8004f06:	e7a3      	b.n	8004e50 <_vfiprintf_r+0x124>
 8004f08:	2301      	movs	r3, #1
 8004f0a:	425b      	negs	r3, r3
 8004f0c:	e7ce      	b.n	8004eac <_vfiprintf_r+0x180>
 8004f0e:	2300      	movs	r3, #0
 8004f10:	001a      	movs	r2, r3
 8004f12:	3701      	adds	r7, #1
 8004f14:	606b      	str	r3, [r5, #4]
 8004f16:	7839      	ldrb	r1, [r7, #0]
 8004f18:	1c78      	adds	r0, r7, #1
 8004f1a:	3930      	subs	r1, #48	; 0x30
 8004f1c:	4684      	mov	ip, r0
 8004f1e:	2909      	cmp	r1, #9
 8004f20:	d903      	bls.n	8004f2a <_vfiprintf_r+0x1fe>
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d0c3      	beq.n	8004eae <_vfiprintf_r+0x182>
 8004f26:	9209      	str	r2, [sp, #36]	; 0x24
 8004f28:	e7c1      	b.n	8004eae <_vfiprintf_r+0x182>
 8004f2a:	230a      	movs	r3, #10
 8004f2c:	435a      	muls	r2, r3
 8004f2e:	4667      	mov	r7, ip
 8004f30:	1852      	adds	r2, r2, r1
 8004f32:	3b09      	subs	r3, #9
 8004f34:	e7ef      	b.n	8004f16 <_vfiprintf_r+0x1ea>
 8004f36:	ab07      	add	r3, sp, #28
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	0022      	movs	r2, r4
 8004f3c:	0029      	movs	r1, r5
 8004f3e:	0030      	movs	r0, r6
 8004f40:	4b16      	ldr	r3, [pc, #88]	; (8004f9c <_vfiprintf_r+0x270>)
 8004f42:	e000      	b.n	8004f46 <_vfiprintf_r+0x21a>
 8004f44:	bf00      	nop
 8004f46:	9004      	str	r0, [sp, #16]
 8004f48:	9b04      	ldr	r3, [sp, #16]
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	d1d1      	bne.n	8004ef2 <_vfiprintf_r+0x1c6>
 8004f4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f50:	07db      	lsls	r3, r3, #31
 8004f52:	d405      	bmi.n	8004f60 <_vfiprintf_r+0x234>
 8004f54:	89a3      	ldrh	r3, [r4, #12]
 8004f56:	059b      	lsls	r3, r3, #22
 8004f58:	d402      	bmi.n	8004f60 <_vfiprintf_r+0x234>
 8004f5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f5c:	f7ff fe24 	bl	8004ba8 <__retarget_lock_release_recursive>
 8004f60:	89a3      	ldrh	r3, [r4, #12]
 8004f62:	065b      	lsls	r3, r3, #25
 8004f64:	d500      	bpl.n	8004f68 <_vfiprintf_r+0x23c>
 8004f66:	e70a      	b.n	8004d7e <_vfiprintf_r+0x52>
 8004f68:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004f6a:	e70a      	b.n	8004d82 <_vfiprintf_r+0x56>
 8004f6c:	ab07      	add	r3, sp, #28
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	0022      	movs	r2, r4
 8004f72:	0029      	movs	r1, r5
 8004f74:	0030      	movs	r0, r6
 8004f76:	4b09      	ldr	r3, [pc, #36]	; (8004f9c <_vfiprintf_r+0x270>)
 8004f78:	f000 f882 	bl	8005080 <_printf_i>
 8004f7c:	e7e3      	b.n	8004f46 <_vfiprintf_r+0x21a>
 8004f7e:	46c0      	nop			; (mov r8, r8)
 8004f80:	08005998 	.word	0x08005998
 8004f84:	080059b8 	.word	0x080059b8
 8004f88:	08005978 	.word	0x08005978
 8004f8c:	080059d8 	.word	0x080059d8
 8004f90:	080059de 	.word	0x080059de
 8004f94:	080059e2 	.word	0x080059e2
 8004f98:	00000000 	.word	0x00000000
 8004f9c:	08004d07 	.word	0x08004d07

08004fa0 <_printf_common>:
 8004fa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fa2:	0015      	movs	r5, r2
 8004fa4:	9301      	str	r3, [sp, #4]
 8004fa6:	688a      	ldr	r2, [r1, #8]
 8004fa8:	690b      	ldr	r3, [r1, #16]
 8004faa:	000c      	movs	r4, r1
 8004fac:	9000      	str	r0, [sp, #0]
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	da00      	bge.n	8004fb4 <_printf_common+0x14>
 8004fb2:	0013      	movs	r3, r2
 8004fb4:	0022      	movs	r2, r4
 8004fb6:	602b      	str	r3, [r5, #0]
 8004fb8:	3243      	adds	r2, #67	; 0x43
 8004fba:	7812      	ldrb	r2, [r2, #0]
 8004fbc:	2a00      	cmp	r2, #0
 8004fbe:	d001      	beq.n	8004fc4 <_printf_common+0x24>
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	602b      	str	r3, [r5, #0]
 8004fc4:	6823      	ldr	r3, [r4, #0]
 8004fc6:	069b      	lsls	r3, r3, #26
 8004fc8:	d502      	bpl.n	8004fd0 <_printf_common+0x30>
 8004fca:	682b      	ldr	r3, [r5, #0]
 8004fcc:	3302      	adds	r3, #2
 8004fce:	602b      	str	r3, [r5, #0]
 8004fd0:	6822      	ldr	r2, [r4, #0]
 8004fd2:	2306      	movs	r3, #6
 8004fd4:	0017      	movs	r7, r2
 8004fd6:	401f      	ands	r7, r3
 8004fd8:	421a      	tst	r2, r3
 8004fda:	d027      	beq.n	800502c <_printf_common+0x8c>
 8004fdc:	0023      	movs	r3, r4
 8004fde:	3343      	adds	r3, #67	; 0x43
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	1e5a      	subs	r2, r3, #1
 8004fe4:	4193      	sbcs	r3, r2
 8004fe6:	6822      	ldr	r2, [r4, #0]
 8004fe8:	0692      	lsls	r2, r2, #26
 8004fea:	d430      	bmi.n	800504e <_printf_common+0xae>
 8004fec:	0022      	movs	r2, r4
 8004fee:	9901      	ldr	r1, [sp, #4]
 8004ff0:	9800      	ldr	r0, [sp, #0]
 8004ff2:	9e08      	ldr	r6, [sp, #32]
 8004ff4:	3243      	adds	r2, #67	; 0x43
 8004ff6:	47b0      	blx	r6
 8004ff8:	1c43      	adds	r3, r0, #1
 8004ffa:	d025      	beq.n	8005048 <_printf_common+0xa8>
 8004ffc:	2306      	movs	r3, #6
 8004ffe:	6820      	ldr	r0, [r4, #0]
 8005000:	682a      	ldr	r2, [r5, #0]
 8005002:	68e1      	ldr	r1, [r4, #12]
 8005004:	2500      	movs	r5, #0
 8005006:	4003      	ands	r3, r0
 8005008:	2b04      	cmp	r3, #4
 800500a:	d103      	bne.n	8005014 <_printf_common+0x74>
 800500c:	1a8d      	subs	r5, r1, r2
 800500e:	43eb      	mvns	r3, r5
 8005010:	17db      	asrs	r3, r3, #31
 8005012:	401d      	ands	r5, r3
 8005014:	68a3      	ldr	r3, [r4, #8]
 8005016:	6922      	ldr	r2, [r4, #16]
 8005018:	4293      	cmp	r3, r2
 800501a:	dd01      	ble.n	8005020 <_printf_common+0x80>
 800501c:	1a9b      	subs	r3, r3, r2
 800501e:	18ed      	adds	r5, r5, r3
 8005020:	2700      	movs	r7, #0
 8005022:	42bd      	cmp	r5, r7
 8005024:	d120      	bne.n	8005068 <_printf_common+0xc8>
 8005026:	2000      	movs	r0, #0
 8005028:	e010      	b.n	800504c <_printf_common+0xac>
 800502a:	3701      	adds	r7, #1
 800502c:	68e3      	ldr	r3, [r4, #12]
 800502e:	682a      	ldr	r2, [r5, #0]
 8005030:	1a9b      	subs	r3, r3, r2
 8005032:	42bb      	cmp	r3, r7
 8005034:	ddd2      	ble.n	8004fdc <_printf_common+0x3c>
 8005036:	0022      	movs	r2, r4
 8005038:	2301      	movs	r3, #1
 800503a:	9901      	ldr	r1, [sp, #4]
 800503c:	9800      	ldr	r0, [sp, #0]
 800503e:	9e08      	ldr	r6, [sp, #32]
 8005040:	3219      	adds	r2, #25
 8005042:	47b0      	blx	r6
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d1f0      	bne.n	800502a <_printf_common+0x8a>
 8005048:	2001      	movs	r0, #1
 800504a:	4240      	negs	r0, r0
 800504c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800504e:	2030      	movs	r0, #48	; 0x30
 8005050:	18e1      	adds	r1, r4, r3
 8005052:	3143      	adds	r1, #67	; 0x43
 8005054:	7008      	strb	r0, [r1, #0]
 8005056:	0021      	movs	r1, r4
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	3145      	adds	r1, #69	; 0x45
 800505c:	7809      	ldrb	r1, [r1, #0]
 800505e:	18a2      	adds	r2, r4, r2
 8005060:	3243      	adds	r2, #67	; 0x43
 8005062:	3302      	adds	r3, #2
 8005064:	7011      	strb	r1, [r2, #0]
 8005066:	e7c1      	b.n	8004fec <_printf_common+0x4c>
 8005068:	0022      	movs	r2, r4
 800506a:	2301      	movs	r3, #1
 800506c:	9901      	ldr	r1, [sp, #4]
 800506e:	9800      	ldr	r0, [sp, #0]
 8005070:	9e08      	ldr	r6, [sp, #32]
 8005072:	321a      	adds	r2, #26
 8005074:	47b0      	blx	r6
 8005076:	1c43      	adds	r3, r0, #1
 8005078:	d0e6      	beq.n	8005048 <_printf_common+0xa8>
 800507a:	3701      	adds	r7, #1
 800507c:	e7d1      	b.n	8005022 <_printf_common+0x82>
	...

08005080 <_printf_i>:
 8005080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005082:	b08b      	sub	sp, #44	; 0x2c
 8005084:	9206      	str	r2, [sp, #24]
 8005086:	000a      	movs	r2, r1
 8005088:	3243      	adds	r2, #67	; 0x43
 800508a:	9307      	str	r3, [sp, #28]
 800508c:	9005      	str	r0, [sp, #20]
 800508e:	9204      	str	r2, [sp, #16]
 8005090:	7e0a      	ldrb	r2, [r1, #24]
 8005092:	000c      	movs	r4, r1
 8005094:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005096:	2a78      	cmp	r2, #120	; 0x78
 8005098:	d807      	bhi.n	80050aa <_printf_i+0x2a>
 800509a:	2a62      	cmp	r2, #98	; 0x62
 800509c:	d809      	bhi.n	80050b2 <_printf_i+0x32>
 800509e:	2a00      	cmp	r2, #0
 80050a0:	d100      	bne.n	80050a4 <_printf_i+0x24>
 80050a2:	e0c1      	b.n	8005228 <_printf_i+0x1a8>
 80050a4:	2a58      	cmp	r2, #88	; 0x58
 80050a6:	d100      	bne.n	80050aa <_printf_i+0x2a>
 80050a8:	e08c      	b.n	80051c4 <_printf_i+0x144>
 80050aa:	0026      	movs	r6, r4
 80050ac:	3642      	adds	r6, #66	; 0x42
 80050ae:	7032      	strb	r2, [r6, #0]
 80050b0:	e022      	b.n	80050f8 <_printf_i+0x78>
 80050b2:	0010      	movs	r0, r2
 80050b4:	3863      	subs	r0, #99	; 0x63
 80050b6:	2815      	cmp	r0, #21
 80050b8:	d8f7      	bhi.n	80050aa <_printf_i+0x2a>
 80050ba:	f7fb f825 	bl	8000108 <__gnu_thumb1_case_shi>
 80050be:	0016      	.short	0x0016
 80050c0:	fff6001f 	.word	0xfff6001f
 80050c4:	fff6fff6 	.word	0xfff6fff6
 80050c8:	001ffff6 	.word	0x001ffff6
 80050cc:	fff6fff6 	.word	0xfff6fff6
 80050d0:	fff6fff6 	.word	0xfff6fff6
 80050d4:	003600a8 	.word	0x003600a8
 80050d8:	fff6009a 	.word	0xfff6009a
 80050dc:	00b9fff6 	.word	0x00b9fff6
 80050e0:	0036fff6 	.word	0x0036fff6
 80050e4:	fff6fff6 	.word	0xfff6fff6
 80050e8:	009e      	.short	0x009e
 80050ea:	0026      	movs	r6, r4
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	3642      	adds	r6, #66	; 0x42
 80050f0:	1d11      	adds	r1, r2, #4
 80050f2:	6019      	str	r1, [r3, #0]
 80050f4:	6813      	ldr	r3, [r2, #0]
 80050f6:	7033      	strb	r3, [r6, #0]
 80050f8:	2301      	movs	r3, #1
 80050fa:	e0a7      	b.n	800524c <_printf_i+0x1cc>
 80050fc:	6808      	ldr	r0, [r1, #0]
 80050fe:	6819      	ldr	r1, [r3, #0]
 8005100:	1d0a      	adds	r2, r1, #4
 8005102:	0605      	lsls	r5, r0, #24
 8005104:	d50b      	bpl.n	800511e <_printf_i+0x9e>
 8005106:	680d      	ldr	r5, [r1, #0]
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	2d00      	cmp	r5, #0
 800510c:	da03      	bge.n	8005116 <_printf_i+0x96>
 800510e:	232d      	movs	r3, #45	; 0x2d
 8005110:	9a04      	ldr	r2, [sp, #16]
 8005112:	426d      	negs	r5, r5
 8005114:	7013      	strb	r3, [r2, #0]
 8005116:	4b61      	ldr	r3, [pc, #388]	; (800529c <_printf_i+0x21c>)
 8005118:	270a      	movs	r7, #10
 800511a:	9303      	str	r3, [sp, #12]
 800511c:	e01b      	b.n	8005156 <_printf_i+0xd6>
 800511e:	680d      	ldr	r5, [r1, #0]
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	0641      	lsls	r1, r0, #25
 8005124:	d5f1      	bpl.n	800510a <_printf_i+0x8a>
 8005126:	b22d      	sxth	r5, r5
 8005128:	e7ef      	b.n	800510a <_printf_i+0x8a>
 800512a:	680d      	ldr	r5, [r1, #0]
 800512c:	6819      	ldr	r1, [r3, #0]
 800512e:	1d08      	adds	r0, r1, #4
 8005130:	6018      	str	r0, [r3, #0]
 8005132:	062e      	lsls	r6, r5, #24
 8005134:	d501      	bpl.n	800513a <_printf_i+0xba>
 8005136:	680d      	ldr	r5, [r1, #0]
 8005138:	e003      	b.n	8005142 <_printf_i+0xc2>
 800513a:	066d      	lsls	r5, r5, #25
 800513c:	d5fb      	bpl.n	8005136 <_printf_i+0xb6>
 800513e:	680d      	ldr	r5, [r1, #0]
 8005140:	b2ad      	uxth	r5, r5
 8005142:	4b56      	ldr	r3, [pc, #344]	; (800529c <_printf_i+0x21c>)
 8005144:	2708      	movs	r7, #8
 8005146:	9303      	str	r3, [sp, #12]
 8005148:	2a6f      	cmp	r2, #111	; 0x6f
 800514a:	d000      	beq.n	800514e <_printf_i+0xce>
 800514c:	3702      	adds	r7, #2
 800514e:	0023      	movs	r3, r4
 8005150:	2200      	movs	r2, #0
 8005152:	3343      	adds	r3, #67	; 0x43
 8005154:	701a      	strb	r2, [r3, #0]
 8005156:	6863      	ldr	r3, [r4, #4]
 8005158:	60a3      	str	r3, [r4, #8]
 800515a:	2b00      	cmp	r3, #0
 800515c:	db03      	blt.n	8005166 <_printf_i+0xe6>
 800515e:	2204      	movs	r2, #4
 8005160:	6821      	ldr	r1, [r4, #0]
 8005162:	4391      	bics	r1, r2
 8005164:	6021      	str	r1, [r4, #0]
 8005166:	2d00      	cmp	r5, #0
 8005168:	d102      	bne.n	8005170 <_printf_i+0xf0>
 800516a:	9e04      	ldr	r6, [sp, #16]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00c      	beq.n	800518a <_printf_i+0x10a>
 8005170:	9e04      	ldr	r6, [sp, #16]
 8005172:	0028      	movs	r0, r5
 8005174:	0039      	movs	r1, r7
 8005176:	f7fb f857 	bl	8000228 <__aeabi_uidivmod>
 800517a:	9b03      	ldr	r3, [sp, #12]
 800517c:	3e01      	subs	r6, #1
 800517e:	5c5b      	ldrb	r3, [r3, r1]
 8005180:	7033      	strb	r3, [r6, #0]
 8005182:	002b      	movs	r3, r5
 8005184:	0005      	movs	r5, r0
 8005186:	429f      	cmp	r7, r3
 8005188:	d9f3      	bls.n	8005172 <_printf_i+0xf2>
 800518a:	2f08      	cmp	r7, #8
 800518c:	d109      	bne.n	80051a2 <_printf_i+0x122>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	07db      	lsls	r3, r3, #31
 8005192:	d506      	bpl.n	80051a2 <_printf_i+0x122>
 8005194:	6863      	ldr	r3, [r4, #4]
 8005196:	6922      	ldr	r2, [r4, #16]
 8005198:	4293      	cmp	r3, r2
 800519a:	dc02      	bgt.n	80051a2 <_printf_i+0x122>
 800519c:	2330      	movs	r3, #48	; 0x30
 800519e:	3e01      	subs	r6, #1
 80051a0:	7033      	strb	r3, [r6, #0]
 80051a2:	9b04      	ldr	r3, [sp, #16]
 80051a4:	1b9b      	subs	r3, r3, r6
 80051a6:	6123      	str	r3, [r4, #16]
 80051a8:	9b07      	ldr	r3, [sp, #28]
 80051aa:	0021      	movs	r1, r4
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	9805      	ldr	r0, [sp, #20]
 80051b0:	9b06      	ldr	r3, [sp, #24]
 80051b2:	aa09      	add	r2, sp, #36	; 0x24
 80051b4:	f7ff fef4 	bl	8004fa0 <_printf_common>
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d14c      	bne.n	8005256 <_printf_i+0x1d6>
 80051bc:	2001      	movs	r0, #1
 80051be:	4240      	negs	r0, r0
 80051c0:	b00b      	add	sp, #44	; 0x2c
 80051c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051c4:	3145      	adds	r1, #69	; 0x45
 80051c6:	700a      	strb	r2, [r1, #0]
 80051c8:	4a34      	ldr	r2, [pc, #208]	; (800529c <_printf_i+0x21c>)
 80051ca:	9203      	str	r2, [sp, #12]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	6821      	ldr	r1, [r4, #0]
 80051d0:	ca20      	ldmia	r2!, {r5}
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	0608      	lsls	r0, r1, #24
 80051d6:	d516      	bpl.n	8005206 <_printf_i+0x186>
 80051d8:	07cb      	lsls	r3, r1, #31
 80051da:	d502      	bpl.n	80051e2 <_printf_i+0x162>
 80051dc:	2320      	movs	r3, #32
 80051de:	4319      	orrs	r1, r3
 80051e0:	6021      	str	r1, [r4, #0]
 80051e2:	2710      	movs	r7, #16
 80051e4:	2d00      	cmp	r5, #0
 80051e6:	d1b2      	bne.n	800514e <_printf_i+0xce>
 80051e8:	2320      	movs	r3, #32
 80051ea:	6822      	ldr	r2, [r4, #0]
 80051ec:	439a      	bics	r2, r3
 80051ee:	6022      	str	r2, [r4, #0]
 80051f0:	e7ad      	b.n	800514e <_printf_i+0xce>
 80051f2:	2220      	movs	r2, #32
 80051f4:	6809      	ldr	r1, [r1, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	6022      	str	r2, [r4, #0]
 80051fa:	0022      	movs	r2, r4
 80051fc:	2178      	movs	r1, #120	; 0x78
 80051fe:	3245      	adds	r2, #69	; 0x45
 8005200:	7011      	strb	r1, [r2, #0]
 8005202:	4a27      	ldr	r2, [pc, #156]	; (80052a0 <_printf_i+0x220>)
 8005204:	e7e1      	b.n	80051ca <_printf_i+0x14a>
 8005206:	0648      	lsls	r0, r1, #25
 8005208:	d5e6      	bpl.n	80051d8 <_printf_i+0x158>
 800520a:	b2ad      	uxth	r5, r5
 800520c:	e7e4      	b.n	80051d8 <_printf_i+0x158>
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	680d      	ldr	r5, [r1, #0]
 8005212:	1d10      	adds	r0, r2, #4
 8005214:	6949      	ldr	r1, [r1, #20]
 8005216:	6018      	str	r0, [r3, #0]
 8005218:	6813      	ldr	r3, [r2, #0]
 800521a:	062e      	lsls	r6, r5, #24
 800521c:	d501      	bpl.n	8005222 <_printf_i+0x1a2>
 800521e:	6019      	str	r1, [r3, #0]
 8005220:	e002      	b.n	8005228 <_printf_i+0x1a8>
 8005222:	066d      	lsls	r5, r5, #25
 8005224:	d5fb      	bpl.n	800521e <_printf_i+0x19e>
 8005226:	8019      	strh	r1, [r3, #0]
 8005228:	2300      	movs	r3, #0
 800522a:	9e04      	ldr	r6, [sp, #16]
 800522c:	6123      	str	r3, [r4, #16]
 800522e:	e7bb      	b.n	80051a8 <_printf_i+0x128>
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	1d11      	adds	r1, r2, #4
 8005234:	6019      	str	r1, [r3, #0]
 8005236:	6816      	ldr	r6, [r2, #0]
 8005238:	2100      	movs	r1, #0
 800523a:	0030      	movs	r0, r6
 800523c:	6862      	ldr	r2, [r4, #4]
 800523e:	f000 facf 	bl	80057e0 <memchr>
 8005242:	2800      	cmp	r0, #0
 8005244:	d001      	beq.n	800524a <_printf_i+0x1ca>
 8005246:	1b80      	subs	r0, r0, r6
 8005248:	6060      	str	r0, [r4, #4]
 800524a:	6863      	ldr	r3, [r4, #4]
 800524c:	6123      	str	r3, [r4, #16]
 800524e:	2300      	movs	r3, #0
 8005250:	9a04      	ldr	r2, [sp, #16]
 8005252:	7013      	strb	r3, [r2, #0]
 8005254:	e7a8      	b.n	80051a8 <_printf_i+0x128>
 8005256:	6923      	ldr	r3, [r4, #16]
 8005258:	0032      	movs	r2, r6
 800525a:	9906      	ldr	r1, [sp, #24]
 800525c:	9805      	ldr	r0, [sp, #20]
 800525e:	9d07      	ldr	r5, [sp, #28]
 8005260:	47a8      	blx	r5
 8005262:	1c43      	adds	r3, r0, #1
 8005264:	d0aa      	beq.n	80051bc <_printf_i+0x13c>
 8005266:	6823      	ldr	r3, [r4, #0]
 8005268:	079b      	lsls	r3, r3, #30
 800526a:	d415      	bmi.n	8005298 <_printf_i+0x218>
 800526c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800526e:	68e0      	ldr	r0, [r4, #12]
 8005270:	4298      	cmp	r0, r3
 8005272:	daa5      	bge.n	80051c0 <_printf_i+0x140>
 8005274:	0018      	movs	r0, r3
 8005276:	e7a3      	b.n	80051c0 <_printf_i+0x140>
 8005278:	0022      	movs	r2, r4
 800527a:	2301      	movs	r3, #1
 800527c:	9906      	ldr	r1, [sp, #24]
 800527e:	9805      	ldr	r0, [sp, #20]
 8005280:	9e07      	ldr	r6, [sp, #28]
 8005282:	3219      	adds	r2, #25
 8005284:	47b0      	blx	r6
 8005286:	1c43      	adds	r3, r0, #1
 8005288:	d098      	beq.n	80051bc <_printf_i+0x13c>
 800528a:	3501      	adds	r5, #1
 800528c:	68e3      	ldr	r3, [r4, #12]
 800528e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005290:	1a9b      	subs	r3, r3, r2
 8005292:	42ab      	cmp	r3, r5
 8005294:	dcf0      	bgt.n	8005278 <_printf_i+0x1f8>
 8005296:	e7e9      	b.n	800526c <_printf_i+0x1ec>
 8005298:	2500      	movs	r5, #0
 800529a:	e7f7      	b.n	800528c <_printf_i+0x20c>
 800529c:	080059e9 	.word	0x080059e9
 80052a0:	080059fa 	.word	0x080059fa

080052a4 <_sbrk_r>:
 80052a4:	2300      	movs	r3, #0
 80052a6:	b570      	push	{r4, r5, r6, lr}
 80052a8:	4d06      	ldr	r5, [pc, #24]	; (80052c4 <_sbrk_r+0x20>)
 80052aa:	0004      	movs	r4, r0
 80052ac:	0008      	movs	r0, r1
 80052ae:	602b      	str	r3, [r5, #0]
 80052b0:	f7fb fda0 	bl	8000df4 <_sbrk>
 80052b4:	1c43      	adds	r3, r0, #1
 80052b6:	d103      	bne.n	80052c0 <_sbrk_r+0x1c>
 80052b8:	682b      	ldr	r3, [r5, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d000      	beq.n	80052c0 <_sbrk_r+0x1c>
 80052be:	6023      	str	r3, [r4, #0]
 80052c0:	bd70      	pop	{r4, r5, r6, pc}
 80052c2:	46c0      	nop			; (mov r8, r8)
 80052c4:	20000284 	.word	0x20000284

080052c8 <__sread>:
 80052c8:	b570      	push	{r4, r5, r6, lr}
 80052ca:	000c      	movs	r4, r1
 80052cc:	250e      	movs	r5, #14
 80052ce:	5f49      	ldrsh	r1, [r1, r5]
 80052d0:	f000 faec 	bl	80058ac <_read_r>
 80052d4:	2800      	cmp	r0, #0
 80052d6:	db03      	blt.n	80052e0 <__sread+0x18>
 80052d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80052da:	181b      	adds	r3, r3, r0
 80052dc:	6563      	str	r3, [r4, #84]	; 0x54
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	89a3      	ldrh	r3, [r4, #12]
 80052e2:	4a02      	ldr	r2, [pc, #8]	; (80052ec <__sread+0x24>)
 80052e4:	4013      	ands	r3, r2
 80052e6:	81a3      	strh	r3, [r4, #12]
 80052e8:	e7f9      	b.n	80052de <__sread+0x16>
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	ffffefff 	.word	0xffffefff

080052f0 <__swrite>:
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052f2:	001f      	movs	r7, r3
 80052f4:	898b      	ldrh	r3, [r1, #12]
 80052f6:	0005      	movs	r5, r0
 80052f8:	000c      	movs	r4, r1
 80052fa:	0016      	movs	r6, r2
 80052fc:	05db      	lsls	r3, r3, #23
 80052fe:	d505      	bpl.n	800530c <__swrite+0x1c>
 8005300:	230e      	movs	r3, #14
 8005302:	5ec9      	ldrsh	r1, [r1, r3]
 8005304:	2200      	movs	r2, #0
 8005306:	2302      	movs	r3, #2
 8005308:	f000 f9ea 	bl	80056e0 <_lseek_r>
 800530c:	89a3      	ldrh	r3, [r4, #12]
 800530e:	4a05      	ldr	r2, [pc, #20]	; (8005324 <__swrite+0x34>)
 8005310:	0028      	movs	r0, r5
 8005312:	4013      	ands	r3, r2
 8005314:	81a3      	strh	r3, [r4, #12]
 8005316:	0032      	movs	r2, r6
 8005318:	230e      	movs	r3, #14
 800531a:	5ee1      	ldrsh	r1, [r4, r3]
 800531c:	003b      	movs	r3, r7
 800531e:	f000 f875 	bl	800540c <_write_r>
 8005322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005324:	ffffefff 	.word	0xffffefff

08005328 <__sseek>:
 8005328:	b570      	push	{r4, r5, r6, lr}
 800532a:	000c      	movs	r4, r1
 800532c:	250e      	movs	r5, #14
 800532e:	5f49      	ldrsh	r1, [r1, r5]
 8005330:	f000 f9d6 	bl	80056e0 <_lseek_r>
 8005334:	89a3      	ldrh	r3, [r4, #12]
 8005336:	1c42      	adds	r2, r0, #1
 8005338:	d103      	bne.n	8005342 <__sseek+0x1a>
 800533a:	4a05      	ldr	r2, [pc, #20]	; (8005350 <__sseek+0x28>)
 800533c:	4013      	ands	r3, r2
 800533e:	81a3      	strh	r3, [r4, #12]
 8005340:	bd70      	pop	{r4, r5, r6, pc}
 8005342:	2280      	movs	r2, #128	; 0x80
 8005344:	0152      	lsls	r2, r2, #5
 8005346:	4313      	orrs	r3, r2
 8005348:	81a3      	strh	r3, [r4, #12]
 800534a:	6560      	str	r0, [r4, #84]	; 0x54
 800534c:	e7f8      	b.n	8005340 <__sseek+0x18>
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	ffffefff 	.word	0xffffefff

08005354 <__sclose>:
 8005354:	b510      	push	{r4, lr}
 8005356:	230e      	movs	r3, #14
 8005358:	5ec9      	ldrsh	r1, [r1, r3]
 800535a:	f000 f8e3 	bl	8005524 <_close_r>
 800535e:	bd10      	pop	{r4, pc}

08005360 <__swbuf_r>:
 8005360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005362:	0005      	movs	r5, r0
 8005364:	000e      	movs	r6, r1
 8005366:	0014      	movs	r4, r2
 8005368:	2800      	cmp	r0, #0
 800536a:	d004      	beq.n	8005376 <__swbuf_r+0x16>
 800536c:	6983      	ldr	r3, [r0, #24]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <__swbuf_r+0x16>
 8005372:	f7ff fb77 	bl	8004a64 <__sinit>
 8005376:	4b22      	ldr	r3, [pc, #136]	; (8005400 <__swbuf_r+0xa0>)
 8005378:	429c      	cmp	r4, r3
 800537a:	d12e      	bne.n	80053da <__swbuf_r+0x7a>
 800537c:	686c      	ldr	r4, [r5, #4]
 800537e:	69a3      	ldr	r3, [r4, #24]
 8005380:	60a3      	str	r3, [r4, #8]
 8005382:	89a3      	ldrh	r3, [r4, #12]
 8005384:	071b      	lsls	r3, r3, #28
 8005386:	d532      	bpl.n	80053ee <__swbuf_r+0x8e>
 8005388:	6923      	ldr	r3, [r4, #16]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d02f      	beq.n	80053ee <__swbuf_r+0x8e>
 800538e:	6823      	ldr	r3, [r4, #0]
 8005390:	6922      	ldr	r2, [r4, #16]
 8005392:	b2f7      	uxtb	r7, r6
 8005394:	1a98      	subs	r0, r3, r2
 8005396:	6963      	ldr	r3, [r4, #20]
 8005398:	b2f6      	uxtb	r6, r6
 800539a:	4283      	cmp	r3, r0
 800539c:	dc05      	bgt.n	80053aa <__swbuf_r+0x4a>
 800539e:	0021      	movs	r1, r4
 80053a0:	0028      	movs	r0, r5
 80053a2:	f000 f95d 	bl	8005660 <_fflush_r>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d127      	bne.n	80053fa <__swbuf_r+0x9a>
 80053aa:	68a3      	ldr	r3, [r4, #8]
 80053ac:	3001      	adds	r0, #1
 80053ae:	3b01      	subs	r3, #1
 80053b0:	60a3      	str	r3, [r4, #8]
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	6022      	str	r2, [r4, #0]
 80053b8:	701f      	strb	r7, [r3, #0]
 80053ba:	6963      	ldr	r3, [r4, #20]
 80053bc:	4283      	cmp	r3, r0
 80053be:	d004      	beq.n	80053ca <__swbuf_r+0x6a>
 80053c0:	89a3      	ldrh	r3, [r4, #12]
 80053c2:	07db      	lsls	r3, r3, #31
 80053c4:	d507      	bpl.n	80053d6 <__swbuf_r+0x76>
 80053c6:	2e0a      	cmp	r6, #10
 80053c8:	d105      	bne.n	80053d6 <__swbuf_r+0x76>
 80053ca:	0021      	movs	r1, r4
 80053cc:	0028      	movs	r0, r5
 80053ce:	f000 f947 	bl	8005660 <_fflush_r>
 80053d2:	2800      	cmp	r0, #0
 80053d4:	d111      	bne.n	80053fa <__swbuf_r+0x9a>
 80053d6:	0030      	movs	r0, r6
 80053d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053da:	4b0a      	ldr	r3, [pc, #40]	; (8005404 <__swbuf_r+0xa4>)
 80053dc:	429c      	cmp	r4, r3
 80053de:	d101      	bne.n	80053e4 <__swbuf_r+0x84>
 80053e0:	68ac      	ldr	r4, [r5, #8]
 80053e2:	e7cc      	b.n	800537e <__swbuf_r+0x1e>
 80053e4:	4b08      	ldr	r3, [pc, #32]	; (8005408 <__swbuf_r+0xa8>)
 80053e6:	429c      	cmp	r4, r3
 80053e8:	d1c9      	bne.n	800537e <__swbuf_r+0x1e>
 80053ea:	68ec      	ldr	r4, [r5, #12]
 80053ec:	e7c7      	b.n	800537e <__swbuf_r+0x1e>
 80053ee:	0021      	movs	r1, r4
 80053f0:	0028      	movs	r0, r5
 80053f2:	f000 f81f 	bl	8005434 <__swsetup_r>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	d0c9      	beq.n	800538e <__swbuf_r+0x2e>
 80053fa:	2601      	movs	r6, #1
 80053fc:	4276      	negs	r6, r6
 80053fe:	e7ea      	b.n	80053d6 <__swbuf_r+0x76>
 8005400:	08005998 	.word	0x08005998
 8005404:	080059b8 	.word	0x080059b8
 8005408:	08005978 	.word	0x08005978

0800540c <_write_r>:
 800540c:	b570      	push	{r4, r5, r6, lr}
 800540e:	0004      	movs	r4, r0
 8005410:	0008      	movs	r0, r1
 8005412:	0011      	movs	r1, r2
 8005414:	001a      	movs	r2, r3
 8005416:	2300      	movs	r3, #0
 8005418:	4d05      	ldr	r5, [pc, #20]	; (8005430 <_write_r+0x24>)
 800541a:	602b      	str	r3, [r5, #0]
 800541c:	f7fb fca1 	bl	8000d62 <_write>
 8005420:	1c43      	adds	r3, r0, #1
 8005422:	d103      	bne.n	800542c <_write_r+0x20>
 8005424:	682b      	ldr	r3, [r5, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d000      	beq.n	800542c <_write_r+0x20>
 800542a:	6023      	str	r3, [r4, #0]
 800542c:	bd70      	pop	{r4, r5, r6, pc}
 800542e:	46c0      	nop			; (mov r8, r8)
 8005430:	20000284 	.word	0x20000284

08005434 <__swsetup_r>:
 8005434:	4b37      	ldr	r3, [pc, #220]	; (8005514 <__swsetup_r+0xe0>)
 8005436:	b570      	push	{r4, r5, r6, lr}
 8005438:	681d      	ldr	r5, [r3, #0]
 800543a:	0006      	movs	r6, r0
 800543c:	000c      	movs	r4, r1
 800543e:	2d00      	cmp	r5, #0
 8005440:	d005      	beq.n	800544e <__swsetup_r+0x1a>
 8005442:	69ab      	ldr	r3, [r5, #24]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d102      	bne.n	800544e <__swsetup_r+0x1a>
 8005448:	0028      	movs	r0, r5
 800544a:	f7ff fb0b 	bl	8004a64 <__sinit>
 800544e:	4b32      	ldr	r3, [pc, #200]	; (8005518 <__swsetup_r+0xe4>)
 8005450:	429c      	cmp	r4, r3
 8005452:	d10f      	bne.n	8005474 <__swsetup_r+0x40>
 8005454:	686c      	ldr	r4, [r5, #4]
 8005456:	230c      	movs	r3, #12
 8005458:	5ee2      	ldrsh	r2, [r4, r3]
 800545a:	b293      	uxth	r3, r2
 800545c:	0711      	lsls	r1, r2, #28
 800545e:	d42d      	bmi.n	80054bc <__swsetup_r+0x88>
 8005460:	06d9      	lsls	r1, r3, #27
 8005462:	d411      	bmi.n	8005488 <__swsetup_r+0x54>
 8005464:	2309      	movs	r3, #9
 8005466:	2001      	movs	r0, #1
 8005468:	6033      	str	r3, [r6, #0]
 800546a:	3337      	adds	r3, #55	; 0x37
 800546c:	4313      	orrs	r3, r2
 800546e:	81a3      	strh	r3, [r4, #12]
 8005470:	4240      	negs	r0, r0
 8005472:	bd70      	pop	{r4, r5, r6, pc}
 8005474:	4b29      	ldr	r3, [pc, #164]	; (800551c <__swsetup_r+0xe8>)
 8005476:	429c      	cmp	r4, r3
 8005478:	d101      	bne.n	800547e <__swsetup_r+0x4a>
 800547a:	68ac      	ldr	r4, [r5, #8]
 800547c:	e7eb      	b.n	8005456 <__swsetup_r+0x22>
 800547e:	4b28      	ldr	r3, [pc, #160]	; (8005520 <__swsetup_r+0xec>)
 8005480:	429c      	cmp	r4, r3
 8005482:	d1e8      	bne.n	8005456 <__swsetup_r+0x22>
 8005484:	68ec      	ldr	r4, [r5, #12]
 8005486:	e7e6      	b.n	8005456 <__swsetup_r+0x22>
 8005488:	075b      	lsls	r3, r3, #29
 800548a:	d513      	bpl.n	80054b4 <__swsetup_r+0x80>
 800548c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800548e:	2900      	cmp	r1, #0
 8005490:	d008      	beq.n	80054a4 <__swsetup_r+0x70>
 8005492:	0023      	movs	r3, r4
 8005494:	3344      	adds	r3, #68	; 0x44
 8005496:	4299      	cmp	r1, r3
 8005498:	d002      	beq.n	80054a0 <__swsetup_r+0x6c>
 800549a:	0030      	movs	r0, r6
 800549c:	f000 f9bc 	bl	8005818 <_free_r>
 80054a0:	2300      	movs	r3, #0
 80054a2:	6363      	str	r3, [r4, #52]	; 0x34
 80054a4:	2224      	movs	r2, #36	; 0x24
 80054a6:	89a3      	ldrh	r3, [r4, #12]
 80054a8:	4393      	bics	r3, r2
 80054aa:	81a3      	strh	r3, [r4, #12]
 80054ac:	2300      	movs	r3, #0
 80054ae:	6063      	str	r3, [r4, #4]
 80054b0:	6923      	ldr	r3, [r4, #16]
 80054b2:	6023      	str	r3, [r4, #0]
 80054b4:	2308      	movs	r3, #8
 80054b6:	89a2      	ldrh	r2, [r4, #12]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	81a3      	strh	r3, [r4, #12]
 80054bc:	6923      	ldr	r3, [r4, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10b      	bne.n	80054da <__swsetup_r+0xa6>
 80054c2:	21a0      	movs	r1, #160	; 0xa0
 80054c4:	2280      	movs	r2, #128	; 0x80
 80054c6:	89a3      	ldrh	r3, [r4, #12]
 80054c8:	0089      	lsls	r1, r1, #2
 80054ca:	0092      	lsls	r2, r2, #2
 80054cc:	400b      	ands	r3, r1
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d003      	beq.n	80054da <__swsetup_r+0xa6>
 80054d2:	0021      	movs	r1, r4
 80054d4:	0030      	movs	r0, r6
 80054d6:	f000 f93f 	bl	8005758 <__smakebuf_r>
 80054da:	220c      	movs	r2, #12
 80054dc:	5ea3      	ldrsh	r3, [r4, r2]
 80054de:	2001      	movs	r0, #1
 80054e0:	001a      	movs	r2, r3
 80054e2:	b299      	uxth	r1, r3
 80054e4:	4002      	ands	r2, r0
 80054e6:	4203      	tst	r3, r0
 80054e8:	d00f      	beq.n	800550a <__swsetup_r+0xd6>
 80054ea:	2200      	movs	r2, #0
 80054ec:	60a2      	str	r2, [r4, #8]
 80054ee:	6962      	ldr	r2, [r4, #20]
 80054f0:	4252      	negs	r2, r2
 80054f2:	61a2      	str	r2, [r4, #24]
 80054f4:	2000      	movs	r0, #0
 80054f6:	6922      	ldr	r2, [r4, #16]
 80054f8:	4282      	cmp	r2, r0
 80054fa:	d1ba      	bne.n	8005472 <__swsetup_r+0x3e>
 80054fc:	060a      	lsls	r2, r1, #24
 80054fe:	d5b8      	bpl.n	8005472 <__swsetup_r+0x3e>
 8005500:	2240      	movs	r2, #64	; 0x40
 8005502:	4313      	orrs	r3, r2
 8005504:	81a3      	strh	r3, [r4, #12]
 8005506:	3801      	subs	r0, #1
 8005508:	e7b3      	b.n	8005472 <__swsetup_r+0x3e>
 800550a:	0788      	lsls	r0, r1, #30
 800550c:	d400      	bmi.n	8005510 <__swsetup_r+0xdc>
 800550e:	6962      	ldr	r2, [r4, #20]
 8005510:	60a2      	str	r2, [r4, #8]
 8005512:	e7ef      	b.n	80054f4 <__swsetup_r+0xc0>
 8005514:	2000000c 	.word	0x2000000c
 8005518:	08005998 	.word	0x08005998
 800551c:	080059b8 	.word	0x080059b8
 8005520:	08005978 	.word	0x08005978

08005524 <_close_r>:
 8005524:	2300      	movs	r3, #0
 8005526:	b570      	push	{r4, r5, r6, lr}
 8005528:	4d06      	ldr	r5, [pc, #24]	; (8005544 <_close_r+0x20>)
 800552a:	0004      	movs	r4, r0
 800552c:	0008      	movs	r0, r1
 800552e:	602b      	str	r3, [r5, #0]
 8005530:	f7fb fc33 	bl	8000d9a <_close>
 8005534:	1c43      	adds	r3, r0, #1
 8005536:	d103      	bne.n	8005540 <_close_r+0x1c>
 8005538:	682b      	ldr	r3, [r5, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d000      	beq.n	8005540 <_close_r+0x1c>
 800553e:	6023      	str	r3, [r4, #0]
 8005540:	bd70      	pop	{r4, r5, r6, pc}
 8005542:	46c0      	nop			; (mov r8, r8)
 8005544:	20000284 	.word	0x20000284

08005548 <__sflush_r>:
 8005548:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800554a:	898b      	ldrh	r3, [r1, #12]
 800554c:	0005      	movs	r5, r0
 800554e:	000c      	movs	r4, r1
 8005550:	071a      	lsls	r2, r3, #28
 8005552:	d45f      	bmi.n	8005614 <__sflush_r+0xcc>
 8005554:	684a      	ldr	r2, [r1, #4]
 8005556:	2a00      	cmp	r2, #0
 8005558:	dc04      	bgt.n	8005564 <__sflush_r+0x1c>
 800555a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800555c:	2a00      	cmp	r2, #0
 800555e:	dc01      	bgt.n	8005564 <__sflush_r+0x1c>
 8005560:	2000      	movs	r0, #0
 8005562:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005564:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005566:	2f00      	cmp	r7, #0
 8005568:	d0fa      	beq.n	8005560 <__sflush_r+0x18>
 800556a:	2200      	movs	r2, #0
 800556c:	2180      	movs	r1, #128	; 0x80
 800556e:	682e      	ldr	r6, [r5, #0]
 8005570:	602a      	str	r2, [r5, #0]
 8005572:	001a      	movs	r2, r3
 8005574:	0149      	lsls	r1, r1, #5
 8005576:	400a      	ands	r2, r1
 8005578:	420b      	tst	r3, r1
 800557a:	d034      	beq.n	80055e6 <__sflush_r+0x9e>
 800557c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800557e:	89a3      	ldrh	r3, [r4, #12]
 8005580:	075b      	lsls	r3, r3, #29
 8005582:	d506      	bpl.n	8005592 <__sflush_r+0x4a>
 8005584:	6863      	ldr	r3, [r4, #4]
 8005586:	1ac0      	subs	r0, r0, r3
 8005588:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <__sflush_r+0x4a>
 800558e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005590:	1ac0      	subs	r0, r0, r3
 8005592:	0002      	movs	r2, r0
 8005594:	6a21      	ldr	r1, [r4, #32]
 8005596:	2300      	movs	r3, #0
 8005598:	0028      	movs	r0, r5
 800559a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800559c:	47b8      	blx	r7
 800559e:	89a1      	ldrh	r1, [r4, #12]
 80055a0:	1c43      	adds	r3, r0, #1
 80055a2:	d106      	bne.n	80055b2 <__sflush_r+0x6a>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	2b1d      	cmp	r3, #29
 80055a8:	d831      	bhi.n	800560e <__sflush_r+0xc6>
 80055aa:	4a2c      	ldr	r2, [pc, #176]	; (800565c <__sflush_r+0x114>)
 80055ac:	40da      	lsrs	r2, r3
 80055ae:	07d3      	lsls	r3, r2, #31
 80055b0:	d52d      	bpl.n	800560e <__sflush_r+0xc6>
 80055b2:	2300      	movs	r3, #0
 80055b4:	6063      	str	r3, [r4, #4]
 80055b6:	6923      	ldr	r3, [r4, #16]
 80055b8:	6023      	str	r3, [r4, #0]
 80055ba:	04cb      	lsls	r3, r1, #19
 80055bc:	d505      	bpl.n	80055ca <__sflush_r+0x82>
 80055be:	1c43      	adds	r3, r0, #1
 80055c0:	d102      	bne.n	80055c8 <__sflush_r+0x80>
 80055c2:	682b      	ldr	r3, [r5, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d100      	bne.n	80055ca <__sflush_r+0x82>
 80055c8:	6560      	str	r0, [r4, #84]	; 0x54
 80055ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055cc:	602e      	str	r6, [r5, #0]
 80055ce:	2900      	cmp	r1, #0
 80055d0:	d0c6      	beq.n	8005560 <__sflush_r+0x18>
 80055d2:	0023      	movs	r3, r4
 80055d4:	3344      	adds	r3, #68	; 0x44
 80055d6:	4299      	cmp	r1, r3
 80055d8:	d002      	beq.n	80055e0 <__sflush_r+0x98>
 80055da:	0028      	movs	r0, r5
 80055dc:	f000 f91c 	bl	8005818 <_free_r>
 80055e0:	2000      	movs	r0, #0
 80055e2:	6360      	str	r0, [r4, #52]	; 0x34
 80055e4:	e7bd      	b.n	8005562 <__sflush_r+0x1a>
 80055e6:	2301      	movs	r3, #1
 80055e8:	0028      	movs	r0, r5
 80055ea:	6a21      	ldr	r1, [r4, #32]
 80055ec:	47b8      	blx	r7
 80055ee:	1c43      	adds	r3, r0, #1
 80055f0:	d1c5      	bne.n	800557e <__sflush_r+0x36>
 80055f2:	682b      	ldr	r3, [r5, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d0c2      	beq.n	800557e <__sflush_r+0x36>
 80055f8:	2b1d      	cmp	r3, #29
 80055fa:	d001      	beq.n	8005600 <__sflush_r+0xb8>
 80055fc:	2b16      	cmp	r3, #22
 80055fe:	d101      	bne.n	8005604 <__sflush_r+0xbc>
 8005600:	602e      	str	r6, [r5, #0]
 8005602:	e7ad      	b.n	8005560 <__sflush_r+0x18>
 8005604:	2340      	movs	r3, #64	; 0x40
 8005606:	89a2      	ldrh	r2, [r4, #12]
 8005608:	4313      	orrs	r3, r2
 800560a:	81a3      	strh	r3, [r4, #12]
 800560c:	e7a9      	b.n	8005562 <__sflush_r+0x1a>
 800560e:	2340      	movs	r3, #64	; 0x40
 8005610:	430b      	orrs	r3, r1
 8005612:	e7fa      	b.n	800560a <__sflush_r+0xc2>
 8005614:	690f      	ldr	r7, [r1, #16]
 8005616:	2f00      	cmp	r7, #0
 8005618:	d0a2      	beq.n	8005560 <__sflush_r+0x18>
 800561a:	680a      	ldr	r2, [r1, #0]
 800561c:	600f      	str	r7, [r1, #0]
 800561e:	1bd2      	subs	r2, r2, r7
 8005620:	9201      	str	r2, [sp, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	079b      	lsls	r3, r3, #30
 8005626:	d100      	bne.n	800562a <__sflush_r+0xe2>
 8005628:	694a      	ldr	r2, [r1, #20]
 800562a:	60a2      	str	r2, [r4, #8]
 800562c:	9b01      	ldr	r3, [sp, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	dc00      	bgt.n	8005634 <__sflush_r+0xec>
 8005632:	e795      	b.n	8005560 <__sflush_r+0x18>
 8005634:	003a      	movs	r2, r7
 8005636:	0028      	movs	r0, r5
 8005638:	9b01      	ldr	r3, [sp, #4]
 800563a:	6a21      	ldr	r1, [r4, #32]
 800563c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800563e:	47b0      	blx	r6
 8005640:	2800      	cmp	r0, #0
 8005642:	dc06      	bgt.n	8005652 <__sflush_r+0x10a>
 8005644:	2340      	movs	r3, #64	; 0x40
 8005646:	2001      	movs	r0, #1
 8005648:	89a2      	ldrh	r2, [r4, #12]
 800564a:	4240      	negs	r0, r0
 800564c:	4313      	orrs	r3, r2
 800564e:	81a3      	strh	r3, [r4, #12]
 8005650:	e787      	b.n	8005562 <__sflush_r+0x1a>
 8005652:	9b01      	ldr	r3, [sp, #4]
 8005654:	183f      	adds	r7, r7, r0
 8005656:	1a1b      	subs	r3, r3, r0
 8005658:	9301      	str	r3, [sp, #4]
 800565a:	e7e7      	b.n	800562c <__sflush_r+0xe4>
 800565c:	20400001 	.word	0x20400001

08005660 <_fflush_r>:
 8005660:	690b      	ldr	r3, [r1, #16]
 8005662:	b570      	push	{r4, r5, r6, lr}
 8005664:	0005      	movs	r5, r0
 8005666:	000c      	movs	r4, r1
 8005668:	2b00      	cmp	r3, #0
 800566a:	d102      	bne.n	8005672 <_fflush_r+0x12>
 800566c:	2500      	movs	r5, #0
 800566e:	0028      	movs	r0, r5
 8005670:	bd70      	pop	{r4, r5, r6, pc}
 8005672:	2800      	cmp	r0, #0
 8005674:	d004      	beq.n	8005680 <_fflush_r+0x20>
 8005676:	6983      	ldr	r3, [r0, #24]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <_fflush_r+0x20>
 800567c:	f7ff f9f2 	bl	8004a64 <__sinit>
 8005680:	4b14      	ldr	r3, [pc, #80]	; (80056d4 <_fflush_r+0x74>)
 8005682:	429c      	cmp	r4, r3
 8005684:	d11b      	bne.n	80056be <_fflush_r+0x5e>
 8005686:	686c      	ldr	r4, [r5, #4]
 8005688:	220c      	movs	r2, #12
 800568a:	5ea3      	ldrsh	r3, [r4, r2]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0ed      	beq.n	800566c <_fflush_r+0xc>
 8005690:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005692:	07d2      	lsls	r2, r2, #31
 8005694:	d404      	bmi.n	80056a0 <_fflush_r+0x40>
 8005696:	059b      	lsls	r3, r3, #22
 8005698:	d402      	bmi.n	80056a0 <_fflush_r+0x40>
 800569a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800569c:	f7ff fa83 	bl	8004ba6 <__retarget_lock_acquire_recursive>
 80056a0:	0028      	movs	r0, r5
 80056a2:	0021      	movs	r1, r4
 80056a4:	f7ff ff50 	bl	8005548 <__sflush_r>
 80056a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056aa:	0005      	movs	r5, r0
 80056ac:	07db      	lsls	r3, r3, #31
 80056ae:	d4de      	bmi.n	800566e <_fflush_r+0xe>
 80056b0:	89a3      	ldrh	r3, [r4, #12]
 80056b2:	059b      	lsls	r3, r3, #22
 80056b4:	d4db      	bmi.n	800566e <_fflush_r+0xe>
 80056b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056b8:	f7ff fa76 	bl	8004ba8 <__retarget_lock_release_recursive>
 80056bc:	e7d7      	b.n	800566e <_fflush_r+0xe>
 80056be:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <_fflush_r+0x78>)
 80056c0:	429c      	cmp	r4, r3
 80056c2:	d101      	bne.n	80056c8 <_fflush_r+0x68>
 80056c4:	68ac      	ldr	r4, [r5, #8]
 80056c6:	e7df      	b.n	8005688 <_fflush_r+0x28>
 80056c8:	4b04      	ldr	r3, [pc, #16]	; (80056dc <_fflush_r+0x7c>)
 80056ca:	429c      	cmp	r4, r3
 80056cc:	d1dc      	bne.n	8005688 <_fflush_r+0x28>
 80056ce:	68ec      	ldr	r4, [r5, #12]
 80056d0:	e7da      	b.n	8005688 <_fflush_r+0x28>
 80056d2:	46c0      	nop			; (mov r8, r8)
 80056d4:	08005998 	.word	0x08005998
 80056d8:	080059b8 	.word	0x080059b8
 80056dc:	08005978 	.word	0x08005978

080056e0 <_lseek_r>:
 80056e0:	b570      	push	{r4, r5, r6, lr}
 80056e2:	0004      	movs	r4, r0
 80056e4:	0008      	movs	r0, r1
 80056e6:	0011      	movs	r1, r2
 80056e8:	001a      	movs	r2, r3
 80056ea:	2300      	movs	r3, #0
 80056ec:	4d05      	ldr	r5, [pc, #20]	; (8005704 <_lseek_r+0x24>)
 80056ee:	602b      	str	r3, [r5, #0]
 80056f0:	f7fb fb74 	bl	8000ddc <_lseek>
 80056f4:	1c43      	adds	r3, r0, #1
 80056f6:	d103      	bne.n	8005700 <_lseek_r+0x20>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d000      	beq.n	8005700 <_lseek_r+0x20>
 80056fe:	6023      	str	r3, [r4, #0]
 8005700:	bd70      	pop	{r4, r5, r6, pc}
 8005702:	46c0      	nop			; (mov r8, r8)
 8005704:	20000284 	.word	0x20000284

08005708 <__swhatbuf_r>:
 8005708:	b570      	push	{r4, r5, r6, lr}
 800570a:	000e      	movs	r6, r1
 800570c:	001d      	movs	r5, r3
 800570e:	230e      	movs	r3, #14
 8005710:	5ec9      	ldrsh	r1, [r1, r3]
 8005712:	0014      	movs	r4, r2
 8005714:	b096      	sub	sp, #88	; 0x58
 8005716:	2900      	cmp	r1, #0
 8005718:	da08      	bge.n	800572c <__swhatbuf_r+0x24>
 800571a:	220c      	movs	r2, #12
 800571c:	5eb3      	ldrsh	r3, [r6, r2]
 800571e:	2200      	movs	r2, #0
 8005720:	602a      	str	r2, [r5, #0]
 8005722:	061b      	lsls	r3, r3, #24
 8005724:	d411      	bmi.n	800574a <__swhatbuf_r+0x42>
 8005726:	2380      	movs	r3, #128	; 0x80
 8005728:	00db      	lsls	r3, r3, #3
 800572a:	e00f      	b.n	800574c <__swhatbuf_r+0x44>
 800572c:	466a      	mov	r2, sp
 800572e:	f000 f8d1 	bl	80058d4 <_fstat_r>
 8005732:	2800      	cmp	r0, #0
 8005734:	dbf1      	blt.n	800571a <__swhatbuf_r+0x12>
 8005736:	23f0      	movs	r3, #240	; 0xf0
 8005738:	9901      	ldr	r1, [sp, #4]
 800573a:	021b      	lsls	r3, r3, #8
 800573c:	4019      	ands	r1, r3
 800573e:	4b05      	ldr	r3, [pc, #20]	; (8005754 <__swhatbuf_r+0x4c>)
 8005740:	18c9      	adds	r1, r1, r3
 8005742:	424b      	negs	r3, r1
 8005744:	4159      	adcs	r1, r3
 8005746:	6029      	str	r1, [r5, #0]
 8005748:	e7ed      	b.n	8005726 <__swhatbuf_r+0x1e>
 800574a:	2340      	movs	r3, #64	; 0x40
 800574c:	2000      	movs	r0, #0
 800574e:	6023      	str	r3, [r4, #0]
 8005750:	b016      	add	sp, #88	; 0x58
 8005752:	bd70      	pop	{r4, r5, r6, pc}
 8005754:	ffffe000 	.word	0xffffe000

08005758 <__smakebuf_r>:
 8005758:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800575a:	2602      	movs	r6, #2
 800575c:	898b      	ldrh	r3, [r1, #12]
 800575e:	0005      	movs	r5, r0
 8005760:	000c      	movs	r4, r1
 8005762:	4233      	tst	r3, r6
 8005764:	d006      	beq.n	8005774 <__smakebuf_r+0x1c>
 8005766:	0023      	movs	r3, r4
 8005768:	3347      	adds	r3, #71	; 0x47
 800576a:	6023      	str	r3, [r4, #0]
 800576c:	6123      	str	r3, [r4, #16]
 800576e:	2301      	movs	r3, #1
 8005770:	6163      	str	r3, [r4, #20]
 8005772:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005774:	466a      	mov	r2, sp
 8005776:	ab01      	add	r3, sp, #4
 8005778:	f7ff ffc6 	bl	8005708 <__swhatbuf_r>
 800577c:	9900      	ldr	r1, [sp, #0]
 800577e:	0007      	movs	r7, r0
 8005780:	0028      	movs	r0, r5
 8005782:	f7ff fa35 	bl	8004bf0 <_malloc_r>
 8005786:	2800      	cmp	r0, #0
 8005788:	d108      	bne.n	800579c <__smakebuf_r+0x44>
 800578a:	220c      	movs	r2, #12
 800578c:	5ea3      	ldrsh	r3, [r4, r2]
 800578e:	059a      	lsls	r2, r3, #22
 8005790:	d4ef      	bmi.n	8005772 <__smakebuf_r+0x1a>
 8005792:	2203      	movs	r2, #3
 8005794:	4393      	bics	r3, r2
 8005796:	431e      	orrs	r6, r3
 8005798:	81a6      	strh	r6, [r4, #12]
 800579a:	e7e4      	b.n	8005766 <__smakebuf_r+0xe>
 800579c:	4b0f      	ldr	r3, [pc, #60]	; (80057dc <__smakebuf_r+0x84>)
 800579e:	62ab      	str	r3, [r5, #40]	; 0x28
 80057a0:	2380      	movs	r3, #128	; 0x80
 80057a2:	89a2      	ldrh	r2, [r4, #12]
 80057a4:	6020      	str	r0, [r4, #0]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	81a3      	strh	r3, [r4, #12]
 80057aa:	9b00      	ldr	r3, [sp, #0]
 80057ac:	6120      	str	r0, [r4, #16]
 80057ae:	6163      	str	r3, [r4, #20]
 80057b0:	9b01      	ldr	r3, [sp, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00d      	beq.n	80057d2 <__smakebuf_r+0x7a>
 80057b6:	0028      	movs	r0, r5
 80057b8:	230e      	movs	r3, #14
 80057ba:	5ee1      	ldrsh	r1, [r4, r3]
 80057bc:	f000 f89c 	bl	80058f8 <_isatty_r>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	d006      	beq.n	80057d2 <__smakebuf_r+0x7a>
 80057c4:	2203      	movs	r2, #3
 80057c6:	89a3      	ldrh	r3, [r4, #12]
 80057c8:	4393      	bics	r3, r2
 80057ca:	001a      	movs	r2, r3
 80057cc:	2301      	movs	r3, #1
 80057ce:	4313      	orrs	r3, r2
 80057d0:	81a3      	strh	r3, [r4, #12]
 80057d2:	89a0      	ldrh	r0, [r4, #12]
 80057d4:	4307      	orrs	r7, r0
 80057d6:	81a7      	strh	r7, [r4, #12]
 80057d8:	e7cb      	b.n	8005772 <__smakebuf_r+0x1a>
 80057da:	46c0      	nop			; (mov r8, r8)
 80057dc:	080049e9 	.word	0x080049e9

080057e0 <memchr>:
 80057e0:	b2c9      	uxtb	r1, r1
 80057e2:	1882      	adds	r2, r0, r2
 80057e4:	4290      	cmp	r0, r2
 80057e6:	d101      	bne.n	80057ec <memchr+0xc>
 80057e8:	2000      	movs	r0, #0
 80057ea:	4770      	bx	lr
 80057ec:	7803      	ldrb	r3, [r0, #0]
 80057ee:	428b      	cmp	r3, r1
 80057f0:	d0fb      	beq.n	80057ea <memchr+0xa>
 80057f2:	3001      	adds	r0, #1
 80057f4:	e7f6      	b.n	80057e4 <memchr+0x4>
	...

080057f8 <__malloc_lock>:
 80057f8:	b510      	push	{r4, lr}
 80057fa:	4802      	ldr	r0, [pc, #8]	; (8005804 <__malloc_lock+0xc>)
 80057fc:	f7ff f9d3 	bl	8004ba6 <__retarget_lock_acquire_recursive>
 8005800:	bd10      	pop	{r4, pc}
 8005802:	46c0      	nop			; (mov r8, r8)
 8005804:	20000278 	.word	0x20000278

08005808 <__malloc_unlock>:
 8005808:	b510      	push	{r4, lr}
 800580a:	4802      	ldr	r0, [pc, #8]	; (8005814 <__malloc_unlock+0xc>)
 800580c:	f7ff f9cc 	bl	8004ba8 <__retarget_lock_release_recursive>
 8005810:	bd10      	pop	{r4, pc}
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	20000278 	.word	0x20000278

08005818 <_free_r>:
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	0005      	movs	r5, r0
 800581c:	2900      	cmp	r1, #0
 800581e:	d010      	beq.n	8005842 <_free_r+0x2a>
 8005820:	1f0c      	subs	r4, r1, #4
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	da00      	bge.n	800582a <_free_r+0x12>
 8005828:	18e4      	adds	r4, r4, r3
 800582a:	0028      	movs	r0, r5
 800582c:	f7ff ffe4 	bl	80057f8 <__malloc_lock>
 8005830:	4a1d      	ldr	r2, [pc, #116]	; (80058a8 <_free_r+0x90>)
 8005832:	6813      	ldr	r3, [r2, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d105      	bne.n	8005844 <_free_r+0x2c>
 8005838:	6063      	str	r3, [r4, #4]
 800583a:	6014      	str	r4, [r2, #0]
 800583c:	0028      	movs	r0, r5
 800583e:	f7ff ffe3 	bl	8005808 <__malloc_unlock>
 8005842:	bd70      	pop	{r4, r5, r6, pc}
 8005844:	42a3      	cmp	r3, r4
 8005846:	d908      	bls.n	800585a <_free_r+0x42>
 8005848:	6821      	ldr	r1, [r4, #0]
 800584a:	1860      	adds	r0, r4, r1
 800584c:	4283      	cmp	r3, r0
 800584e:	d1f3      	bne.n	8005838 <_free_r+0x20>
 8005850:	6818      	ldr	r0, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	1841      	adds	r1, r0, r1
 8005856:	6021      	str	r1, [r4, #0]
 8005858:	e7ee      	b.n	8005838 <_free_r+0x20>
 800585a:	001a      	movs	r2, r3
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <_free_r+0x4e>
 8005862:	42a3      	cmp	r3, r4
 8005864:	d9f9      	bls.n	800585a <_free_r+0x42>
 8005866:	6811      	ldr	r1, [r2, #0]
 8005868:	1850      	adds	r0, r2, r1
 800586a:	42a0      	cmp	r0, r4
 800586c:	d10b      	bne.n	8005886 <_free_r+0x6e>
 800586e:	6820      	ldr	r0, [r4, #0]
 8005870:	1809      	adds	r1, r1, r0
 8005872:	1850      	adds	r0, r2, r1
 8005874:	6011      	str	r1, [r2, #0]
 8005876:	4283      	cmp	r3, r0
 8005878:	d1e0      	bne.n	800583c <_free_r+0x24>
 800587a:	6818      	ldr	r0, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	1841      	adds	r1, r0, r1
 8005880:	6011      	str	r1, [r2, #0]
 8005882:	6053      	str	r3, [r2, #4]
 8005884:	e7da      	b.n	800583c <_free_r+0x24>
 8005886:	42a0      	cmp	r0, r4
 8005888:	d902      	bls.n	8005890 <_free_r+0x78>
 800588a:	230c      	movs	r3, #12
 800588c:	602b      	str	r3, [r5, #0]
 800588e:	e7d5      	b.n	800583c <_free_r+0x24>
 8005890:	6821      	ldr	r1, [r4, #0]
 8005892:	1860      	adds	r0, r4, r1
 8005894:	4283      	cmp	r3, r0
 8005896:	d103      	bne.n	80058a0 <_free_r+0x88>
 8005898:	6818      	ldr	r0, [r3, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	1841      	adds	r1, r0, r1
 800589e:	6021      	str	r1, [r4, #0]
 80058a0:	6063      	str	r3, [r4, #4]
 80058a2:	6054      	str	r4, [r2, #4]
 80058a4:	e7ca      	b.n	800583c <_free_r+0x24>
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	2000027c 	.word	0x2000027c

080058ac <_read_r>:
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	0004      	movs	r4, r0
 80058b0:	0008      	movs	r0, r1
 80058b2:	0011      	movs	r1, r2
 80058b4:	001a      	movs	r2, r3
 80058b6:	2300      	movs	r3, #0
 80058b8:	4d05      	ldr	r5, [pc, #20]	; (80058d0 <_read_r+0x24>)
 80058ba:	602b      	str	r3, [r5, #0]
 80058bc:	f7fb fa34 	bl	8000d28 <_read>
 80058c0:	1c43      	adds	r3, r0, #1
 80058c2:	d103      	bne.n	80058cc <_read_r+0x20>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d000      	beq.n	80058cc <_read_r+0x20>
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	bd70      	pop	{r4, r5, r6, pc}
 80058ce:	46c0      	nop			; (mov r8, r8)
 80058d0:	20000284 	.word	0x20000284

080058d4 <_fstat_r>:
 80058d4:	2300      	movs	r3, #0
 80058d6:	b570      	push	{r4, r5, r6, lr}
 80058d8:	4d06      	ldr	r5, [pc, #24]	; (80058f4 <_fstat_r+0x20>)
 80058da:	0004      	movs	r4, r0
 80058dc:	0008      	movs	r0, r1
 80058de:	0011      	movs	r1, r2
 80058e0:	602b      	str	r3, [r5, #0]
 80058e2:	f7fb fa64 	bl	8000dae <_fstat>
 80058e6:	1c43      	adds	r3, r0, #1
 80058e8:	d103      	bne.n	80058f2 <_fstat_r+0x1e>
 80058ea:	682b      	ldr	r3, [r5, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d000      	beq.n	80058f2 <_fstat_r+0x1e>
 80058f0:	6023      	str	r3, [r4, #0]
 80058f2:	bd70      	pop	{r4, r5, r6, pc}
 80058f4:	20000284 	.word	0x20000284

080058f8 <_isatty_r>:
 80058f8:	2300      	movs	r3, #0
 80058fa:	b570      	push	{r4, r5, r6, lr}
 80058fc:	4d06      	ldr	r5, [pc, #24]	; (8005918 <_isatty_r+0x20>)
 80058fe:	0004      	movs	r4, r0
 8005900:	0008      	movs	r0, r1
 8005902:	602b      	str	r3, [r5, #0]
 8005904:	f7fb fa61 	bl	8000dca <_isatty>
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	d103      	bne.n	8005914 <_isatty_r+0x1c>
 800590c:	682b      	ldr	r3, [r5, #0]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d000      	beq.n	8005914 <_isatty_r+0x1c>
 8005912:	6023      	str	r3, [r4, #0]
 8005914:	bd70      	pop	{r4, r5, r6, pc}
 8005916:	46c0      	nop			; (mov r8, r8)
 8005918:	20000284 	.word	0x20000284

0800591c <_init>:
 800591c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591e:	46c0      	nop			; (mov r8, r8)
 8005920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005922:	bc08      	pop	{r3}
 8005924:	469e      	mov	lr, r3
 8005926:	4770      	bx	lr

08005928 <_fini>:
 8005928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800592a:	46c0      	nop			; (mov r8, r8)
 800592c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800592e:	bc08      	pop	{r3}
 8005930:	469e      	mov	lr, r3
 8005932:	4770      	bx	lr
