------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -4.450
TNS   : -29386.308

Type  : Slow 1100mV 85C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.730
TNS   : 0.000

Type  : Slow 1100mV 85C Model Setup 'FPGA_CLK1_50'
Slack : 9.488
TNS   : 0.000

Type  : Slow 1100mV 85C Model Setup 'altera_reserved_tck'
Slack : 11.416
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.143
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.217
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'FPGA_CLK1_50'
Slack : 0.246
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.273
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -4.944
TNS   : -37553.527

Type  : Slow 1100mV 85C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.463
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'FPGA_CLK1_50'
Slack : 11.722
TNS   : 0.000

Type  : Slow 1100mV 85C Model Recovery 'altera_reserved_tck'
Slack : 16.516
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.286
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'altera_reserved_tck'
Slack : 0.828
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.901
TNS   : 0.000

Type  : Slow 1100mV 85C Model Removal 'FPGA_CLK1_50'
Slack : 1.145
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.563
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.608
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.623
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.896
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.372
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 25.810
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -4.226
TNS   : -27925.895

Type  : Slow 1100mV 0C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.727
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'FPGA_CLK1_50'
Slack : 9.719
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'altera_reserved_tck'
Slack : 11.509
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.162
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'FPGA_CLK1_50'
Slack : 0.230
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.282
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.282
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -4.824
TNS   : -36995.367

Type  : Slow 1100mV 0C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.554
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'FPGA_CLK1_50'
Slack : 12.123
TNS   : 0.000

Type  : Slow 1100mV 0C Model Recovery 'altera_reserved_tck'
Slack : 16.575
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.280
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.766
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 1.030
TNS   : 0.000

Type  : Slow 1100mV 0C Model Removal 'FPGA_CLK1_50'
Slack : 1.093
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.563
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.613
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.630
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.929
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.345
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 25.771
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -3.100
TNS   : -19609.121

Type  : Fast 1100mV 85C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.110
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'FPGA_CLK1_50'
Slack : 13.084
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'altera_reserved_tck'
Slack : 13.805
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.084
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.096
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.140
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'FPGA_CLK1_50'
Slack : 0.143
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -2.980
TNS   : -22850.957

Type  : Fast 1100mV 85C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.774
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'FPGA_CLK1_50'
Slack : 14.178
TNS   : 0.000

Type  : Fast 1100mV 85C Model Recovery 'altera_reserved_tck'
Slack : 17.089
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'altera_reserved_tck'
Slack : 0.381
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.397
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.623
TNS   : 0.000

Type  : Fast 1100mV 85C Model Removal 'FPGA_CLK1_50'
Slack : 0.668
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.563
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.489
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.263
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 25.928
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -2.578
TNS   : -16339.385

Type  : Fast 1100mV 0C Model Setup 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.110
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'FPGA_CLK1_50'
Slack : 13.937
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'altera_reserved_tck'
Slack : 14.184
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.077
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.079
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'FPGA_CLK1_50'
Slack : 0.130
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.148
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : -2.727
TNS   : -20880.481

Type  : Fast 1100mV 0C Model Recovery 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.872
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'FPGA_CLK1_50'
Slack : 14.962
TNS   : 0.000

Type  : Fast 1100mV 0C Model Recovery 'altera_reserved_tck'
Slack : 17.129
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.338
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.373
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.567
TNS   : 0.000

Type  : Fast 1100mV 0C Model Removal 'FPGA_CLK1_50'
Slack : 0.608
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 0.563
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.894
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.439
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 15.275
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 25.931
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
