// Seed: 960801554
module module_0;
  assign id_1[1] = 1;
  assign module_2.id_3 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5
    , id_13,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wand id_10,
    input tri1 id_11
);
  wire id_14;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  tri0 id_1;
  tri1 id_2;
  supply1 id_3;
  assign id_3 = id_1;
  tri  id_4;
  wire id_5;
  assign id_2 = 1 !=? id_3;
  wire id_6;
  module_0 modCall_1 ();
endmodule
