Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/APP/vivado_18_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f0410667a4e040b78e4c7da887183344 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'Move_Fre_SIG' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/sim/testbench.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'move_fre' [D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/sim/testbench.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DDS_Gen_default
Compiling module xil_defaultlib.AM_Modulate
Compiling module xil_defaultlib.Audio_Handle
Compiling module xil_defaultlib.FM_Modulate
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
