
pots2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042e8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  080043f4  080043f4  000143f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044e4  080044e4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080044e4  080044e4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044e4  080044e4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044e4  080044e4  000144e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044e8  080044e8  000144e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080044ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000070  0800455c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  0800455c  000202d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f978  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000255c  00000000  00000000  0002fa11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  00031f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c00  00000000  00000000  00032c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018472  00000000  00000000  00033868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eda4  00000000  00000000  0004bcda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088ec1  00000000  00000000  0005aa7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e393f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038c0  00000000  00000000  000e3994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080043dc 	.word	0x080043dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080043dc 	.word	0x080043dc

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <debug_message>:

#include "debug_uart.h"


void debug_message(char *message)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
	snprintf(buffer, sizeof(buffer), "debug %s\n", message);
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	4a09      	ldr	r2, [pc, #36]	; (80001a0 <debug_message+0x30>)
 800017c:	2180      	movs	r1, #128	; 0x80
 800017e:	4809      	ldr	r0, [pc, #36]	; (80001a4 <debug_message+0x34>)
 8000180:	f003 fcde 	bl	8003b40 <sniprintf>
	HAL_UART_Transmit_IT(&huart1, buffer, strlen(buffer));
 8000184:	4807      	ldr	r0, [pc, #28]	; (80001a4 <debug_message+0x34>)
 8000186:	f7ff ffeb 	bl	8000160 <strlen>
 800018a:	4603      	mov	r3, r0
 800018c:	b29b      	uxth	r3, r3
 800018e:	461a      	mov	r2, r3
 8000190:	4904      	ldr	r1, [pc, #16]	; (80001a4 <debug_message+0x34>)
 8000192:	4805      	ldr	r0, [pc, #20]	; (80001a8 <debug_message+0x38>)
 8000194:	f003 f84f 	bl	8003236 <HAL_UART_Transmit_IT>
}
 8000198:	bf00      	nop
 800019a:	3708      	adds	r7, #8
 800019c:	46bd      	mov	sp, r7
 800019e:	bd80      	pop	{r7, pc}
 80001a0:	080043f4 	.word	0x080043f4
 80001a4:	200000e0 	.word	0x200000e0
 80001a8:	2000009c 	.word	0x2000009c

080001ac <gsmInit>:
 */

#include "gsm.h"

void gsmInit(gsm_t *myModule)
{
 80001ac:	b5b0      	push	{r4, r5, r7, lr}
 80001ae:	b082      	sub	sp, #8
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
	snprintf(myModule->uart_TX_buffer, sizeof(myModule->uart_TX_buffer), "gsmInit\n");
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	330d      	adds	r3, #13
 80001b8:	4a15      	ldr	r2, [pc, #84]	; (8000210 <gsmInit+0x64>)
 80001ba:	2110      	movs	r1, #16
 80001bc:	4618      	mov	r0, r3
 80001be:	f003 fcbf 	bl	8003b40 <sniprintf>
	HAL_UART_Transmit_IT(myModule->huart, myModule->uart_TX_buffer, strlen(myModule->uart_TX_buffer));
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	689c      	ldr	r4, [r3, #8]
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f103 050d 	add.w	r5, r3, #13
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	330d      	adds	r3, #13
 80001d0:	4618      	mov	r0, r3
 80001d2:	f7ff ffc5 	bl	8000160 <strlen>
 80001d6:	4603      	mov	r3, r0
 80001d8:	b29b      	uxth	r3, r3
 80001da:	461a      	mov	r2, r3
 80001dc:	4629      	mov	r1, r5
 80001de:	4620      	mov	r0, r4
 80001e0:	f003 f829 	bl	8003236 <HAL_UART_Transmit_IT>

	//initialize structure
	myModule->state=GSM_MODULE_OFF;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	2200      	movs	r2, #0
 80001e8:	731a      	strb	r2, [r3, #12]
	myModule->uart_RX_counter=0;
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	2200      	movs	r2, #0
 80001ee:	775a      	strb	r2, [r3, #29]
	myModule->servicePending=0;
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	2200      	movs	r2, #0
 80001f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

	//pull the GSM_WAKE pin high to turn the module on
	HAL_GPIO_WritePin(myModule->port_GSM_WAKE, myModule->pin_GSM_WAKE, GPIO_PIN_SET);
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	6818      	ldr	r0, [r3, #0]
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	889b      	ldrh	r3, [r3, #4]
 8000200:	2201      	movs	r2, #1
 8000202:	4619      	mov	r1, r3
 8000204:	f001 fbd9 	bl	80019ba <HAL_GPIO_WritePin>
}
 8000208:	bf00      	nop
 800020a:	3708      	adds	r7, #8
 800020c:	46bd      	mov	sp, r7
 800020e:	bdb0      	pop	{r4, r5, r7, pc}
 8000210:	08004400 	.word	0x08004400

08000214 <gsmUartReceiver>:

void gsmUartReceiver(gsm_t *myModule, uint8_t receivedCharacter)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
 800021c:	460b      	mov	r3, r1
 800021e:	70fb      	strb	r3, [r7, #3]
	if(myModule->uart_RX_counter<sizeof(myModule->uart_RX_buffer)){ //if there is space left in a receiver buffer
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	7f5b      	ldrb	r3, [r3, #29]
 8000224:	2b1f      	cmp	r3, #31
 8000226:	d811      	bhi.n	800024c <gsmUartReceiver+0x38>
		myModule->uart_RX_buffer[myModule->uart_RX_counter]=receivedCharacter;
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	7f5b      	ldrb	r3, [r3, #29]
 800022c:	461a      	mov	r2, r3
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	4413      	add	r3, r2
 8000232:	78fa      	ldrb	r2, [r7, #3]
 8000234:	779a      	strb	r2, [r3, #30]
		myModule->uart_RX_counter++;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	7f5b      	ldrb	r3, [r3, #29]
 800023a:	3301      	adds	r3, #1
 800023c:	b2da      	uxtb	r2, r3
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	775a      	strb	r2, [r3, #29]
		myModule->servicePending=1;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2201      	movs	r2, #1
 8000246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	else //no space for a new character - flush the buffer to avoid overrun
	{
		memset(myModule->uart_RX_buffer, '\0', sizeof(myModule->uart_RX_buffer));
		myModule->uart_RX_counter=0;
	}
}
 800024a:	e009      	b.n	8000260 <gsmUartReceiver+0x4c>
		memset(myModule->uart_RX_buffer, '\0', sizeof(myModule->uart_RX_buffer));
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	331e      	adds	r3, #30
 8000250:	2220      	movs	r2, #32
 8000252:	2100      	movs	r1, #0
 8000254:	4618      	mov	r0, r3
 8000256:	f003 fc6b 	bl	8003b30 <memset>
		myModule->uart_RX_counter=0;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	2200      	movs	r2, #0
 800025e:	775a      	strb	r2, [r3, #29]
}
 8000260:	bf00      	nop
 8000262:	3708      	adds	r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <gsmService>:


void gsmService(gsm_t *myModule)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]

	if(myModule->servicePending){
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000276:	2b00      	cmp	r3, #0
 8000278:	d041      	beq.n	80002fe <gsmService+0x96>
		myModule->servicePending=0;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2200      	movs	r2, #0
 800027e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

		if(myModule->uart_RX_buffer[myModule->uart_RX_counter-1]=='\n'){//if last receiverd character is a \n then a complete line is received
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	7f5b      	ldrb	r3, [r3, #29]
 8000286:	3b01      	subs	r3, #1
 8000288:	687a      	ldr	r2, [r7, #4]
 800028a:	4413      	add	r3, r2
 800028c:	7f9b      	ldrb	r3, [r3, #30]
 800028e:	2b0a      	cmp	r3, #10
 8000290:	d135      	bne.n	80002fe <gsmService+0x96>

			//first string from GSM module expected after turning on
			if(strcmp((char*)myModule->uart_RX_buffer, "AT command ready\r\n") == 0){
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	331e      	adds	r3, #30
 8000296:	491c      	ldr	r1, [pc, #112]	; (8000308 <gsmService+0xa0>)
 8000298:	4618      	mov	r0, r3
 800029a:	f7ff ff57 	bl	800014c <strcmp>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d10a      	bne.n	80002ba <gsmService+0x52>
				HAL_GPIO_WritePin(myModule->port_GSM_WAKE, myModule->pin_GSM_WAKE, GPIO_PIN_SET);  //module is turned on so release WAKE pin
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	6818      	ldr	r0, [r3, #0]
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	889b      	ldrh	r3, [r3, #4]
 80002ac:	2201      	movs	r2, #1
 80002ae:	4619      	mov	r1, r3
 80002b0:	f001 fb83 	bl	80019ba <HAL_GPIO_WritePin>
				myModule->state=GSM_MODULE_AT_READY;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2201      	movs	r2, #1
 80002b8:	731a      	strb	r2, [r3, #12]
			}

			if(strcmp((char*)myModule->uart_RX_buffer, "+SIM READY\r\n") == 0){
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	331e      	adds	r3, #30
 80002be:	4913      	ldr	r1, [pc, #76]	; (800030c <gsmService+0xa4>)
 80002c0:	4618      	mov	r0, r3
 80002c2:	f7ff ff43 	bl	800014c <strcmp>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d102      	bne.n	80002d2 <gsmService+0x6a>
				myModule->state=GSM_MODULE_SIM_READY;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	2202      	movs	r2, #2
 80002d0:	731a      	strb	r2, [r3, #12]
			}

			if(strcmp((char*)myModule->uart_RX_buffer, "RING\r\n") == 0){
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	331e      	adds	r3, #30
 80002d6:	490e      	ldr	r1, [pc, #56]	; (8000310 <gsmService+0xa8>)
 80002d8:	4618      	mov	r0, r3
 80002da:	f7ff ff37 	bl	800014c <strcmp>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d102      	bne.n	80002ea <gsmService+0x82>
				myModule->state=GSM_MODULE_RING;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	2203      	movs	r2, #3
 80002e8:	731a      	strb	r2, [r3, #12]
			}

//			snprintf(myModule->uart_TX_buffer, sizeof(myModule->uart_TX_buffer), "gsmService %d\n", myModule->uart_RX_counter);
//			HAL_UART_Transmit_IT(myModule->huart, myModule->uart_TX_buffer, strlen(myModule->uart_TX_buffer));

			memset(myModule->uart_RX_buffer, '\0', sizeof(myModule->uart_RX_buffer));
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	331e      	adds	r3, #30
 80002ee:	2220      	movs	r2, #32
 80002f0:	2100      	movs	r1, #0
 80002f2:	4618      	mov	r0, r3
 80002f4:	f003 fc1c 	bl	8003b30 <memset>
			myModule->uart_RX_counter=0;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	2200      	movs	r2, #0
 80002fc:	775a      	strb	r2, [r3, #29]

		}
	}
}
 80002fe:	bf00      	nop
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	0800440c 	.word	0x0800440c
 800030c:	08004420 	.word	0x08004420
 8000310:	08004430 	.word	0x08004430

08000314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000318:	f000 ff9e 	bl	8001258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800031c:	f000 f8d4 	bl	80004c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000320:	f000 fa2c 	bl	800077c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000324:	f000 f9d6 	bl	80006d4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000328:	f000 f9fe 	bl	8000728 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800032c:	f000 f910 	bl	8000550 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000330:	f000 f95a 	bl	80005e8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000334:	4852      	ldr	r0, [pc, #328]	; (8000480 <main+0x16c>)
 8000336:	f001 ffdb 	bl	80022f0 <HAL_TIM_Base_Start_IT>

  myGSM.huart=&huart2;
 800033a:	4b52      	ldr	r3, [pc, #328]	; (8000484 <main+0x170>)
 800033c:	4a52      	ldr	r2, [pc, #328]	; (8000488 <main+0x174>)
 800033e:	609a      	str	r2, [r3, #8]
  myGSM.port_GSM_WAKE=GSM_WAKE_GPIO_Port;
 8000340:	4b50      	ldr	r3, [pc, #320]	; (8000484 <main+0x170>)
 8000342:	4a52      	ldr	r2, [pc, #328]	; (800048c <main+0x178>)
 8000344:	601a      	str	r2, [r3, #0]
  myGSM.pin_GSM_WAKE=GSM_WAKE_Pin;
 8000346:	4b4f      	ldr	r3, [pc, #316]	; (8000484 <main+0x170>)
 8000348:	2210      	movs	r2, #16
 800034a:	809a      	strh	r2, [r3, #4]
  gsmInit(&myGSM);
 800034c:	484d      	ldr	r0, [pc, #308]	; (8000484 <main+0x170>)
 800034e:	f7ff ff2d 	bl	80001ac <gsmInit>

  debug_message("Reset");
 8000352:	484f      	ldr	r0, [pc, #316]	; (8000490 <main+0x17c>)
 8000354:	f7ff ff0c 	bl	8000170 <debug_message>

  ///////////////////////////////////////////////////////////////
  //initialization of signaling module///////////////////////////
  ///////////////////////////////////////////////////////////////
  mySignaling.toneFrequency_hertz=410; //this is required tone frequency
 8000358:	4b4e      	ldr	r3, [pc, #312]	; (8000494 <main+0x180>)
 800035a:	f44f 72cd 	mov.w	r2, #410	; 0x19a
 800035e:	811a      	strh	r2, [r3, #8]
  mySignaling.toneOnDuration_milliseconds=450;
 8000360:	4b4c      	ldr	r3, [pc, #304]	; (8000494 <main+0x180>)
 8000362:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8000366:	815a      	strh	r2, [r3, #10]
  mySignaling.toneOffDuration_milliseconds=0;
 8000368:	4b4a      	ldr	r3, [pc, #296]	; (8000494 <main+0x180>)
 800036a:	2200      	movs	r2, #0
 800036c:	819a      	strh	r2, [r3, #12]
  mySignaling.frequencyCallback_hertz=CALLBACK_FREQUENCY_HZ; //currently the function is implemented that TIM3 interrupt frequency is equal to requested tone frequency
 800036e:	4b49      	ldr	r3, [pc, #292]	; (8000494 <main+0x180>)
 8000370:	22fa      	movs	r2, #250	; 0xfa
 8000372:	601a      	str	r2, [r3, #0]
  mySignaling.fclk_hertz=32000000;
 8000374:	4b47      	ldr	r3, [pc, #284]	; (8000494 <main+0x180>)
 8000376:	4a48      	ldr	r2, [pc, #288]	; (8000498 <main+0x184>)
 8000378:	605a      	str	r2, [r3, #4]
  mySignaling.timer=&htim3;
 800037a:	4b46      	ldr	r3, [pc, #280]	; (8000494 <main+0x180>)
 800037c:	4a47      	ldr	r2, [pc, #284]	; (800049c <main+0x188>)
 800037e:	615a      	str	r2, [r3, #20]
  mySignaling.state=SIGNALING_INTERNAL_STATE_CONTINUOUS;
 8000380:	4b44      	ldr	r3, [pc, #272]	; (8000494 <main+0x180>)
 8000382:	2201      	movs	r2, #1
 8000384:	741a      	strb	r2, [r3, #16]
  signalingInit(&mySignaling);
 8000386:	4843      	ldr	r0, [pc, #268]	; (8000494 <main+0x180>)
 8000388:	f000 fd63 	bl	8000e52 <signalingInit>

  ///////////////////////////////////////////////////////////////
  //initialization of dialing receiver///////////////////////////
  ///////////////////////////////////////////////////////////////
  myDialing.SHK_GPIO_Port=POTS_SHK_GPIO_Port;
 800038c:	4b44      	ldr	r3, [pc, #272]	; (80004a0 <main+0x18c>)
 800038e:	4a45      	ldr	r2, [pc, #276]	; (80004a4 <main+0x190>)
 8000390:	601a      	str	r2, [r3, #0]
  myDialing.SHK_Pin=POTS_SHK_Pin;
 8000392:	4b43      	ldr	r3, [pc, #268]	; (80004a0 <main+0x18c>)
 8000394:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000398:	809a      	strh	r2, [r3, #4]
  myDialing.frequencyCallback_hertz=CALLBACK_FREQUENCY_HZ;
 800039a:	4b41      	ldr	r3, [pc, #260]	; (80004a0 <main+0x18c>)
 800039c:	22fa      	movs	r2, #250	; 0xfa
 800039e:	811a      	strh	r2, [r3, #8]
  pulseDialingInit(&myDialing);
 80003a0:	483f      	ldr	r0, [pc, #252]	; (80004a0 <main+0x18c>)
 80003a2:	f000 fb08 	bl	80009b6 <pulseDialingInit>

  ///////////////////////////////////////////////////////////////
  //initialization of ringing module/////////////////////////////
  ///////////////////////////////////////////////////////////////
  myRing.callBackFrequency=CALLBACK_FREQUENCY_HZ;
 80003a6:	4b40      	ldr	r3, [pc, #256]	; (80004a8 <main+0x194>)
 80003a8:	22fa      	movs	r2, #250	; 0xfa
 80003aa:	801a      	strh	r2, [r3, #0]
  myRing.state=RINGER_OFF;
 80003ac:	4b3e      	ldr	r3, [pc, #248]	; (80004a8 <main+0x194>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	759a      	strb	r2, [r3, #22]
  myRing.FR_GPIO_Port=POTS_FR_GPIO_Port;
 80003b2:	4b3d      	ldr	r3, [pc, #244]	; (80004a8 <main+0x194>)
 80003b4:	4a3b      	ldr	r2, [pc, #236]	; (80004a4 <main+0x190>)
 80003b6:	605a      	str	r2, [r3, #4]
  myRing.FR_Pin=POTS_FR_Pin;
 80003b8:	4b3b      	ldr	r3, [pc, #236]	; (80004a8 <main+0x194>)
 80003ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80003be:	811a      	strh	r2, [r3, #8]
  myRing.RM_GPIO_Port=POTS_RM_GPIO_Port;
 80003c0:	4b39      	ldr	r3, [pc, #228]	; (80004a8 <main+0x194>)
 80003c2:	4a38      	ldr	r2, [pc, #224]	; (80004a4 <main+0x190>)
 80003c4:	60da      	str	r2, [r3, #12]
  myRing.RM_Pin=POTS_RM_Pin;
 80003c6:	4b38      	ldr	r3, [pc, #224]	; (80004a8 <main+0x194>)
 80003c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80003cc:	821a      	strh	r2, [r3, #16]
  ringInit(&myRing);
 80003ce:	4836      	ldr	r0, [pc, #216]	; (80004a8 <main+0x194>)
 80003d0:	f000 fbb0 	bl	8000b34 <ringInit>


  HAL_UART_Receive_IT(&huart1, &UART1_rxChar, 1);
 80003d4:	2201      	movs	r2, #1
 80003d6:	4935      	ldr	r1, [pc, #212]	; (80004ac <main+0x198>)
 80003d8:	4835      	ldr	r0, [pc, #212]	; (80004b0 <main+0x19c>)
 80003da:	f002 ff70 	bl	80032be <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &UART2_rxChar, 1);
 80003de:	2201      	movs	r2, #1
 80003e0:	4934      	ldr	r1, [pc, #208]	; (80004b4 <main+0x1a0>)
 80003e2:	4829      	ldr	r0, [pc, #164]	; (8000488 <main+0x174>)
 80003e4:	f002 ff6b 	bl	80032be <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    gsmService(&myGSM);
 80003e8:	4826      	ldr	r0, [pc, #152]	; (8000484 <main+0x170>)
 80003ea:	f7ff ff3d 	bl	8000268 <gsmService>

    if(myDialing.dialedDigit>-1){
 80003ee:	4b2c      	ldr	r3, [pc, #176]	; (80004a0 <main+0x18c>)
 80003f0:	f993 3012 	ldrsb.w	r3, [r3, #18]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db14      	blt.n	8000422 <main+0x10e>
		snprintf(buffer, sizeof(buffer), "myDialing %d\n", myDialing.dialedDigit);
 80003f8:	4b29      	ldr	r3, [pc, #164]	; (80004a0 <main+0x18c>)
 80003fa:	f993 3012 	ldrsb.w	r3, [r3, #18]
 80003fe:	4a2e      	ldr	r2, [pc, #184]	; (80004b8 <main+0x1a4>)
 8000400:	2180      	movs	r1, #128	; 0x80
 8000402:	482e      	ldr	r0, [pc, #184]	; (80004bc <main+0x1a8>)
 8000404:	f003 fb9c 	bl	8003b40 <sniprintf>
		HAL_UART_Transmit_IT(&huart1, buffer, strlen(buffer));
 8000408:	482c      	ldr	r0, [pc, #176]	; (80004bc <main+0x1a8>)
 800040a:	f7ff fea9 	bl	8000160 <strlen>
 800040e:	4603      	mov	r3, r0
 8000410:	b29b      	uxth	r3, r3
 8000412:	461a      	mov	r2, r3
 8000414:	4929      	ldr	r1, [pc, #164]	; (80004bc <main+0x1a8>)
 8000416:	4826      	ldr	r0, [pc, #152]	; (80004b0 <main+0x19c>)
 8000418:	f002 ff0d 	bl	8003236 <HAL_UART_Transmit_IT>
		myDialing.dialedDigit=-1;
 800041c:	4b20      	ldr	r3, [pc, #128]	; (80004a0 <main+0x18c>)
 800041e:	22ff      	movs	r2, #255	; 0xff
 8000420:	749a      	strb	r2, [r3, #18]
    }

	if(myDialing.newEventHandset){
 8000422:	4b1f      	ldr	r3, [pc, #124]	; (80004a0 <main+0x18c>)
 8000424:	f993 3013 	ldrsb.w	r3, [r3, #19]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d0dd      	beq.n	80003e8 <main+0xd4>
		myDialing.newEventHandset=0;
 800042c:	4b1c      	ldr	r3, [pc, #112]	; (80004a0 <main+0x18c>)
 800042e:	2200      	movs	r2, #0
 8000430:	74da      	strb	r2, [r3, #19]
		if(myDialing.Handset_State==HANDSET_LIFTED){
 8000432:	4b1b      	ldr	r3, [pc, #108]	; (80004a0 <main+0x18c>)
 8000434:	7adb      	ldrb	r3, [r3, #11]
 8000436:	2b01      	cmp	r3, #1
 8000438:	d10e      	bne.n	8000458 <main+0x144>
			snprintf(buffer, sizeof(buffer), "myDialing HANDSET_LIFTED\n");
 800043a:	4a21      	ldr	r2, [pc, #132]	; (80004c0 <main+0x1ac>)
 800043c:	2180      	movs	r1, #128	; 0x80
 800043e:	481f      	ldr	r0, [pc, #124]	; (80004bc <main+0x1a8>)
 8000440:	f003 fb7e 	bl	8003b40 <sniprintf>
			HAL_UART_Transmit_IT(&huart1, buffer, strlen(buffer));
 8000444:	481d      	ldr	r0, [pc, #116]	; (80004bc <main+0x1a8>)
 8000446:	f7ff fe8b 	bl	8000160 <strlen>
 800044a:	4603      	mov	r3, r0
 800044c:	b29b      	uxth	r3, r3
 800044e:	461a      	mov	r2, r3
 8000450:	491a      	ldr	r1, [pc, #104]	; (80004bc <main+0x1a8>)
 8000452:	4817      	ldr	r0, [pc, #92]	; (80004b0 <main+0x19c>)
 8000454:	f002 feef 	bl	8003236 <HAL_UART_Transmit_IT>
		}
		if(myDialing.Handset_State==HANDSET_ON_HOOK){
 8000458:	4b11      	ldr	r3, [pc, #68]	; (80004a0 <main+0x18c>)
 800045a:	7adb      	ldrb	r3, [r3, #11]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d1c3      	bne.n	80003e8 <main+0xd4>
			snprintf(buffer, sizeof(buffer), "myDialing HANDSET_ON_HOOK\n");
 8000460:	4a18      	ldr	r2, [pc, #96]	; (80004c4 <main+0x1b0>)
 8000462:	2180      	movs	r1, #128	; 0x80
 8000464:	4815      	ldr	r0, [pc, #84]	; (80004bc <main+0x1a8>)
 8000466:	f003 fb6b 	bl	8003b40 <sniprintf>
			HAL_UART_Transmit_IT(&huart1, buffer, strlen(buffer));
 800046a:	4814      	ldr	r0, [pc, #80]	; (80004bc <main+0x1a8>)
 800046c:	f7ff fe78 	bl	8000160 <strlen>
 8000470:	4603      	mov	r3, r0
 8000472:	b29b      	uxth	r3, r3
 8000474:	461a      	mov	r2, r3
 8000476:	4911      	ldr	r1, [pc, #68]	; (80004bc <main+0x1a8>)
 8000478:	480d      	ldr	r0, [pc, #52]	; (80004b0 <main+0x19c>)
 800047a:	f002 fedc 	bl	8003236 <HAL_UART_Transmit_IT>
    gsmService(&myGSM);
 800047e:	e7b3      	b.n	80003e8 <main+0xd4>
 8000480:	20000220 	.word	0x20000220
 8000484:	200001c4 	.word	0x200001c4
 8000488:	20000268 	.word	0x20000268
 800048c:	40010800 	.word	0x40010800
 8000490:	08004438 	.word	0x08004438
 8000494:	20000160 	.word	0x20000160
 8000498:	01e84800 	.word	0x01e84800
 800049c:	2000017c 	.word	0x2000017c
 80004a0:	200002ac 	.word	0x200002ac
 80004a4:	40010c00 	.word	0x40010c00
 80004a8:	20000208 	.word	0x20000208
 80004ac:	20000204 	.word	0x20000204
 80004b0:	2000009c 	.word	0x2000009c
 80004b4:	20000178 	.word	0x20000178
 80004b8:	08004440 	.word	0x08004440
 80004bc:	200000e0 	.word	0x200000e0
 80004c0:	08004450 	.word	0x08004450
 80004c4:	0800446c 	.word	0x0800446c

080004c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b090      	sub	sp, #64	; 0x40
 80004cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ce:	f107 0318 	add.w	r3, r7, #24
 80004d2:	2228      	movs	r2, #40	; 0x28
 80004d4:	2100      	movs	r1, #0
 80004d6:	4618      	mov	r0, r3
 80004d8:	f003 fb2a 	bl	8003b30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004dc:	1d3b      	adds	r3, r7, #4
 80004de:	2200      	movs	r2, #0
 80004e0:	601a      	str	r2, [r3, #0]
 80004e2:	605a      	str	r2, [r3, #4]
 80004e4:	609a      	str	r2, [r3, #8]
 80004e6:	60da      	str	r2, [r3, #12]
 80004e8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004ea:	2301      	movs	r3, #1
 80004ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004f4:	2300      	movs	r3, #0
 80004f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f8:	2301      	movs	r3, #1
 80004fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004fc:	2302      	movs	r3, #2
 80004fe:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000500:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000504:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000506:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800050a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800050c:	f107 0318 	add.w	r3, r7, #24
 8000510:	4618      	mov	r0, r3
 8000512:	f001 fa83 	bl	8001a1c <HAL_RCC_OscConfig>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d001      	beq.n	8000520 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800051c:	f000 fa46 	bl	80009ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000520:	230f      	movs	r3, #15
 8000522:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000524:	2302      	movs	r3, #2
 8000526:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000528:	2300      	movs	r3, #0
 800052a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800052c:	2300      	movs	r3, #0
 800052e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	2101      	movs	r1, #1
 8000538:	4618      	mov	r0, r3
 800053a:	f001 fcef 	bl	8001f1c <HAL_RCC_ClockConfig>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000544:	f000 fa32 	bl	80009ac <Error_Handler>
  }
}
 8000548:	bf00      	nop
 800054a:	3740      	adds	r7, #64	; 0x40
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b086      	sub	sp, #24
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000556:	f107 0308 	add.w	r3, r7, #8
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000564:	463b      	mov	r3, r7
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800056c:	4b1d      	ldr	r3, [pc, #116]	; (80005e4 <MX_TIM2_Init+0x94>)
 800056e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000572:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000574:	4b1b      	ldr	r3, [pc, #108]	; (80005e4 <MX_TIM2_Init+0x94>)
 8000576:	2200      	movs	r2, #0
 8000578:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057a:	4b1a      	ldr	r3, [pc, #104]	; (80005e4 <MX_TIM2_Init+0x94>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3200;
 8000580:	4b18      	ldr	r3, [pc, #96]	; (80005e4 <MX_TIM2_Init+0x94>)
 8000582:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8000586:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000588:	4b16      	ldr	r3, [pc, #88]	; (80005e4 <MX_TIM2_Init+0x94>)
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800058e:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <MX_TIM2_Init+0x94>)
 8000590:	2200      	movs	r2, #0
 8000592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000594:	4813      	ldr	r0, [pc, #76]	; (80005e4 <MX_TIM2_Init+0x94>)
 8000596:	f001 fe5b 	bl	8002250 <HAL_TIM_Base_Init>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80005a0:	f000 fa04 	bl	80009ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005aa:	f107 0308 	add.w	r3, r7, #8
 80005ae:	4619      	mov	r1, r3
 80005b0:	480c      	ldr	r0, [pc, #48]	; (80005e4 <MX_TIM2_Init+0x94>)
 80005b2:	f002 fa07 	bl	80029c4 <HAL_TIM_ConfigClockSource>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80005bc:	f000 f9f6 	bl	80009ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c0:	2300      	movs	r3, #0
 80005c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005c8:	463b      	mov	r3, r7
 80005ca:	4619      	mov	r1, r3
 80005cc:	4805      	ldr	r0, [pc, #20]	; (80005e4 <MX_TIM2_Init+0x94>)
 80005ce:	f002 fd7b 	bl	80030c8 <HAL_TIMEx_MasterConfigSynchronization>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80005d8:	f000 f9e8 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80005dc:	bf00      	nop
 80005de:	3718      	adds	r7, #24
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	20000220 	.word	0x20000220

080005e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b08e      	sub	sp, #56	; 0x38
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005fc:	f107 0320 	add.w	r3, r7, #32
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
 8000614:	615a      	str	r2, [r3, #20]
 8000616:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000618:	4b2c      	ldr	r3, [pc, #176]	; (80006cc <MX_TIM3_Init+0xe4>)
 800061a:	4a2d      	ldr	r2, [pc, #180]	; (80006d0 <MX_TIM3_Init+0xe8>)
 800061c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800061e:	4b2b      	ldr	r3, [pc, #172]	; (80006cc <MX_TIM3_Init+0xe4>)
 8000620:	2200      	movs	r2, #0
 8000622:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000624:	4b29      	ldr	r3, [pc, #164]	; (80006cc <MX_TIM3_Init+0xe4>)
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1024;
 800062a:	4b28      	ldr	r3, [pc, #160]	; (80006cc <MX_TIM3_Init+0xe4>)
 800062c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000630:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000632:	4b26      	ldr	r3, [pc, #152]	; (80006cc <MX_TIM3_Init+0xe4>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000638:	4b24      	ldr	r3, [pc, #144]	; (80006cc <MX_TIM3_Init+0xe4>)
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800063e:	4823      	ldr	r0, [pc, #140]	; (80006cc <MX_TIM3_Init+0xe4>)
 8000640:	f001 fe06 	bl	8002250 <HAL_TIM_Base_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800064a:	f000 f9af 	bl	80009ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800064e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000652:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000654:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000658:	4619      	mov	r1, r3
 800065a:	481c      	ldr	r0, [pc, #112]	; (80006cc <MX_TIM3_Init+0xe4>)
 800065c:	f002 f9b2 	bl	80029c4 <HAL_TIM_ConfigClockSource>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000666:	f000 f9a1 	bl	80009ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800066a:	4818      	ldr	r0, [pc, #96]	; (80006cc <MX_TIM3_Init+0xe4>)
 800066c:	f001 fe8c 	bl	8002388 <HAL_TIM_PWM_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000676:	f000 f999 	bl	80009ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800067a:	2300      	movs	r3, #0
 800067c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800067e:	2300      	movs	r3, #0
 8000680:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000682:	f107 0320 	add.w	r3, r7, #32
 8000686:	4619      	mov	r1, r3
 8000688:	4810      	ldr	r0, [pc, #64]	; (80006cc <MX_TIM3_Init+0xe4>)
 800068a:	f002 fd1d 	bl	80030c8 <HAL_TIMEx_MasterConfigSynchronization>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000694:	f000 f98a 	bl	80009ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000698:	2360      	movs	r3, #96	; 0x60
 800069a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	220c      	movs	r2, #12
 80006ac:	4619      	mov	r1, r3
 80006ae:	4807      	ldr	r0, [pc, #28]	; (80006cc <MX_TIM3_Init+0xe4>)
 80006b0:	f002 f8ca 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80006ba:	f000 f977 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80006be:	4803      	ldr	r0, [pc, #12]	; (80006cc <MX_TIM3_Init+0xe4>)
 80006c0:	f000 fc5c 	bl	8000f7c <HAL_TIM_MspPostInit>

}
 80006c4:	bf00      	nop
 80006c6:	3738      	adds	r7, #56	; 0x38
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	2000017c 	.word	0x2000017c
 80006d0:	40000400 	.word	0x40000400

080006d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006d8:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 80006da:	4a12      	ldr	r2, [pc, #72]	; (8000724 <MX_USART1_UART_Init+0x50>)
 80006dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006de:	4b10      	ldr	r3, [pc, #64]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 80006e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006f2:	4b0b      	ldr	r3, [pc, #44]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006fe:	4b08      	ldr	r3, [pc, #32]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 8000706:	2200      	movs	r2, #0
 8000708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800070a:	4805      	ldr	r0, [pc, #20]	; (8000720 <MX_USART1_UART_Init+0x4c>)
 800070c:	f002 fd46 	bl	800319c <HAL_UART_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000716:	f000 f949 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800071a:	bf00      	nop
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	2000009c 	.word	0x2000009c
 8000724:	40013800 	.word	0x40013800

08000728 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800072c:	4b11      	ldr	r3, [pc, #68]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800072e:	4a12      	ldr	r2, [pc, #72]	; (8000778 <MX_USART2_UART_Init+0x50>)
 8000730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000734:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 800075a:	2200      	movs	r2, #0
 800075c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800075e:	4805      	ldr	r0, [pc, #20]	; (8000774 <MX_USART2_UART_Init+0x4c>)
 8000760:	f002 fd1c 	bl	800319c <HAL_UART_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800076a:	f000 f91f 	bl	80009ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000268 	.word	0x20000268
 8000778:	40004400 	.word	0x40004400

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	f107 0310 	add.w	r3, r7, #16
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
 800078a:	605a      	str	r2, [r3, #4]
 800078c:	609a      	str	r2, [r3, #8]
 800078e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000790:	4b3e      	ldr	r3, [pc, #248]	; (800088c <MX_GPIO_Init+0x110>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4a3d      	ldr	r2, [pc, #244]	; (800088c <MX_GPIO_Init+0x110>)
 8000796:	f043 0310 	orr.w	r3, r3, #16
 800079a:	6193      	str	r3, [r2, #24]
 800079c:	4b3b      	ldr	r3, [pc, #236]	; (800088c <MX_GPIO_Init+0x110>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	f003 0310 	and.w	r3, r3, #16
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a8:	4b38      	ldr	r3, [pc, #224]	; (800088c <MX_GPIO_Init+0x110>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	4a37      	ldr	r2, [pc, #220]	; (800088c <MX_GPIO_Init+0x110>)
 80007ae:	f043 0320 	orr.w	r3, r3, #32
 80007b2:	6193      	str	r3, [r2, #24]
 80007b4:	4b35      	ldr	r3, [pc, #212]	; (800088c <MX_GPIO_Init+0x110>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	f003 0320 	and.w	r3, r3, #32
 80007bc:	60bb      	str	r3, [r7, #8]
 80007be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c0:	4b32      	ldr	r3, [pc, #200]	; (800088c <MX_GPIO_Init+0x110>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	4a31      	ldr	r2, [pc, #196]	; (800088c <MX_GPIO_Init+0x110>)
 80007c6:	f043 0304 	orr.w	r3, r3, #4
 80007ca:	6193      	str	r3, [r2, #24]
 80007cc:	4b2f      	ldr	r3, [pc, #188]	; (800088c <MX_GPIO_Init+0x110>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	f003 0304 	and.w	r3, r3, #4
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	4b2c      	ldr	r3, [pc, #176]	; (800088c <MX_GPIO_Init+0x110>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a2b      	ldr	r2, [pc, #172]	; (800088c <MX_GPIO_Init+0x110>)
 80007de:	f043 0308 	orr.w	r3, r3, #8
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b29      	ldr	r3, [pc, #164]	; (800088c <MX_GPIO_Init+0x110>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0308 	and.w	r3, r3, #8
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUEPILL_LED_GPIO_Port, BLUEPILL_LED_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f6:	4826      	ldr	r0, [pc, #152]	; (8000890 <MX_GPIO_Init+0x114>)
 80007f8:	f001 f8df 	bl	80019ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_WAKE_GPIO_Port, GSM_WAKE_Pin, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2110      	movs	r1, #16
 8000800:	4824      	ldr	r0, [pc, #144]	; (8000894 <MX_GPIO_Init+0x118>)
 8000802:	f001 f8da 	bl	80019ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, POTS_RM_Pin|POTS_FR_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800080c:	4822      	ldr	r0, [pc, #136]	; (8000898 <MX_GPIO_Init+0x11c>)
 800080e:	f001 f8d4 	bl	80019ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUEPILL_LED_Pin */
  GPIO_InitStruct.Pin = BLUEPILL_LED_Pin;
 8000812:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000816:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000818:	2301      	movs	r3, #1
 800081a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000820:	2302      	movs	r3, #2
 8000822:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUEPILL_LED_GPIO_Port, &GPIO_InitStruct);
 8000824:	f107 0310 	add.w	r3, r7, #16
 8000828:	4619      	mov	r1, r3
 800082a:	4819      	ldr	r0, [pc, #100]	; (8000890 <MX_GPIO_Init+0x114>)
 800082c:	f000 ff34 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_WAKE_Pin */
  GPIO_InitStruct.Pin = GSM_WAKE_Pin;
 8000830:	2310      	movs	r3, #16
 8000832:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000834:	2301      	movs	r3, #1
 8000836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083c:	2302      	movs	r3, #2
 800083e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_WAKE_GPIO_Port, &GPIO_InitStruct);
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	4619      	mov	r1, r3
 8000846:	4813      	ldr	r0, [pc, #76]	; (8000894 <MX_GPIO_Init+0x118>)
 8000848:	f000 ff26 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : POTS_SHK_Pin */
  GPIO_InitStruct.Pin = POTS_SHK_Pin;
 800084c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(POTS_SHK_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 0310 	add.w	r3, r7, #16
 800085e:	4619      	mov	r1, r3
 8000860:	480d      	ldr	r0, [pc, #52]	; (8000898 <MX_GPIO_Init+0x11c>)
 8000862:	f000 ff19 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : POTS_RM_Pin POTS_FR_Pin */
  GPIO_InitStruct.Pin = POTS_RM_Pin|POTS_FR_Pin;
 8000866:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800086a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086c:	2301      	movs	r3, #1
 800086e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2302      	movs	r3, #2
 8000876:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000878:	f107 0310 	add.w	r3, r7, #16
 800087c:	4619      	mov	r1, r3
 800087e:	4806      	ldr	r0, [pc, #24]	; (8000898 <MX_GPIO_Init+0x11c>)
 8000880:	f000 ff0a 	bl	8001698 <HAL_GPIO_Init>

}
 8000884:	bf00      	nop
 8000886:	3720      	adds	r7, #32
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40021000 	.word	0x40021000
 8000890:	40011000 	.word	0x40011000
 8000894:	40010800 	.word	0x40010800
 8000898:	40010c00 	.word	0x40010c00

0800089c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(BLUEPILL_LED_GPIO_Port, BLUEPILL_LED_Pin);
 80008a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a8:	4820      	ldr	r0, [pc, #128]	; (800092c <HAL_UART_RxCpltCallback+0x90>)
 80008aa:	f001 f89e 	bl	80019ea <HAL_GPIO_TogglePin>

	if(huart->Instance==USART1){
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a1f      	ldr	r2, [pc, #124]	; (8000930 <HAL_UART_RxCpltCallback+0x94>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d124      	bne.n	8000902 <HAL_UART_RxCpltCallback+0x66>
		HAL_UART_Receive_IT(&huart1, &UART1_rxChar, 1);
 80008b8:	2201      	movs	r2, #1
 80008ba:	491e      	ldr	r1, [pc, #120]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008bc:	481e      	ldr	r0, [pc, #120]	; (8000938 <HAL_UART_RxCpltCallback+0x9c>)
 80008be:	f002 fcfe 	bl	80032be <HAL_UART_Receive_IT>
		if(UART1_rxChar>='0' && UART1_rxChar<='3'){
 80008c2:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	2b2f      	cmp	r3, #47	; 0x2f
 80008c8:	d90b      	bls.n	80008e2 <HAL_UART_RxCpltCallback+0x46>
 80008ca:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b33      	cmp	r3, #51	; 0x33
 80008d0:	d807      	bhi.n	80008e2 <HAL_UART_RxCpltCallback+0x46>
			signalingFrontPanel(&mySignaling,UART1_rxChar-'0');
 80008d2:	4b18      	ldr	r3, [pc, #96]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	3b30      	subs	r3, #48	; 0x30
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	4619      	mov	r1, r3
 80008dc:	4817      	ldr	r0, [pc, #92]	; (800093c <HAL_UART_RxCpltCallback+0xa0>)
 80008de:	f000 fa13 	bl	8000d08 <signalingFrontPanel>
			}
		if(UART1_rxChar>='a' && UART1_rxChar<='b'){
 80008e2:	4b14      	ldr	r3, [pc, #80]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b60      	cmp	r3, #96	; 0x60
 80008e8:	d90b      	bls.n	8000902 <HAL_UART_RxCpltCallback+0x66>
 80008ea:	4b12      	ldr	r3, [pc, #72]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b62      	cmp	r3, #98	; 0x62
 80008f0:	d807      	bhi.n	8000902 <HAL_UART_RxCpltCallback+0x66>
			ringFrontPanel(&myRing,UART1_rxChar-'a');
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <HAL_UART_RxCpltCallback+0x98>)
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	3b61      	subs	r3, #97	; 0x61
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	4619      	mov	r1, r3
 80008fc:	4810      	ldr	r0, [pc, #64]	; (8000940 <HAL_UART_RxCpltCallback+0xa4>)
 80008fe:	f000 f935 	bl	8000b6c <ringFrontPanel>
			}
	}
	if(huart->Instance==USART2){
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a0f      	ldr	r2, [pc, #60]	; (8000944 <HAL_UART_RxCpltCallback+0xa8>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d10a      	bne.n	8000922 <HAL_UART_RxCpltCallback+0x86>
		gsmUartReceiver(&myGSM, UART2_rxChar);
 800090c:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <HAL_UART_RxCpltCallback+0xac>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	4619      	mov	r1, r3
 8000912:	480e      	ldr	r0, [pc, #56]	; (800094c <HAL_UART_RxCpltCallback+0xb0>)
 8000914:	f7ff fc7e 	bl	8000214 <gsmUartReceiver>
		HAL_UART_Receive_IT(&huart2, &UART2_rxChar, 1);
 8000918:	2201      	movs	r2, #1
 800091a:	490b      	ldr	r1, [pc, #44]	; (8000948 <HAL_UART_RxCpltCallback+0xac>)
 800091c:	480c      	ldr	r0, [pc, #48]	; (8000950 <HAL_UART_RxCpltCallback+0xb4>)
 800091e:	f002 fcce 	bl	80032be <HAL_UART_Receive_IT>
	}

}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40011000 	.word	0x40011000
 8000930:	40013800 	.word	0x40013800
 8000934:	20000204 	.word	0x20000204
 8000938:	2000009c 	.word	0x2000009c
 800093c:	20000160 	.word	0x20000160
 8000940:	20000208 	.word	0x20000208
 8000944:	40004400 	.word	0x40004400
 8000948:	20000178 	.word	0x20000178
 800094c:	200001c4 	.word	0x200001c4
 8000950:	20000268 	.word	0x20000268

08000954 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000964:	d115      	bne.n	8000992 <HAL_TIM_PeriodElapsedCallback+0x3e>
		myTIM2Counter++;
 8000966:	4b0d      	ldr	r3, [pc, #52]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	3301      	adds	r3, #1
 800096c:	b29a      	uxth	r2, r3
 800096e:	4b0b      	ldr	r3, [pc, #44]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000970:	801a      	strh	r2, [r3, #0]
		if(myTIM2Counter>=TIM2_INTERRUPT_FREQUENCY_HZ/CALLBACK_FREQUENCY_HZ)
 8000972:	4b0a      	ldr	r3, [pc, #40]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	2b27      	cmp	r3, #39	; 0x27
 8000978:	d90b      	bls.n	8000992 <HAL_TIM_PeriodElapsedCallback+0x3e>
		{
			//this is executes with frequency of CALLBACK_FREQUENCY_HZ
			myTIM2Counter=0;
 800097a:	4b08      	ldr	r3, [pc, #32]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x48>)
 800097c:	2200      	movs	r2, #0
 800097e:	801a      	strh	r2, [r3, #0]
			pulseDialingCallback(&myDialing);
 8000980:	4807      	ldr	r0, [pc, #28]	; (80009a0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000982:	f000 f833 	bl	80009ec <pulseDialingCallback>
			signalingCallback(&mySignaling);
 8000986:	4807      	ldr	r0, [pc, #28]	; (80009a4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000988:	f000 fa1a 	bl	8000dc0 <signalingCallback>
			ringCallback(&myRing);
 800098c:	4806      	ldr	r0, [pc, #24]	; (80009a8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800098e:	f000 f929 	bl	8000be4 <ringCallback>
		}
	}
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	2000008c 	.word	0x2000008c
 80009a0:	200002ac 	.word	0x200002ac
 80009a4:	20000160 	.word	0x20000160
 80009a8:	20000208 	.word	0x20000208

080009ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b0:	b672      	cpsid	i
}
 80009b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <Error_Handler+0x8>

080009b6 <pulseDialingInit>:
  * @brief  initialize pulse dialing module
  * @param  pulseDialing: pointer to a structure of type pulse_dialing_machine_t. This structure contains state of the ringing module
  * @retval None
  */
void pulseDialingInit(pulse_dialing_machine_t *pulseDialing)
{
 80009b6:	b480      	push	{r7}
 80009b8:	b083      	sub	sp, #12
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
	pulseDialing->Handset_State=HANDSET_ON_HOOK;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2200      	movs	r2, #0
 80009c2:	72da      	strb	r2, [r3, #11]
	pulseDialing->counter=0;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	731a      	strb	r2, [r3, #12]
	pulseDialing->timeSinceLastRisingSlope_milliseconds=0;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	821a      	strh	r2, [r3, #16]
	pulseDialing->time_SHK_staticLevelDuration_milliseconds=0;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2200      	movs	r2, #0
 80009d4:	81da      	strh	r2, [r3, #14]
	pulseDialing->dialedDigit=-1;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	22ff      	movs	r2, #255	; 0xff
 80009da:	749a      	strb	r2, [r3, #18]
	pulseDialing->newEventHandset=0;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2200      	movs	r2, #0
 80009e0:	74da      	strb	r2, [r3, #19]
}
 80009e2:	bf00      	nop
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <pulseDialingCallback>:
  * @param  pulseDialing: pointer to a structure of type pulse_dialing_machine_t. This structure contains state of the ringing module
  * @retval None
  * see //http://www.gordostuff.com/2011/08/telephone-set-function-2-to-provide.html for details of pulse dialing
  */
void pulseDialingCallback(pulse_dialing_machine_t *pulseDialing)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	GPIO_PinState SHK_CurrentLevel; 														//this is SHK signal level observed in current invocation of the callback

	SHK_CurrentLevel=HAL_GPIO_ReadPin(pulseDialing->SHK_GPIO_Port, pulseDialing->SHK_Pin);	//read in current SHK level
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	889b      	ldrh	r3, [r3, #4]
 80009fc:	4619      	mov	r1, r3
 80009fe:	4610      	mov	r0, r2
 8000a00:	f000 ffc4 	bl	800198c <HAL_GPIO_ReadPin>
 8000a04:	4603      	mov	r3, r0
 8000a06:	73fb      	strb	r3, [r7, #15]
	//and recognize if this is continuously HIGH, LOW, rising or falling slope
	if(SHK_CurrentLevel == GPIO_PIN_SET){
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d10b      	bne.n	8000a26 <pulseDialingCallback+0x3a>
		if(pulseDialing->SHK_PreviousLevel == GPIO_PIN_SET)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	799b      	ldrb	r3, [r3, #6]
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d103      	bne.n	8000a1e <pulseDialingCallback+0x32>
			pulseDialing->SHK_State=SHK_HIGH;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2201      	movs	r2, #1
 8000a1a:	729a      	strb	r2, [r3, #10]
 8000a1c:	e00e      	b.n	8000a3c <pulseDialingCallback+0x50>
		else
			pulseDialing->SHK_State=SHK_SLOPE_RISING;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2202      	movs	r2, #2
 8000a22:	729a      	strb	r2, [r3, #10]
 8000a24:	e00a      	b.n	8000a3c <pulseDialingCallback+0x50>
	}
	else{
		if(pulseDialing->SHK_PreviousLevel == GPIO_PIN_SET)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	799b      	ldrb	r3, [r3, #6]
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d103      	bne.n	8000a36 <pulseDialingCallback+0x4a>
			pulseDialing->SHK_State=SHK_SLOPE_FALLING;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2203      	movs	r2, #3
 8000a32:	729a      	strb	r2, [r3, #10]
 8000a34:	e002      	b.n	8000a3c <pulseDialingCallback+0x50>
		else
			pulseDialing->SHK_State=SHK_LOW;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2200      	movs	r2, #0
 8000a3a:	729a      	strb	r2, [r3, #10]
	}

	//currentLevel is stored for next invocation of this function
	pulseDialing->SHK_PreviousLevel=SHK_CurrentLevel;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	7bfa      	ldrb	r2, [r7, #15]
 8000a40:	719a      	strb	r2, [r3, #6]

	//zero timer measuring duration of a static SHK state
	if(pulseDialing->SHK_State==SHK_SLOPE_FALLING || pulseDialing->SHK_State==SHK_SLOPE_RISING){
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	7a9b      	ldrb	r3, [r3, #10]
 8000a46:	2b03      	cmp	r3, #3
 8000a48:	d003      	beq.n	8000a52 <pulseDialingCallback+0x66>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	7a9b      	ldrb	r3, [r3, #10]
 8000a4e:	2b02      	cmp	r3, #2
 8000a50:	d103      	bne.n	8000a5a <pulseDialingCallback+0x6e>
		pulseDialing->time_SHK_staticLevelDuration_milliseconds=0;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	81da      	strh	r2, [r3, #14]
 8000a58:	e00d      	b.n	8000a76 <pulseDialingCallback+0x8a>
	}
	else{ //measure static SHK state duration
		pulseDialing->time_SHK_staticLevelDuration_milliseconds+=(1000/pulseDialing->frequencyCallback_hertz);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	89da      	ldrh	r2, [r3, #14]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	891b      	ldrh	r3, [r3, #8]
 8000a62:	4619      	mov	r1, r3
 8000a64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a68:	fb93 f3f1 	sdiv	r3, r3, r1
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	4413      	add	r3, r2
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	81da      	strh	r2, [r3, #14]
	}

	//recognize lifting the handset and putting it back on hook
	if(pulseDialing->SHK_State==SHK_HIGH
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	7a9b      	ldrb	r3, [r3, #10]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d10e      	bne.n	8000a9c <pulseDialingCallback+0xb0>
		&& pulseDialing->time_SHK_staticLevelDuration_milliseconds>=PULSE_DIALING_HANDSET_QUALIFICATION_MILLISECONDS
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	89db      	ldrh	r3, [r3, #14]
 8000a82:	2bc7      	cmp	r3, #199	; 0xc7
 8000a84:	d90a      	bls.n	8000a9c <pulseDialingCallback+0xb0>
		&& pulseDialing->Handset_State==HANDSET_ON_HOOK){
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	7adb      	ldrb	r3, [r3, #11]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d106      	bne.n	8000a9c <pulseDialingCallback+0xb0>
			pulseDialing->Handset_State=HANDSET_LIFTED;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2201      	movs	r2, #1
 8000a92:	72da      	strb	r2, [r3, #11]
			pulseDialing->newEventHandset=1;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2201      	movs	r2, #1
 8000a98:	74da      	strb	r2, [r3, #19]
 8000a9a:	e011      	b.n	8000ac0 <pulseDialingCallback+0xd4>
	}
	else if(pulseDialing->SHK_State==SHK_LOW
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	7a9b      	ldrb	r3, [r3, #10]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d10d      	bne.n	8000ac0 <pulseDialingCallback+0xd4>
			&& pulseDialing->time_SHK_staticLevelDuration_milliseconds>=PULSE_DIALING_HANDSET_QUALIFICATION_MILLISECONDS
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	89db      	ldrh	r3, [r3, #14]
 8000aa8:	2bc7      	cmp	r3, #199	; 0xc7
 8000aaa:	d909      	bls.n	8000ac0 <pulseDialingCallback+0xd4>
			&& pulseDialing->Handset_State==HANDSET_LIFTED){
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	7adb      	ldrb	r3, [r3, #11]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d105      	bne.n	8000ac0 <pulseDialingCallback+0xd4>
				pulseDialing->Handset_State=HANDSET_ON_HOOK;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	72da      	strb	r2, [r3, #11]
				pulseDialing->newEventHandset=1;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2201      	movs	r2, #1
 8000abe:	74da      	strb	r2, [r3, #19]
		}

	//if handset is lifted
	if(pulseDialing->Handset_State==HANDSET_LIFTED){
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7adb      	ldrb	r3, [r3, #11]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d131      	bne.n	8000b2c <pulseDialingCallback+0x140>
		//recognize dialing numbers
		if(pulseDialing->SHK_State==SHK_SLOPE_RISING){
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	7a9b      	ldrb	r3, [r3, #10]
 8000acc:	2b02      	cmp	r3, #2
 8000ace:	d108      	bne.n	8000ae2 <pulseDialingCallback+0xf6>
			pulseDialing->counter++;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	7b1b      	ldrb	r3, [r3, #12]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	731a      	strb	r2, [r3, #12]
			pulseDialing->timeSinceLastRisingSlope_milliseconds=0;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2200      	movs	r2, #0
 8000ae0:	821a      	strh	r2, [r3, #16]
		}

		if(pulseDialing->SHK_State==SHK_HIGH && pulseDialing->counter){
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	7a9b      	ldrb	r3, [r3, #10]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d120      	bne.n	8000b2c <pulseDialingCallback+0x140>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	7b1b      	ldrb	r3, [r3, #12]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d01c      	beq.n	8000b2c <pulseDialingCallback+0x140>
			pulseDialing->timeSinceLastRisingSlope_milliseconds+=(1000/pulseDialing->frequencyCallback_hertz);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	8a1a      	ldrh	r2, [r3, #16]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	891b      	ldrh	r3, [r3, #8]
 8000afa:	4619      	mov	r1, r3
 8000afc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b00:	fb93 f3f1 	sdiv	r3, r3, r1
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	4413      	add	r3, r2
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	821a      	strh	r2, [r3, #16]
			if(pulseDialing->timeSinceLastRisingSlope_milliseconds>PULSE_DIALING_DIGIT_QUALIFICATION_MILLISECONDS){
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	8a1b      	ldrh	r3, [r3, #16]
 8000b12:	2b64      	cmp	r3, #100	; 0x64
 8000b14:	d90a      	bls.n	8000b2c <pulseDialingCallback+0x140>
				//a digit has been completely dialed and is stored in counter here
				//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
				pulseDialing->dialedDigit=pulseDialing->counter;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	7b1b      	ldrb	r3, [r3, #12]
 8000b1a:	b25a      	sxtb	r2, r3
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	749a      	strb	r2, [r3, #18]
				pulseDialing->counter=0;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2200      	movs	r2, #0
 8000b24:	731a      	strb	r2, [r3, #12]
				pulseDialing->timeSinceLastRisingSlope_milliseconds=0;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2200      	movs	r2, #0
 8000b2a:	821a      	strh	r2, [r3, #16]
			}
		}
	}
}
 8000b2c:	bf00      	nop
 8000b2e:	3710      	adds	r7, #16
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <ringInit>:
  * @brief  initialize ringing module
  * @param  ring: pointer to a structure of type ringer_t. This structure contains state of the ringing module
  * @retval None
  */
void ringInit(ringer_t *ring)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
	ring->callBackCounterBurst=0;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	825a      	strh	r2, [r3, #18]
	HAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6858      	ldr	r0, [r3, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	891b      	ldrh	r3, [r3, #8]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f000 ff34 	bl	80019ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_RESET);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	68d8      	ldr	r0, [r3, #12]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	8a1b      	ldrh	r3, [r3, #16]
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	f000 ff2c 	bl	80019ba <HAL_GPIO_WritePin>
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
	...

08000b6c <ringFrontPanel>:


void ringFrontPanel(ringer_t *ring, uint8_t ringing)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	460b      	mov	r3, r1
 8000b76:	70fb      	strb	r3, [r7, #3]
	static uint8_t previousRequestedRinging=0;
	if(ringing!=previousRequestedRinging){
 8000b78:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <ringFrontPanel+0x74>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	78fa      	ldrb	r2, [r7, #3]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d025      	beq.n	8000bce <ringFrontPanel+0x62>
		switch(ringing){
 8000b82:	78fb      	ldrb	r3, [r7, #3]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d113      	bne.n	8000bb0 <ringFrontPanel+0x44>
		case 0:
			ring->state=RINGER_OFF;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	759a      	strb	r2, [r3, #22]
			HAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET); //ensure line goes into default polarity
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6858      	ldr	r0, [r3, #4]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	891b      	ldrh	r3, [r3, #8]
 8000b96:	2200      	movs	r2, #0
 8000b98:	4619      	mov	r1, r3
 8000b9a:	f000 ff0e 	bl	80019ba <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_RESET); //disable ringing mode in the KS0835 module
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	68d8      	ldr	r0, [r3, #12]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	8a1b      	ldrh	r3, [r3, #16]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f000 ff06 	bl	80019ba <HAL_GPIO_WritePin>
			break;
 8000bae:	e00f      	b.n	8000bd0 <ringFrontPanel+0x64>
		case 1:
		default:
			ring->state=RINGER_RINGING_BURST;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	759a      	strb	r2, [r3, #22]
			ring->callBackCounterDuration_milliseconds=0;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2200      	movs	r2, #0
 8000bba:	829a      	strh	r2, [r3, #20]
			HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_SET);// enable ringing mode
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	68d8      	ldr	r0, [r3, #12]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	8a1b      	ldrh	r3, [r3, #16]
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f000 fef7 	bl	80019ba <HAL_GPIO_WritePin>
			break;
 8000bcc:	e000      	b.n	8000bd0 <ringFrontPanel+0x64>
		}
	}
 8000bce:	bf00      	nop
	previousRequestedRinging=ringing;
 8000bd0:	4a03      	ldr	r2, [pc, #12]	; (8000be0 <ringFrontPanel+0x74>)
 8000bd2:	78fb      	ldrb	r3, [r7, #3]
 8000bd4:	7013      	strb	r3, [r2, #0]
}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000008e 	.word	0x2000008e

08000be4 <ringCallback>:
  * @brief  callback for ringer module - This function must be called with frequency specified in ring->callBackFrequency
  * @param  ring: pointer to a structure of type ringer_t. This structure contains state of the ringing module
  * @retval None
  */
void ringCallback(ringer_t *ring)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	//generating ringing base frequency
	ring->callBackCounterBurst++;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	8a5b      	ldrh	r3, [r3, #18]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	825a      	strh	r2, [r3, #18]
	if((ring->callBackCounterBurst)>=((ring->callBackFrequency)/(2*RINGING_BURST_FREQUENCY))) //two times because there are two slopes in one period, this way generated frequency will be really expressed in Hz
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	8a5a      	ldrh	r2, [r3, #18]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	881b      	ldrh	r3, [r3, #0]
 8000c00:	4940      	ldr	r1, [pc, #256]	; (8000d04 <ringCallback+0x120>)
 8000c02:	fba1 1303 	umull	r1, r3, r1, r3
 8000c06:	091b      	lsrs	r3, r3, #4
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d373      	bcc.n	8000cf6 <ringCallback+0x112>
	{
		ring->callBackCounterBurst=0;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	825a      	strh	r2, [r3, #18]
		ring->callBackCounterDuration_milliseconds+=1000/((ring->callBackFrequency)/(2*RINGING_BURST_FREQUENCY));
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	8a9a      	ldrh	r2, [r3, #20]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	881b      	ldrh	r3, [r3, #0]
 8000c1c:	4939      	ldr	r1, [pc, #228]	; (8000d04 <ringCallback+0x120>)
 8000c1e:	fba1 1303 	umull	r1, r3, r1, r3
 8000c22:	091b      	lsrs	r3, r3, #4
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	4619      	mov	r1, r3
 8000c28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c2c:	fb93 f3f1 	sdiv	r3, r3, r1
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	4413      	add	r3, r2
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	829a      	strh	r2, [r3, #20]
		switch(ring->state)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	7d9b      	ldrb	r3, [r3, #22]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d002      	beq.n	8000c48 <ringCallback+0x64>
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d02e      	beq.n	8000ca4 <ringCallback+0xc0>
 8000c46:	e042      	b.n	8000cce <ringCallback+0xea>
			{
				case RINGER_RINGING_BURST:
					//TODO: I don't know why generated times are not expressed in miliseconds
					if(ring->callBackCounterDuration_milliseconds<10000)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	8a9b      	ldrh	r3, [r3, #20]
 8000c4c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d810      	bhi.n	8000c76 <ringCallback+0x92>
					{
						HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_SET);// ringing mode should be already enabled here but let's make sure
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68d8      	ldr	r0, [r3, #12]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	8a1b      	ldrh	r3, [r3, #16]
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f000 feab 	bl	80019ba <HAL_GPIO_WritePin>
						HAL_GPIO_TogglePin(ring->FR_GPIO_Port, ring->FR_Pin); //toggle FR pin - this generates a tone in the attached telephone
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	685a      	ldr	r2, [r3, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	891b      	ldrh	r3, [r3, #8]
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4610      	mov	r0, r2
 8000c70:	f000 febb 	bl	80019ea <HAL_GPIO_TogglePin>
						HAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET); //ensure FR pin goes back to its default state
						HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_RESET); //disable ringing mode in the KS0835 moduleHAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET);
						ring->callBackCounterDuration_milliseconds=0;
						ring->state=RINGER_RINGING_PAUSE;
					}
					break;
 8000c74:	e042      	b.n	8000cfc <ringCallback+0x118>
						HAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET); //ensure FR pin goes back to its default state
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6858      	ldr	r0, [r3, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	891b      	ldrh	r3, [r3, #8]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4619      	mov	r1, r3
 8000c82:	f000 fe9a 	bl	80019ba <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_RESET); //disable ringing mode in the KS0835 moduleHAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	68d8      	ldr	r0, [r3, #12]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	8a1b      	ldrh	r3, [r3, #16]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	4619      	mov	r1, r3
 8000c92:	f000 fe92 	bl	80019ba <HAL_GPIO_WritePin>
						ring->callBackCounterDuration_milliseconds=0;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	829a      	strh	r2, [r3, #20]
						ring->state=RINGER_RINGING_PAUSE;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	759a      	strb	r2, [r3, #22]
					break;
 8000ca2:	e02b      	b.n	8000cfc <ringCallback+0x118>
				case RINGER_RINGING_PAUSE:
					if(ring->callBackCounterDuration_milliseconds>10000)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	8a9b      	ldrh	r3, [r3, #20]
 8000ca8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d924      	bls.n	8000cfa <ringCallback+0x116>
						{
							ring->callBackCounterDuration_milliseconds=0;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	829a      	strh	r2, [r3, #20]
							ring->state=RINGER_RINGING_BURST;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2201      	movs	r2, #1
 8000cba:	759a      	strb	r2, [r3, #22]
							HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_SET);// enable ringing mode
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	68d8      	ldr	r0, [r3, #12]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	8a1b      	ldrh	r3, [r3, #16]
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f000 fe77 	bl	80019ba <HAL_GPIO_WritePin>
						}
					break;
 8000ccc:	e015      	b.n	8000cfa <ringCallback+0x116>
				case RINGER_OFF:
				default:
					HAL_GPIO_WritePin(ring->FR_GPIO_Port, ring->FR_Pin, GPIO_PIN_RESET); //ensure line goes into default polarity
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6858      	ldr	r0, [r3, #4]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	891b      	ldrh	r3, [r3, #8]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	4619      	mov	r1, r3
 8000cda:	f000 fe6e 	bl	80019ba <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(ring->RM_GPIO_Port, ring->RM_Pin, GPIO_PIN_RESET); //disable ringing mode in the KS0835 module
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	68d8      	ldr	r0, [r3, #12]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	8a1b      	ldrh	r3, [r3, #16]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	4619      	mov	r1, r3
 8000cea:	f000 fe66 	bl	80019ba <HAL_GPIO_WritePin>
					ring->callBackCounterDuration_milliseconds=0;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	829a      	strh	r2, [r3, #20]
					break;
 8000cf4:	e002      	b.n	8000cfc <ringCallback+0x118>
			}
	}
 8000cf6:	bf00      	nop
 8000cf8:	e000      	b.n	8000cfc <ringCallback+0x118>
					break;
 8000cfa:	bf00      	nop
}
 8000cfc:	bf00      	nop
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	51eb851f 	.word	0x51eb851f

08000d08 <signalingFrontPanel>:
  * @brief  "public" interface for changing signalling pattern
  * @param  signaling: pointer to a structure of type signaling_t.
  * @param pattern - requested pattern: 0 for no tone, 1 for continuous tone, 2 for dialing tone etc...
  * @retval None
  */
void signalingFrontPanel(signaling_t *signaling, uint8_t pattern){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	70fb      	strb	r3, [r7, #3]
	static uint8_t previousRequestedPattern=0;

	if(pattern!=previousRequestedPattern){
 8000d14:	4b29      	ldr	r3, [pc, #164]	; (8000dbc <signalingFrontPanel+0xb4>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	78fa      	ldrb	r2, [r7, #3]
 8000d1a:	429a      	cmp	r2, r3
 8000d1c:	d044      	beq.n	8000da8 <signalingFrontPanel+0xa0>
		switch(pattern)
 8000d1e:	78fb      	ldrb	r3, [r7, #3]
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	d843      	bhi.n	8000dac <signalingFrontPanel+0xa4>
 8000d24:	a201      	add	r2, pc, #4	; (adr r2, 8000d2c <signalingFrontPanel+0x24>)
 8000d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d2a:	bf00      	nop
 8000d2c:	08000d3d 	.word	0x08000d3d
 8000d30:	08000d51 	.word	0x08000d51
 8000d34:	08000d65 	.word	0x08000d65
 8000d38:	08000d85 	.word	0x08000d85
			{
			case 0: // quiet
				signaling->state=SIGNALING_INTERNAL_STATE_OFF;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	741a      	strb	r2, [r3, #16]
				HAL_TIM_PWM_Stop(signaling->timer, TIM_CHANNEL_4); 				//stop generating tone
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	695b      	ldr	r3, [r3, #20]
 8000d46:	210c      	movs	r1, #12
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f001 fc11 	bl	8002570 <HAL_TIM_PWM_Stop>
				break;
 8000d4e:	e02e      	b.n	8000dae <signalingFrontPanel+0xa6>
			case 1: // continuous tone = line ready
				signaling->state=SIGNALING_INTERNAL_STATE_CONTINUOUS;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2201      	movs	r2, #1
 8000d54:	741a      	strb	r2, [r3, #16]
				HAL_TIM_PWM_Start(signaling->timer, TIM_CHANNEL_4);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	210c      	movs	r1, #12
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f001 fb6b 	bl	8002438 <HAL_TIM_PWM_Start>
				break;
 8000d62:	e024      	b.n	8000dae <signalingFrontPanel+0xa6>
			case 2: // pulsed tone = number dialing
				signaling->toneOnDuration_milliseconds=200;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	22c8      	movs	r2, #200	; 0xc8
 8000d68:	815a      	strh	r2, [r3, #10]
				signaling->toneOffDuration_milliseconds=200;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	22c8      	movs	r2, #200	; 0xc8
 8000d6e:	819a      	strh	r2, [r3, #12]
				signaling->state=SIGNALING_INTERNAL_STATE_TONE;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2202      	movs	r2, #2
 8000d74:	741a      	strb	r2, [r3, #16]
				HAL_TIM_PWM_Start(signaling->timer, TIM_CHANNEL_4);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	210c      	movs	r1, #12
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f001 fb5b 	bl	8002438 <HAL_TIM_PWM_Start>
				break;
 8000d82:	e014      	b.n	8000dae <signalingFrontPanel+0xa6>
			case 3: // ringing
				signaling->toneOnDuration_milliseconds=1000;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d8a:	815a      	strh	r2, [r3, #10]
				signaling->toneOffDuration_milliseconds=2000;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d92:	819a      	strh	r2, [r3, #12]
				signaling->state=SIGNALING_INTERNAL_STATE_TONE;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2202      	movs	r2, #2
 8000d98:	741a      	strb	r2, [r3, #16]
				HAL_TIM_PWM_Start(signaling->timer, TIM_CHANNEL_4);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	695b      	ldr	r3, [r3, #20]
 8000d9e:	210c      	movs	r1, #12
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fb49 	bl	8002438 <HAL_TIM_PWM_Start>
				break;
 8000da6:	e002      	b.n	8000dae <signalingFrontPanel+0xa6>
			default:

				break;
			}
	}
 8000da8:	bf00      	nop
 8000daa:	e000      	b.n	8000dae <signalingFrontPanel+0xa6>
				break;
 8000dac:	bf00      	nop

	previousRequestedPattern=pattern;
 8000dae:	4a03      	ldr	r2, [pc, #12]	; (8000dbc <signalingFrontPanel+0xb4>)
 8000db0:	78fb      	ldrb	r3, [r7, #3]
 8000db2:	7013      	strb	r3, [r2, #0]
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	2000008f 	.word	0x2000008f

08000dc0 <signalingCallback>:

void signalingCallback(signaling_t *signaling){
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	signaling->currentStateDuration_milliseconds+=1000/signaling->frequencyCallback_hertz;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	89da      	ldrh	r2, [r3, #14]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dd4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	4413      	add	r3, r2
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	81da      	strh	r2, [r3, #14]

	switch(signaling->state)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	7c1b      	ldrb	r3, [r3, #16]
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d002      	beq.n	8000df0 <signalingCallback+0x30>
 8000dea:	2b03      	cmp	r3, #3
 8000dec:	d013      	beq.n	8000e16 <signalingCallback+0x56>
 8000dee:	e025      	b.n	8000e3c <signalingCallback+0x7c>
	{
	case SIGNALING_INTERNAL_STATE_TONE: //in this state a tone is being generated
		if(signaling->currentStateDuration_milliseconds>=signaling->toneOnDuration_milliseconds){ //if the tone has been generated long enough
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	89da      	ldrh	r2, [r3, #14]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	895b      	ldrh	r3, [r3, #10]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d323      	bcc.n	8000e44 <signalingCallback+0x84>
			HAL_TIM_PWM_Stop(signaling->timer, TIM_CHANNEL_4); 				//stop generating tone
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	695b      	ldr	r3, [r3, #20]
 8000e00:	210c      	movs	r1, #12
 8000e02:	4618      	mov	r0, r3
 8000e04:	f001 fbb4 	bl	8002570 <HAL_TIM_PWM_Stop>
			signaling->state=SIGNALING_INTERNAL_STATE_PAUSE;							//change state to SIGNALING_STATE_PASUE
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	741a      	strb	r2, [r3, #16]
			signaling->currentStateDuration_milliseconds=0; 				//reset counter
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2200      	movs	r2, #0
 8000e12:	81da      	strh	r2, [r3, #14]
			}

		break;
 8000e14:	e016      	b.n	8000e44 <signalingCallback+0x84>
	case SIGNALING_INTERNAL_STATE_PAUSE:
		if(signaling->currentStateDuration_milliseconds>=signaling->toneOffDuration_milliseconds){ //if the pause has been generated long enough
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	89da      	ldrh	r2, [r3, #14]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	899b      	ldrh	r3, [r3, #12]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d312      	bcc.n	8000e48 <signalingCallback+0x88>
			HAL_TIM_PWM_Start(signaling->timer, TIM_CHANNEL_4); 			//start generating tone
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	695b      	ldr	r3, [r3, #20]
 8000e26:	210c      	movs	r1, #12
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f001 fb05 	bl	8002438 <HAL_TIM_PWM_Start>
			signaling->state=SIGNALING_INTERNAL_STATE_TONE;							//change state to SIGNALING_STATE_PASUE
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2202      	movs	r2, #2
 8000e32:	741a      	strb	r2, [r3, #16]
			signaling->currentStateDuration_milliseconds=0; 				//reset counter
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2200      	movs	r2, #0
 8000e38:	81da      	strh	r2, [r3, #14]
			}
		break;
 8000e3a:	e005      	b.n	8000e48 <signalingCallback+0x88>
	case SIGNALING_INTERNAL_STATE_CONTINUOUS:
	case SIGNALING_INTERNAL_STATE_OFF:
	default:
		signaling->currentStateDuration_milliseconds=0;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2200      	movs	r2, #0
 8000e40:	81da      	strh	r2, [r3, #14]
		break;
 8000e42:	e002      	b.n	8000e4a <signalingCallback+0x8a>
		break;
 8000e44:	bf00      	nop
 8000e46:	e000      	b.n	8000e4a <signalingCallback+0x8a>
		break;
 8000e48:	bf00      	nop
	}
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <signalingInit>:


//currently this function assumes that PWM channel 4 is used
//it is not reconfigurable on the fly for other PWM channels
void signalingInit(signaling_t *signaling){
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]

	uint32_t psc; //psc is prescaler value needed for PWM channel to generate required frequency
	uint16_t ccr; //ccr is defining duty cycle of generated PWM

	psc=(signaling->fclk_hertz)/(1023*(signaling->toneFrequency_hertz));	//calculate necessary prescaler value
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685a      	ldr	r2, [r3, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	891b      	ldrh	r3, [r3, #8]
 8000e62:	4619      	mov	r1, r3
 8000e64:	460b      	mov	r3, r1
 8000e66:	029b      	lsls	r3, r3, #10
 8000e68:	1a5b      	subs	r3, r3, r1
 8000e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e6e:	60fb      	str	r3, [r7, #12]
	if(psc<UINT16_MAX){ //timer can accept only 16 bit results
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d812      	bhi.n	8000ea0 <signalingInit+0x4e>
		ccr=512;
 8000e7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e7e:	817b      	strh	r3, [r7, #10]
		signaling->timer->Instance->PSC=psc;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	695b      	ldr	r3, [r3, #20]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	68fa      	ldr	r2, [r7, #12]
 8000e88:	629a      	str	r2, [r3, #40]	; 0x28
		signaling->timer->Instance->CCR4=ccr; //50% duty cycle of generated square signal
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	897a      	ldrh	r2, [r7, #10]
 8000e92:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_PWM_Start(signaling->timer, TIM_CHANNEL_4);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	695b      	ldr	r3, [r3, #20]
 8000e98:	210c      	movs	r1, #12
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f001 facc 	bl	8002438 <HAL_TIM_PWM_Start>
		//return 0;
	}
	//return 1;
}
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eae:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <HAL_MspInit+0x5c>)
 8000eb0:	699b      	ldr	r3, [r3, #24]
 8000eb2:	4a14      	ldr	r2, [pc, #80]	; (8000f04 <HAL_MspInit+0x5c>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6193      	str	r3, [r2, #24]
 8000eba:	4b12      	ldr	r3, [pc, #72]	; (8000f04 <HAL_MspInit+0x5c>)
 8000ebc:	699b      	ldr	r3, [r3, #24]
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <HAL_MspInit+0x5c>)
 8000ec8:	69db      	ldr	r3, [r3, #28]
 8000eca:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <HAL_MspInit+0x5c>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed0:	61d3      	str	r3, [r2, #28]
 8000ed2:	4b0c      	ldr	r3, [pc, #48]	; (8000f04 <HAL_MspInit+0x5c>)
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <HAL_MspInit+0x60>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <HAL_MspInit+0x60>)
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr
 8000f04:	40021000 	.word	0x40021000
 8000f08:	40010000 	.word	0x40010000

08000f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f1c:	d114      	bne.n	8000f48 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <HAL_TIM_Base_MspInit+0x68>)
 8000f20:	69db      	ldr	r3, [r3, #28]
 8000f22:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <HAL_TIM_Base_MspInit+0x68>)
 8000f24:	f043 0301 	orr.w	r3, r3, #1
 8000f28:	61d3      	str	r3, [r2, #28]
 8000f2a:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <HAL_TIM_Base_MspInit+0x68>)
 8000f2c:	69db      	ldr	r3, [r3, #28]
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2100      	movs	r1, #0
 8000f3a:	201c      	movs	r0, #28
 8000f3c:	f000 fac5 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f40:	201c      	movs	r0, #28
 8000f42:	f000 fade 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f46:	e010      	b.n	8000f6a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0a      	ldr	r2, [pc, #40]	; (8000f78 <HAL_TIM_Base_MspInit+0x6c>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d10b      	bne.n	8000f6a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f52:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <HAL_TIM_Base_MspInit+0x68>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	4a07      	ldr	r2, [pc, #28]	; (8000f74 <HAL_TIM_Base_MspInit+0x68>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	61d3      	str	r3, [r2, #28]
 8000f5e:	4b05      	ldr	r3, [pc, #20]	; (8000f74 <HAL_TIM_Base_MspInit+0x68>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]
}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40021000 	.word	0x40021000
 8000f78:	40000400 	.word	0x40000400

08000f7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b088      	sub	sp, #32
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0310 	add.w	r3, r7, #16
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a0f      	ldr	r2, [pc, #60]	; (8000fd4 <HAL_TIM_MspPostInit+0x58>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d117      	bne.n	8000fcc <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_TIM_MspPostInit+0x5c>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	; (8000fd8 <HAL_TIM_MspPostInit+0x5c>)
 8000fa2:	f043 0308 	orr.w	r3, r3, #8
 8000fa6:	6193      	str	r3, [r2, #24]
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_TIM_MspPostInit+0x5c>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	f003 0308 	and.w	r3, r3, #8
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = AU_PWM_Pin;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AU_PWM_GPIO_Port, &GPIO_InitStruct);
 8000fc0:	f107 0310 	add.w	r3, r7, #16
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4805      	ldr	r0, [pc, #20]	; (8000fdc <HAL_TIM_MspPostInit+0x60>)
 8000fc8:	f000 fb66 	bl	8001698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000fcc:	bf00      	nop
 8000fce:	3720      	adds	r7, #32
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40000400 	.word	0x40000400
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40010c00 	.word	0x40010c00

08000fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08a      	sub	sp, #40	; 0x28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 0318 	add.w	r3, r7, #24
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a3f      	ldr	r2, [pc, #252]	; (80010f8 <HAL_UART_MspInit+0x118>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d13a      	bne.n	8001076 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001000:	4b3e      	ldr	r3, [pc, #248]	; (80010fc <HAL_UART_MspInit+0x11c>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	4a3d      	ldr	r2, [pc, #244]	; (80010fc <HAL_UART_MspInit+0x11c>)
 8001006:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800100a:	6193      	str	r3, [r2, #24]
 800100c:	4b3b      	ldr	r3, [pc, #236]	; (80010fc <HAL_UART_MspInit+0x11c>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001018:	4b38      	ldr	r3, [pc, #224]	; (80010fc <HAL_UART_MspInit+0x11c>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	4a37      	ldr	r2, [pc, #220]	; (80010fc <HAL_UART_MspInit+0x11c>)
 800101e:	f043 0304 	orr.w	r3, r3, #4
 8001022:	6193      	str	r3, [r2, #24]
 8001024:	4b35      	ldr	r3, [pc, #212]	; (80010fc <HAL_UART_MspInit+0x11c>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f003 0304 	and.w	r3, r3, #4
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001030:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103e:	f107 0318 	add.w	r3, r7, #24
 8001042:	4619      	mov	r1, r3
 8001044:	482e      	ldr	r0, [pc, #184]	; (8001100 <HAL_UART_MspInit+0x120>)
 8001046:	f000 fb27 	bl	8001698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800104a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800104e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001058:	f107 0318 	add.w	r3, r7, #24
 800105c:	4619      	mov	r1, r3
 800105e:	4828      	ldr	r0, [pc, #160]	; (8001100 <HAL_UART_MspInit+0x120>)
 8001060:	f000 fb1a 	bl	8001698 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	2025      	movs	r0, #37	; 0x25
 800106a:	f000 fa2e 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800106e:	2025      	movs	r0, #37	; 0x25
 8001070:	f000 fa47 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001074:	e03c      	b.n	80010f0 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a22      	ldr	r2, [pc, #136]	; (8001104 <HAL_UART_MspInit+0x124>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d137      	bne.n	80010f0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001080:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <HAL_UART_MspInit+0x11c>)
 8001082:	69db      	ldr	r3, [r3, #28]
 8001084:	4a1d      	ldr	r2, [pc, #116]	; (80010fc <HAL_UART_MspInit+0x11c>)
 8001086:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800108a:	61d3      	str	r3, [r2, #28]
 800108c:	4b1b      	ldr	r3, [pc, #108]	; (80010fc <HAL_UART_MspInit+0x11c>)
 800108e:	69db      	ldr	r3, [r3, #28]
 8001090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001098:	4b18      	ldr	r3, [pc, #96]	; (80010fc <HAL_UART_MspInit+0x11c>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	4a17      	ldr	r2, [pc, #92]	; (80010fc <HAL_UART_MspInit+0x11c>)
 800109e:	f043 0304 	orr.w	r3, r3, #4
 80010a2:	6193      	str	r3, [r2, #24]
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <HAL_UART_MspInit+0x11c>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	f003 0304 	and.w	r3, r3, #4
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010b0:	2304      	movs	r3, #4
 80010b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b4:	2302      	movs	r3, #2
 80010b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b8:	2303      	movs	r3, #3
 80010ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010bc:	f107 0318 	add.w	r3, r7, #24
 80010c0:	4619      	mov	r1, r3
 80010c2:	480f      	ldr	r0, [pc, #60]	; (8001100 <HAL_UART_MspInit+0x120>)
 80010c4:	f000 fae8 	bl	8001698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010c8:	2308      	movs	r3, #8
 80010ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d4:	f107 0318 	add.w	r3, r7, #24
 80010d8:	4619      	mov	r1, r3
 80010da:	4809      	ldr	r0, [pc, #36]	; (8001100 <HAL_UART_MspInit+0x120>)
 80010dc:	f000 fadc 	bl	8001698 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2100      	movs	r1, #0
 80010e4:	2026      	movs	r0, #38	; 0x26
 80010e6:	f000 f9f0 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010ea:	2026      	movs	r0, #38	; 0x26
 80010ec:	f000 fa09 	bl	8001502 <HAL_NVIC_EnableIRQ>
}
 80010f0:	bf00      	nop
 80010f2:	3728      	adds	r7, #40	; 0x28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40013800 	.word	0x40013800
 80010fc:	40021000 	.word	0x40021000
 8001100:	40010800 	.word	0x40010800
 8001104:	40004400 	.word	0x40004400

08001108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800110c:	e7fe      	b.n	800110c <NMI_Handler+0x4>

0800110e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001112:	e7fe      	b.n	8001112 <HardFault_Handler+0x4>

08001114 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001118:	e7fe      	b.n	8001118 <MemManage_Handler+0x4>

0800111a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800111e:	e7fe      	b.n	800111e <BusFault_Handler+0x4>

08001120 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001124:	e7fe      	b.n	8001124 <UsageFault_Handler+0x4>

08001126 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr

08001132 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr

0800113e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800114e:	f000 f8c9 	bl	80012e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800115c:	4802      	ldr	r0, [pc, #8]	; (8001168 <TIM2_IRQHandler+0x10>)
 800115e:	f001 fa6b 	bl	8002638 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000220 	.word	0x20000220

0800116c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001170:	4802      	ldr	r0, [pc, #8]	; (800117c <USART1_IRQHandler+0x10>)
 8001172:	f002 f8d5 	bl	8003320 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	2000009c 	.word	0x2000009c

08001180 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001184:	4802      	ldr	r0, [pc, #8]	; (8001190 <USART2_IRQHandler+0x10>)
 8001186:	f002 f8cb 	bl	8003320 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000268 	.word	0x20000268

08001194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800119c:	4a14      	ldr	r2, [pc, #80]	; (80011f0 <_sbrk+0x5c>)
 800119e:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <_sbrk+0x60>)
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <_sbrk+0x64>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d102      	bne.n	80011b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <_sbrk+0x64>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <_sbrk+0x68>)
 80011b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <_sbrk+0x64>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4413      	add	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d207      	bcs.n	80011d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c4:	f002 fc8a 	bl	8003adc <__errno>
 80011c8:	4603      	mov	r3, r0
 80011ca:	220c      	movs	r2, #12
 80011cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	e009      	b.n	80011e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <_sbrk+0x64>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011da:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <_sbrk+0x64>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <_sbrk+0x64>)
 80011e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e6:	68fb      	ldr	r3, [r7, #12]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20002800 	.word	0x20002800
 80011f4:	00000400 	.word	0x00000400
 80011f8:	20000090 	.word	0x20000090
 80011fc:	200002d8 	.word	0x200002d8

08001200 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr

0800120c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800120c:	480c      	ldr	r0, [pc, #48]	; (8001240 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800120e:	490d      	ldr	r1, [pc, #52]	; (8001244 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001210:	4a0d      	ldr	r2, [pc, #52]	; (8001248 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001214:	e002      	b.n	800121c <LoopCopyDataInit>

08001216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800121a:	3304      	adds	r3, #4

0800121c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800121c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001220:	d3f9      	bcc.n	8001216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001222:	4a0a      	ldr	r2, [pc, #40]	; (800124c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001224:	4c0a      	ldr	r4, [pc, #40]	; (8001250 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001228:	e001      	b.n	800122e <LoopFillZerobss>

0800122a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800122a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800122c:	3204      	adds	r2, #4

0800122e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001230:	d3fb      	bcc.n	800122a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001232:	f7ff ffe5 	bl	8001200 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001236:	f002 fc57 	bl	8003ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800123a:	f7ff f86b 	bl	8000314 <main>
  bx lr
 800123e:	4770      	bx	lr
  ldr r0, =_sdata
 8001240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001244:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001248:	080044ec 	.word	0x080044ec
  ldr r2, =_sbss
 800124c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001250:	200002d4 	.word	0x200002d4

08001254 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001254:	e7fe      	b.n	8001254 <ADC1_2_IRQHandler>
	...

08001258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800125c:	4b08      	ldr	r3, [pc, #32]	; (8001280 <HAL_Init+0x28>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a07      	ldr	r2, [pc, #28]	; (8001280 <HAL_Init+0x28>)
 8001262:	f043 0310 	orr.w	r3, r3, #16
 8001266:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001268:	2003      	movs	r0, #3
 800126a:	f000 f923 	bl	80014b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800126e:	200f      	movs	r0, #15
 8001270:	f000 f808 	bl	8001284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001274:	f7ff fe18 	bl	8000ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40022000 	.word	0x40022000

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_InitTick+0x54>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b12      	ldr	r3, [pc, #72]	; (80012dc <HAL_InitTick+0x58>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	4619      	mov	r1, r3
 8001296:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129a:	fbb3 f3f1 	udiv	r3, r3, r1
 800129e:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f93b 	bl	800151e <HAL_SYSTICK_Config>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e00e      	b.n	80012d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2b0f      	cmp	r3, #15
 80012b6:	d80a      	bhi.n	80012ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012b8:	2200      	movs	r2, #0
 80012ba:	6879      	ldr	r1, [r7, #4]
 80012bc:	f04f 30ff 	mov.w	r0, #4294967295
 80012c0:	f000 f903 	bl	80014ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012c4:	4a06      	ldr	r2, [pc, #24]	; (80012e0 <HAL_InitTick+0x5c>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e000      	b.n	80012d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000000 	.word	0x20000000
 80012dc:	20000008 	.word	0x20000008
 80012e0:	20000004 	.word	0x20000004

080012e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <HAL_IncTick+0x1c>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b05      	ldr	r3, [pc, #20]	; (8001304 <HAL_IncTick+0x20>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4413      	add	r3, r2
 80012f4:	4a03      	ldr	r2, [pc, #12]	; (8001304 <HAL_IncTick+0x20>)
 80012f6:	6013      	str	r3, [r2, #0]
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr
 8001300:	20000008 	.word	0x20000008
 8001304:	200002c0 	.word	0x200002c0

08001308 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return uwTick;
 800130c:	4b02      	ldr	r3, [pc, #8]	; (8001318 <HAL_GetTick+0x10>)
 800130e:	681b      	ldr	r3, [r3, #0]
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	200002c0 	.word	0x200002c0

0800131c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <__NVIC_SetPriorityGrouping+0x44>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001338:	4013      	ands	r3, r2
 800133a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001344:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800134c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800134e:	4a04      	ldr	r2, [pc, #16]	; (8001360 <__NVIC_SetPriorityGrouping+0x44>)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	60d3      	str	r3, [r2, #12]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <__NVIC_GetPriorityGrouping+0x18>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	0a1b      	lsrs	r3, r3, #8
 800136e:	f003 0307 	and.w	r3, r3, #7
}
 8001372:	4618      	mov	r0, r3
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	2b00      	cmp	r3, #0
 8001390:	db0b      	blt.n	80013aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	f003 021f 	and.w	r2, r3, #31
 8001398:	4906      	ldr	r1, [pc, #24]	; (80013b4 <__NVIC_EnableIRQ+0x34>)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	095b      	lsrs	r3, r3, #5
 80013a0:	2001      	movs	r0, #1
 80013a2:	fa00 f202 	lsl.w	r2, r0, r2
 80013a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr
 80013b4:	e000e100 	.word	0xe000e100

080013b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	6039      	str	r1, [r7, #0]
 80013c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	db0a      	blt.n	80013e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	490c      	ldr	r1, [pc, #48]	; (8001404 <__NVIC_SetPriority+0x4c>)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	0112      	lsls	r2, r2, #4
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	440b      	add	r3, r1
 80013dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e0:	e00a      	b.n	80013f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4908      	ldr	r1, [pc, #32]	; (8001408 <__NVIC_SetPriority+0x50>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	3b04      	subs	r3, #4
 80013f0:	0112      	lsls	r2, r2, #4
 80013f2:	b2d2      	uxtb	r2, r2
 80013f4:	440b      	add	r3, r1
 80013f6:	761a      	strb	r2, [r3, #24]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000e100 	.word	0xe000e100
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800140c:	b480      	push	{r7}
 800140e:	b089      	sub	sp, #36	; 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f1c3 0307 	rsb	r3, r3, #7
 8001426:	2b04      	cmp	r3, #4
 8001428:	bf28      	it	cs
 800142a:	2304      	movcs	r3, #4
 800142c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3304      	adds	r3, #4
 8001432:	2b06      	cmp	r3, #6
 8001434:	d902      	bls.n	800143c <NVIC_EncodePriority+0x30>
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3b03      	subs	r3, #3
 800143a:	e000      	b.n	800143e <NVIC_EncodePriority+0x32>
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001440:	f04f 32ff 	mov.w	r2, #4294967295
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43da      	mvns	r2, r3
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	401a      	ands	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	fa01 f303 	lsl.w	r3, r1, r3
 800145e:	43d9      	mvns	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	4313      	orrs	r3, r2
         );
}
 8001466:	4618      	mov	r0, r3
 8001468:	3724      	adds	r7, #36	; 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001480:	d301      	bcc.n	8001486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001482:	2301      	movs	r3, #1
 8001484:	e00f      	b.n	80014a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001486:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <SysTick_Config+0x40>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800148e:	210f      	movs	r1, #15
 8001490:	f04f 30ff 	mov.w	r0, #4294967295
 8001494:	f7ff ff90 	bl	80013b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <SysTick_Config+0x40>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <SysTick_Config+0x40>)
 80014a0:	2207      	movs	r2, #7
 80014a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff2d 	bl	800131c <__NVIC_SetPriorityGrouping>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014dc:	f7ff ff42 	bl	8001364 <__NVIC_GetPriorityGrouping>
 80014e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	68b9      	ldr	r1, [r7, #8]
 80014e6:	6978      	ldr	r0, [r7, #20]
 80014e8:	f7ff ff90 	bl	800140c <NVIC_EncodePriority>
 80014ec:	4602      	mov	r2, r0
 80014ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff5f 	bl	80013b8 <__NVIC_SetPriority>
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff35 	bl	8001380 <__NVIC_EnableIRQ>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ffa2 	bl	8001470 <SysTick_Config>
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001536:	b480      	push	{r7}
 8001538:	b085      	sub	sp, #20
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800153e:	2300      	movs	r3, #0
 8001540:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001548:	2b02      	cmp	r3, #2
 800154a:	d008      	beq.n	800155e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2204      	movs	r2, #4
 8001550:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e020      	b.n	80015a0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 020e 	bic.w	r2, r2, #14
 800156c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 0201 	bic.w	r2, r2, #1
 800157c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001586:	2101      	movs	r1, #1
 8001588:	fa01 f202 	lsl.w	r2, r1, r2
 800158c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800159e:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
	...

080015ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d005      	beq.n	80015ce <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2204      	movs	r2, #4
 80015c6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	73fb      	strb	r3, [r7, #15]
 80015cc:	e051      	b.n	8001672 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 020e 	bic.w	r2, r2, #14
 80015dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f022 0201 	bic.w	r2, r2, #1
 80015ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a22      	ldr	r2, [pc, #136]	; (800167c <HAL_DMA_Abort_IT+0xd0>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d029      	beq.n	800164c <HAL_DMA_Abort_IT+0xa0>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a20      	ldr	r2, [pc, #128]	; (8001680 <HAL_DMA_Abort_IT+0xd4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d022      	beq.n	8001648 <HAL_DMA_Abort_IT+0x9c>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a1f      	ldr	r2, [pc, #124]	; (8001684 <HAL_DMA_Abort_IT+0xd8>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d01a      	beq.n	8001642 <HAL_DMA_Abort_IT+0x96>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a1d      	ldr	r2, [pc, #116]	; (8001688 <HAL_DMA_Abort_IT+0xdc>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d012      	beq.n	800163c <HAL_DMA_Abort_IT+0x90>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a1c      	ldr	r2, [pc, #112]	; (800168c <HAL_DMA_Abort_IT+0xe0>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d00a      	beq.n	8001636 <HAL_DMA_Abort_IT+0x8a>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a1a      	ldr	r2, [pc, #104]	; (8001690 <HAL_DMA_Abort_IT+0xe4>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d102      	bne.n	8001630 <HAL_DMA_Abort_IT+0x84>
 800162a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800162e:	e00e      	b.n	800164e <HAL_DMA_Abort_IT+0xa2>
 8001630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001634:	e00b      	b.n	800164e <HAL_DMA_Abort_IT+0xa2>
 8001636:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800163a:	e008      	b.n	800164e <HAL_DMA_Abort_IT+0xa2>
 800163c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001640:	e005      	b.n	800164e <HAL_DMA_Abort_IT+0xa2>
 8001642:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001646:	e002      	b.n	800164e <HAL_DMA_Abort_IT+0xa2>
 8001648:	2310      	movs	r3, #16
 800164a:	e000      	b.n	800164e <HAL_DMA_Abort_IT+0xa2>
 800164c:	2301      	movs	r3, #1
 800164e:	4a11      	ldr	r2, [pc, #68]	; (8001694 <HAL_DMA_Abort_IT+0xe8>)
 8001650:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2201      	movs	r2, #1
 8001656:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001666:	2b00      	cmp	r3, #0
 8001668:	d003      	beq.n	8001672 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	4798      	blx	r3
    } 
  }
  return status;
 8001672:	7bfb      	ldrb	r3, [r7, #15]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40020008 	.word	0x40020008
 8001680:	4002001c 	.word	0x4002001c
 8001684:	40020030 	.word	0x40020030
 8001688:	40020044 	.word	0x40020044
 800168c:	40020058 	.word	0x40020058
 8001690:	4002006c 	.word	0x4002006c
 8001694:	40020000 	.word	0x40020000

08001698 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001698:	b480      	push	{r7}
 800169a:	b08b      	sub	sp, #44	; 0x2c
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016a2:	2300      	movs	r3, #0
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016a6:	2300      	movs	r3, #0
 80016a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016aa:	e148      	b.n	800193e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80016ac:	2201      	movs	r2, #1
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	69fa      	ldr	r2, [r7, #28]
 80016bc:	4013      	ands	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	f040 8137 	bne.w	8001938 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	4aa3      	ldr	r2, [pc, #652]	; (800195c <HAL_GPIO_Init+0x2c4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d05e      	beq.n	8001792 <HAL_GPIO_Init+0xfa>
 80016d4:	4aa1      	ldr	r2, [pc, #644]	; (800195c <HAL_GPIO_Init+0x2c4>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d875      	bhi.n	80017c6 <HAL_GPIO_Init+0x12e>
 80016da:	4aa1      	ldr	r2, [pc, #644]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d058      	beq.n	8001792 <HAL_GPIO_Init+0xfa>
 80016e0:	4a9f      	ldr	r2, [pc, #636]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d86f      	bhi.n	80017c6 <HAL_GPIO_Init+0x12e>
 80016e6:	4a9f      	ldr	r2, [pc, #636]	; (8001964 <HAL_GPIO_Init+0x2cc>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d052      	beq.n	8001792 <HAL_GPIO_Init+0xfa>
 80016ec:	4a9d      	ldr	r2, [pc, #628]	; (8001964 <HAL_GPIO_Init+0x2cc>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d869      	bhi.n	80017c6 <HAL_GPIO_Init+0x12e>
 80016f2:	4a9d      	ldr	r2, [pc, #628]	; (8001968 <HAL_GPIO_Init+0x2d0>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d04c      	beq.n	8001792 <HAL_GPIO_Init+0xfa>
 80016f8:	4a9b      	ldr	r2, [pc, #620]	; (8001968 <HAL_GPIO_Init+0x2d0>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d863      	bhi.n	80017c6 <HAL_GPIO_Init+0x12e>
 80016fe:	4a9b      	ldr	r2, [pc, #620]	; (800196c <HAL_GPIO_Init+0x2d4>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d046      	beq.n	8001792 <HAL_GPIO_Init+0xfa>
 8001704:	4a99      	ldr	r2, [pc, #612]	; (800196c <HAL_GPIO_Init+0x2d4>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d85d      	bhi.n	80017c6 <HAL_GPIO_Init+0x12e>
 800170a:	2b12      	cmp	r3, #18
 800170c:	d82a      	bhi.n	8001764 <HAL_GPIO_Init+0xcc>
 800170e:	2b12      	cmp	r3, #18
 8001710:	d859      	bhi.n	80017c6 <HAL_GPIO_Init+0x12e>
 8001712:	a201      	add	r2, pc, #4	; (adr r2, 8001718 <HAL_GPIO_Init+0x80>)
 8001714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001718:	08001793 	.word	0x08001793
 800171c:	0800176d 	.word	0x0800176d
 8001720:	0800177f 	.word	0x0800177f
 8001724:	080017c1 	.word	0x080017c1
 8001728:	080017c7 	.word	0x080017c7
 800172c:	080017c7 	.word	0x080017c7
 8001730:	080017c7 	.word	0x080017c7
 8001734:	080017c7 	.word	0x080017c7
 8001738:	080017c7 	.word	0x080017c7
 800173c:	080017c7 	.word	0x080017c7
 8001740:	080017c7 	.word	0x080017c7
 8001744:	080017c7 	.word	0x080017c7
 8001748:	080017c7 	.word	0x080017c7
 800174c:	080017c7 	.word	0x080017c7
 8001750:	080017c7 	.word	0x080017c7
 8001754:	080017c7 	.word	0x080017c7
 8001758:	080017c7 	.word	0x080017c7
 800175c:	08001775 	.word	0x08001775
 8001760:	08001789 	.word	0x08001789
 8001764:	4a82      	ldr	r2, [pc, #520]	; (8001970 <HAL_GPIO_Init+0x2d8>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d013      	beq.n	8001792 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800176a:	e02c      	b.n	80017c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	623b      	str	r3, [r7, #32]
          break;
 8001772:	e029      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	3304      	adds	r3, #4
 800177a:	623b      	str	r3, [r7, #32]
          break;
 800177c:	e024      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	3308      	adds	r3, #8
 8001784:	623b      	str	r3, [r7, #32]
          break;
 8001786:	e01f      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	330c      	adds	r3, #12
 800178e:	623b      	str	r3, [r7, #32]
          break;
 8001790:	e01a      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d102      	bne.n	80017a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800179a:	2304      	movs	r3, #4
 800179c:	623b      	str	r3, [r7, #32]
          break;
 800179e:	e013      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d105      	bne.n	80017b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017a8:	2308      	movs	r3, #8
 80017aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	69fa      	ldr	r2, [r7, #28]
 80017b0:	611a      	str	r2, [r3, #16]
          break;
 80017b2:	e009      	b.n	80017c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017b4:	2308      	movs	r3, #8
 80017b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	69fa      	ldr	r2, [r7, #28]
 80017bc:	615a      	str	r2, [r3, #20]
          break;
 80017be:	e003      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017c0:	2300      	movs	r3, #0
 80017c2:	623b      	str	r3, [r7, #32]
          break;
 80017c4:	e000      	b.n	80017c8 <HAL_GPIO_Init+0x130>
          break;
 80017c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	2bff      	cmp	r3, #255	; 0xff
 80017cc:	d801      	bhi.n	80017d2 <HAL_GPIO_Init+0x13a>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	e001      	b.n	80017d6 <HAL_GPIO_Init+0x13e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3304      	adds	r3, #4
 80017d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	2bff      	cmp	r3, #255	; 0xff
 80017dc:	d802      	bhi.n	80017e4 <HAL_GPIO_Init+0x14c>
 80017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	e002      	b.n	80017ea <HAL_GPIO_Init+0x152>
 80017e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e6:	3b08      	subs	r3, #8
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	210f      	movs	r1, #15
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	401a      	ands	r2, r3
 80017fc:	6a39      	ldr	r1, [r7, #32]
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	431a      	orrs	r2, r3
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8090 	beq.w	8001938 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001818:	4b56      	ldr	r3, [pc, #344]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a55      	ldr	r2, [pc, #340]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b53      	ldr	r3, [pc, #332]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001830:	4a51      	ldr	r2, [pc, #324]	; (8001978 <HAL_GPIO_Init+0x2e0>)
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	089b      	lsrs	r3, r3, #2
 8001836:	3302      	adds	r3, #2
 8001838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	220f      	movs	r2, #15
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	4013      	ands	r3, r2
 8001852:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a49      	ldr	r2, [pc, #292]	; (800197c <HAL_GPIO_Init+0x2e4>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d00d      	beq.n	8001878 <HAL_GPIO_Init+0x1e0>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a48      	ldr	r2, [pc, #288]	; (8001980 <HAL_GPIO_Init+0x2e8>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d007      	beq.n	8001874 <HAL_GPIO_Init+0x1dc>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a47      	ldr	r2, [pc, #284]	; (8001984 <HAL_GPIO_Init+0x2ec>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d101      	bne.n	8001870 <HAL_GPIO_Init+0x1d8>
 800186c:	2302      	movs	r3, #2
 800186e:	e004      	b.n	800187a <HAL_GPIO_Init+0x1e2>
 8001870:	2303      	movs	r3, #3
 8001872:	e002      	b.n	800187a <HAL_GPIO_Init+0x1e2>
 8001874:	2301      	movs	r3, #1
 8001876:	e000      	b.n	800187a <HAL_GPIO_Init+0x1e2>
 8001878:	2300      	movs	r3, #0
 800187a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800187c:	f002 0203 	and.w	r2, r2, #3
 8001880:	0092      	lsls	r2, r2, #2
 8001882:	4093      	lsls	r3, r2
 8001884:	68fa      	ldr	r2, [r7, #12]
 8001886:	4313      	orrs	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800188a:	493b      	ldr	r1, [pc, #236]	; (8001978 <HAL_GPIO_Init+0x2e0>)
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	089b      	lsrs	r3, r3, #2
 8001890:	3302      	adds	r3, #2
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d006      	beq.n	80018b2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018a4:	4b38      	ldr	r3, [pc, #224]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	4937      	ldr	r1, [pc, #220]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	600b      	str	r3, [r1, #0]
 80018b0:	e006      	b.n	80018c0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018b2:	4b35      	ldr	r3, [pc, #212]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	4933      	ldr	r1, [pc, #204]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018bc:	4013      	ands	r3, r2
 80018be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d006      	beq.n	80018da <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018cc:	4b2e      	ldr	r3, [pc, #184]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018ce:	685a      	ldr	r2, [r3, #4]
 80018d0:	492d      	ldr	r1, [pc, #180]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	604b      	str	r3, [r1, #4]
 80018d8:	e006      	b.n	80018e8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018da:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	43db      	mvns	r3, r3
 80018e2:	4929      	ldr	r1, [pc, #164]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018e4:	4013      	ands	r3, r2
 80018e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d006      	beq.n	8001902 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018f4:	4b24      	ldr	r3, [pc, #144]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	4923      	ldr	r1, [pc, #140]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	608b      	str	r3, [r1, #8]
 8001900:	e006      	b.n	8001910 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001902:	4b21      	ldr	r3, [pc, #132]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 8001904:	689a      	ldr	r2, [r3, #8]
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	43db      	mvns	r3, r3
 800190a:	491f      	ldr	r1, [pc, #124]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 800190c:	4013      	ands	r3, r2
 800190e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d006      	beq.n	800192a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800191c:	4b1a      	ldr	r3, [pc, #104]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	4919      	ldr	r1, [pc, #100]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	4313      	orrs	r3, r2
 8001926:	60cb      	str	r3, [r1, #12]
 8001928:	e006      	b.n	8001938 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800192a:	4b17      	ldr	r3, [pc, #92]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	43db      	mvns	r3, r3
 8001932:	4915      	ldr	r1, [pc, #84]	; (8001988 <HAL_GPIO_Init+0x2f0>)
 8001934:	4013      	ands	r3, r2
 8001936:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	3301      	adds	r3, #1
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
 8001948:	2b00      	cmp	r3, #0
 800194a:	f47f aeaf 	bne.w	80016ac <HAL_GPIO_Init+0x14>
  }
}
 800194e:	bf00      	nop
 8001950:	bf00      	nop
 8001952:	372c      	adds	r7, #44	; 0x2c
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	10320000 	.word	0x10320000
 8001960:	10310000 	.word	0x10310000
 8001964:	10220000 	.word	0x10220000
 8001968:	10210000 	.word	0x10210000
 800196c:	10120000 	.word	0x10120000
 8001970:	10110000 	.word	0x10110000
 8001974:	40021000 	.word	0x40021000
 8001978:	40010000 	.word	0x40010000
 800197c:	40010800 	.word	0x40010800
 8001980:	40010c00 	.word	0x40010c00
 8001984:	40011000 	.word	0x40011000
 8001988:	40010400 	.word	0x40010400

0800198c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	460b      	mov	r3, r1
 8001996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689a      	ldr	r2, [r3, #8]
 800199c:	887b      	ldrh	r3, [r7, #2]
 800199e:	4013      	ands	r3, r2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d002      	beq.n	80019aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019a4:	2301      	movs	r3, #1
 80019a6:	73fb      	strb	r3, [r7, #15]
 80019a8:	e001      	b.n	80019ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019aa:	2300      	movs	r3, #0
 80019ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	460b      	mov	r3, r1
 80019c4:	807b      	strh	r3, [r7, #2]
 80019c6:	4613      	mov	r3, r2
 80019c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ca:	787b      	ldrb	r3, [r7, #1]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d003      	beq.n	80019d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019d0:	887a      	ldrh	r2, [r7, #2]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019d6:	e003      	b.n	80019e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019d8:	887b      	ldrh	r3, [r7, #2]
 80019da:	041a      	lsls	r2, r3, #16
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	611a      	str	r2, [r3, #16]
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b085      	sub	sp, #20
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
 80019f2:	460b      	mov	r3, r1
 80019f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019fc:	887a      	ldrh	r2, [r7, #2]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4013      	ands	r3, r2
 8001a02:	041a      	lsls	r2, r3, #16
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	887b      	ldrh	r3, [r7, #2]
 8001a0a:	400b      	ands	r3, r1
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	611a      	str	r2, [r3, #16]
}
 8001a12:	bf00      	nop
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e26c      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f000 8087 	beq.w	8001b4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a3c:	4b92      	ldr	r3, [pc, #584]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 030c 	and.w	r3, r3, #12
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d00c      	beq.n	8001a62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a48:	4b8f      	ldr	r3, [pc, #572]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f003 030c 	and.w	r3, r3, #12
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d112      	bne.n	8001a7a <HAL_RCC_OscConfig+0x5e>
 8001a54:	4b8c      	ldr	r3, [pc, #560]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a60:	d10b      	bne.n	8001a7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a62:	4b89      	ldr	r3, [pc, #548]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d06c      	beq.n	8001b48 <HAL_RCC_OscConfig+0x12c>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d168      	bne.n	8001b48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e246      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a82:	d106      	bne.n	8001a92 <HAL_RCC_OscConfig+0x76>
 8001a84:	4b80      	ldr	r3, [pc, #512]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a7f      	ldr	r2, [pc, #508]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	e02e      	b.n	8001af0 <HAL_RCC_OscConfig+0xd4>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10c      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x98>
 8001a9a:	4b7b      	ldr	r3, [pc, #492]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a7a      	ldr	r2, [pc, #488]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aa4:	6013      	str	r3, [r2, #0]
 8001aa6:	4b78      	ldr	r3, [pc, #480]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a77      	ldr	r2, [pc, #476]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	e01d      	b.n	8001af0 <HAL_RCC_OscConfig+0xd4>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001abc:	d10c      	bne.n	8001ad8 <HAL_RCC_OscConfig+0xbc>
 8001abe:	4b72      	ldr	r3, [pc, #456]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a71      	ldr	r2, [pc, #452]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ac8:	6013      	str	r3, [r2, #0]
 8001aca:	4b6f      	ldr	r3, [pc, #444]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a6e      	ldr	r2, [pc, #440]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	e00b      	b.n	8001af0 <HAL_RCC_OscConfig+0xd4>
 8001ad8:	4b6b      	ldr	r3, [pc, #428]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a6a      	ldr	r2, [pc, #424]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ade:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	4b68      	ldr	r3, [pc, #416]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a67      	ldr	r2, [pc, #412]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d013      	beq.n	8001b20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af8:	f7ff fc06 	bl	8001308 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff fc02 	bl	8001308 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	; 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e1fa      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b12:	4b5d      	ldr	r3, [pc, #372]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0f0      	beq.n	8001b00 <HAL_RCC_OscConfig+0xe4>
 8001b1e:	e014      	b.n	8001b4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7ff fbf2 	bl	8001308 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7ff fbee 	bl	8001308 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	; 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e1e6      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b3a:	4b53      	ldr	r3, [pc, #332]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d1f0      	bne.n	8001b28 <HAL_RCC_OscConfig+0x10c>
 8001b46:	e000      	b.n	8001b4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d063      	beq.n	8001c1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b56:	4b4c      	ldr	r3, [pc, #304]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00b      	beq.n	8001b7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b62:	4b49      	ldr	r3, [pc, #292]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d11c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x18c>
 8001b6e:	4b46      	ldr	r3, [pc, #280]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d116      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7a:	4b43      	ldr	r3, [pc, #268]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d005      	beq.n	8001b92 <HAL_RCC_OscConfig+0x176>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d001      	beq.n	8001b92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e1ba      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b92:	4b3d      	ldr	r3, [pc, #244]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	4939      	ldr	r1, [pc, #228]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba6:	e03a      	b.n	8001c1e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d020      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bb0:	4b36      	ldr	r3, [pc, #216]	; (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb6:	f7ff fba7 	bl	8001308 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbe:	f7ff fba3 	bl	8001308 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e19b      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd0:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bdc:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	4927      	ldr	r1, [pc, #156]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]
 8001bf0:	e015      	b.n	8001c1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bf2:	4b26      	ldr	r3, [pc, #152]	; (8001c8c <HAL_RCC_OscConfig+0x270>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf8:	f7ff fb86 	bl	8001308 <HAL_GetTick>
 8001bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c00:	f7ff fb82 	bl	8001308 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e17a      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c12:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d03a      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d019      	beq.n	8001c66 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <HAL_RCC_OscConfig+0x274>)
 8001c34:	2201      	movs	r2, #1
 8001c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c38:	f7ff fb66 	bl	8001308 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c40:	f7ff fb62 	bl	8001308 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e15a      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c52:	4b0d      	ldr	r3, [pc, #52]	; (8001c88 <HAL_RCC_OscConfig+0x26c>)
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c5e:	2001      	movs	r0, #1
 8001c60:	f000 fad8 	bl	8002214 <RCC_Delay>
 8001c64:	e01c      	b.n	8001ca0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c66:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <HAL_RCC_OscConfig+0x274>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6c:	f7ff fb4c 	bl	8001308 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c72:	e00f      	b.n	8001c94 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c74:	f7ff fb48 	bl	8001308 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d908      	bls.n	8001c94 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e140      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	42420000 	.word	0x42420000
 8001c90:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c94:	4b9e      	ldr	r3, [pc, #632]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d1e9      	bne.n	8001c74 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0304 	and.w	r3, r3, #4
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 80a6 	beq.w	8001dfa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cb2:	4b97      	ldr	r3, [pc, #604]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d10d      	bne.n	8001cda <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	4b94      	ldr	r3, [pc, #592]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	4a93      	ldr	r2, [pc, #588]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	61d3      	str	r3, [r2, #28]
 8001cca:	4b91      	ldr	r3, [pc, #580]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cda:	4b8e      	ldr	r3, [pc, #568]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d118      	bne.n	8001d18 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce6:	4b8b      	ldr	r3, [pc, #556]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a8a      	ldr	r2, [pc, #552]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf2:	f7ff fb09 	bl	8001308 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cfa:	f7ff fb05 	bl	8001308 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b64      	cmp	r3, #100	; 0x64
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e0fd      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0c:	4b81      	ldr	r3, [pc, #516]	; (8001f14 <HAL_RCC_OscConfig+0x4f8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d106      	bne.n	8001d2e <HAL_RCC_OscConfig+0x312>
 8001d20:	4b7b      	ldr	r3, [pc, #492]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	4a7a      	ldr	r2, [pc, #488]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6213      	str	r3, [r2, #32]
 8001d2c:	e02d      	b.n	8001d8a <HAL_RCC_OscConfig+0x36e>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10c      	bne.n	8001d50 <HAL_RCC_OscConfig+0x334>
 8001d36:	4b76      	ldr	r3, [pc, #472]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	4a75      	ldr	r2, [pc, #468]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	f023 0301 	bic.w	r3, r3, #1
 8001d40:	6213      	str	r3, [r2, #32]
 8001d42:	4b73      	ldr	r3, [pc, #460]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	4a72      	ldr	r2, [pc, #456]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d48:	f023 0304 	bic.w	r3, r3, #4
 8001d4c:	6213      	str	r3, [r2, #32]
 8001d4e:	e01c      	b.n	8001d8a <HAL_RCC_OscConfig+0x36e>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b05      	cmp	r3, #5
 8001d56:	d10c      	bne.n	8001d72 <HAL_RCC_OscConfig+0x356>
 8001d58:	4b6d      	ldr	r3, [pc, #436]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d5a:	6a1b      	ldr	r3, [r3, #32]
 8001d5c:	4a6c      	ldr	r2, [pc, #432]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d5e:	f043 0304 	orr.w	r3, r3, #4
 8001d62:	6213      	str	r3, [r2, #32]
 8001d64:	4b6a      	ldr	r3, [pc, #424]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d66:	6a1b      	ldr	r3, [r3, #32]
 8001d68:	4a69      	ldr	r2, [pc, #420]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	6213      	str	r3, [r2, #32]
 8001d70:	e00b      	b.n	8001d8a <HAL_RCC_OscConfig+0x36e>
 8001d72:	4b67      	ldr	r3, [pc, #412]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	6a1b      	ldr	r3, [r3, #32]
 8001d76:	4a66      	ldr	r2, [pc, #408]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d78:	f023 0301 	bic.w	r3, r3, #1
 8001d7c:	6213      	str	r3, [r2, #32]
 8001d7e:	4b64      	ldr	r3, [pc, #400]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	4a63      	ldr	r2, [pc, #396]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001d84:	f023 0304 	bic.w	r3, r3, #4
 8001d88:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d015      	beq.n	8001dbe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d92:	f7ff fab9 	bl	8001308 <HAL_GetTick>
 8001d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d98:	e00a      	b.n	8001db0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d9a:	f7ff fab5 	bl	8001308 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d901      	bls.n	8001db0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	e0ab      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001db0:	4b57      	ldr	r3, [pc, #348]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d0ee      	beq.n	8001d9a <HAL_RCC_OscConfig+0x37e>
 8001dbc:	e014      	b.n	8001de8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dbe:	f7ff faa3 	bl	8001308 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc4:	e00a      	b.n	8001ddc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc6:	f7ff fa9f 	bl	8001308 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e095      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ddc:	4b4c      	ldr	r3, [pc, #304]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001dde:	6a1b      	ldr	r3, [r3, #32]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1ee      	bne.n	8001dc6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001de8:	7dfb      	ldrb	r3, [r7, #23]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d105      	bne.n	8001dfa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dee:	4b48      	ldr	r3, [pc, #288]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4a47      	ldr	r2, [pc, #284]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001df8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f000 8081 	beq.w	8001f06 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e04:	4b42      	ldr	r3, [pc, #264]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 030c 	and.w	r3, r3, #12
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d061      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d146      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e18:	4b3f      	ldr	r3, [pc, #252]	; (8001f18 <HAL_RCC_OscConfig+0x4fc>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1e:	f7ff fa73 	bl	8001308 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e26:	f7ff fa6f 	bl	8001308 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e067      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e38:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1f0      	bne.n	8001e26 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a1b      	ldr	r3, [r3, #32]
 8001e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e4c:	d108      	bne.n	8001e60 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e4e:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	492d      	ldr	r1, [pc, #180]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e60:	4b2b      	ldr	r3, [pc, #172]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a19      	ldr	r1, [r3, #32]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e70:	430b      	orrs	r3, r1
 8001e72:	4927      	ldr	r1, [pc, #156]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e78:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <HAL_RCC_OscConfig+0x4fc>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7e:	f7ff fa43 	bl	8001308 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e86:	f7ff fa3f 	bl	8001308 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e037      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e98:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_OscConfig+0x46a>
 8001ea4:	e02f      	b.n	8001f06 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_RCC_OscConfig+0x4fc>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eac:	f7ff fa2c 	bl	8001308 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb4:	f7ff fa28 	bl	8001308 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e020      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ec6:	4b12      	ldr	r3, [pc, #72]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f0      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x498>
 8001ed2:	e018      	b.n	8001f06 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e013      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <HAL_RCC_OscConfig+0x4f4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d106      	bne.n	8001f02 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d001      	beq.n	8001f06 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40007000 	.word	0x40007000
 8001f18:	42420060 	.word	0x42420060

08001f1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e0d0      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f30:	4b6a      	ldr	r3, [pc, #424]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d910      	bls.n	8001f60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3e:	4b67      	ldr	r3, [pc, #412]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f023 0207 	bic.w	r2, r3, #7
 8001f46:	4965      	ldr	r1, [pc, #404]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4e:	4b63      	ldr	r3, [pc, #396]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d001      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e0b8      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0302 	and.w	r3, r3, #2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d020      	beq.n	8001fae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f78:	4b59      	ldr	r3, [pc, #356]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	4a58      	ldr	r2, [pc, #352]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f82:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0308 	and.w	r3, r3, #8
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d005      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f90:	4b53      	ldr	r3, [pc, #332]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a52      	ldr	r2, [pc, #328]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f96:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f9a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f9c:	4b50      	ldr	r3, [pc, #320]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	494d      	ldr	r1, [pc, #308]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d040      	beq.n	800203c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d107      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc2:	4b47      	ldr	r3, [pc, #284]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d115      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e07f      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d107      	bne.n	8001fea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fda:	4b41      	ldr	r3, [pc, #260]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d109      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e073      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fea:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e06b      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ffa:	4b39      	ldr	r3, [pc, #228]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f023 0203 	bic.w	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	4936      	ldr	r1, [pc, #216]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002008:	4313      	orrs	r3, r2
 800200a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800200c:	f7ff f97c 	bl	8001308 <HAL_GetTick>
 8002010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002012:	e00a      	b.n	800202a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002014:	f7ff f978 	bl	8001308 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002022:	4293      	cmp	r3, r2
 8002024:	d901      	bls.n	800202a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e053      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800202a:	4b2d      	ldr	r3, [pc, #180]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 020c 	and.w	r2, r3, #12
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	429a      	cmp	r2, r3
 800203a:	d1eb      	bne.n	8002014 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800203c:	4b27      	ldr	r3, [pc, #156]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d210      	bcs.n	800206c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204a:	4b24      	ldr	r3, [pc, #144]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f023 0207 	bic.w	r2, r3, #7
 8002052:	4922      	ldr	r1, [pc, #136]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	4313      	orrs	r3, r2
 8002058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800205a:	4b20      	ldr	r3, [pc, #128]	; (80020dc <HAL_RCC_ClockConfig+0x1c0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e032      	b.n	80020d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	2b00      	cmp	r3, #0
 8002076:	d008      	beq.n	800208a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002078:	4b19      	ldr	r3, [pc, #100]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	4916      	ldr	r1, [pc, #88]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	4313      	orrs	r3, r2
 8002088:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	2b00      	cmp	r3, #0
 8002094:	d009      	beq.n	80020aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002096:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	490e      	ldr	r1, [pc, #56]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80020aa:	f000 f821 	bl	80020f0 <HAL_RCC_GetSysClockFreq>
 80020ae:	4602      	mov	r2, r0
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_RCC_ClockConfig+0x1c4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	490a      	ldr	r1, [pc, #40]	; (80020e4 <HAL_RCC_ClockConfig+0x1c8>)
 80020bc:	5ccb      	ldrb	r3, [r1, r3]
 80020be:	fa22 f303 	lsr.w	r3, r2, r3
 80020c2:	4a09      	ldr	r2, [pc, #36]	; (80020e8 <HAL_RCC_ClockConfig+0x1cc>)
 80020c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <HAL_RCC_ClockConfig+0x1d0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f7ff f8da 	bl	8001284 <HAL_InitTick>

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40022000 	.word	0x40022000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	08004498 	.word	0x08004498
 80020e8:	20000000 	.word	0x20000000
 80020ec:	20000004 	.word	0x20000004

080020f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020f0:	b490      	push	{r4, r7}
 80020f2:	b08a      	sub	sp, #40	; 0x28
 80020f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80020f6:	4b2a      	ldr	r3, [pc, #168]	; (80021a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80020f8:	1d3c      	adds	r4, r7, #4
 80020fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002100:	f240 2301 	movw	r3, #513	; 0x201
 8002104:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
 800210a:	2300      	movs	r3, #0
 800210c:	61bb      	str	r3, [r7, #24]
 800210e:	2300      	movs	r3, #0
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800211a:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	f003 030c 	and.w	r3, r3, #12
 8002126:	2b04      	cmp	r3, #4
 8002128:	d002      	beq.n	8002130 <HAL_RCC_GetSysClockFreq+0x40>
 800212a:	2b08      	cmp	r3, #8
 800212c:	d003      	beq.n	8002136 <HAL_RCC_GetSysClockFreq+0x46>
 800212e:	e02d      	b.n	800218c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002130:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002132:	623b      	str	r3, [r7, #32]
      break;
 8002134:	e02d      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	0c9b      	lsrs	r3, r3, #18
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002142:	4413      	add	r3, r2
 8002144:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002148:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d013      	beq.n	800217c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002154:	4b13      	ldr	r3, [pc, #76]	; (80021a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	0c5b      	lsrs	r3, r3, #17
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002162:	4413      	add	r3, r2
 8002164:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002168:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	4a0e      	ldr	r2, [pc, #56]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800216e:	fb02 f203 	mul.w	r2, r2, r3
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	fbb2 f3f3 	udiv	r3, r2, r3
 8002178:	627b      	str	r3, [r7, #36]	; 0x24
 800217a:	e004      	b.n	8002186 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	4a0b      	ldr	r2, [pc, #44]	; (80021ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8002180:	fb02 f303 	mul.w	r3, r2, r3
 8002184:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002188:	623b      	str	r3, [r7, #32]
      break;
 800218a:	e002      	b.n	8002192 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800218e:	623b      	str	r3, [r7, #32]
      break;
 8002190:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002192:	6a3b      	ldr	r3, [r7, #32]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3728      	adds	r7, #40	; 0x28
 8002198:	46bd      	mov	sp, r7
 800219a:	bc90      	pop	{r4, r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	08004488 	.word	0x08004488
 80021a4:	40021000 	.word	0x40021000
 80021a8:	007a1200 	.word	0x007a1200
 80021ac:	003d0900 	.word	0x003d0900

080021b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021b4:	4b02      	ldr	r3, [pc, #8]	; (80021c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	20000000 	.word	0x20000000

080021c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80021c8:	f7ff fff2 	bl	80021b0 <HAL_RCC_GetHCLKFreq>
 80021cc:	4602      	mov	r2, r0
 80021ce:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	0a1b      	lsrs	r3, r3, #8
 80021d4:	f003 0307 	and.w	r3, r3, #7
 80021d8:	4903      	ldr	r1, [pc, #12]	; (80021e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021da:	5ccb      	ldrb	r3, [r1, r3]
 80021dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40021000 	.word	0x40021000
 80021e8:	080044a8 	.word	0x080044a8

080021ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021f0:	f7ff ffde 	bl	80021b0 <HAL_RCC_GetHCLKFreq>
 80021f4:	4602      	mov	r2, r0
 80021f6:	4b05      	ldr	r3, [pc, #20]	; (800220c <HAL_RCC_GetPCLK2Freq+0x20>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	0adb      	lsrs	r3, r3, #11
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	4903      	ldr	r1, [pc, #12]	; (8002210 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002202:	5ccb      	ldrb	r3, [r1, r3]
 8002204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002208:	4618      	mov	r0, r3
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	080044a8 	.word	0x080044a8

08002214 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800221c:	4b0a      	ldr	r3, [pc, #40]	; (8002248 <RCC_Delay+0x34>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a0a      	ldr	r2, [pc, #40]	; (800224c <RCC_Delay+0x38>)
 8002222:	fba2 2303 	umull	r2, r3, r2, r3
 8002226:	0a5b      	lsrs	r3, r3, #9
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	fb02 f303 	mul.w	r3, r2, r3
 800222e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002230:	bf00      	nop
  }
  while (Delay --);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1e5a      	subs	r2, r3, #1
 8002236:	60fa      	str	r2, [r7, #12]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1f9      	bne.n	8002230 <RCC_Delay+0x1c>
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr
 8002248:	20000000 	.word	0x20000000
 800224c:	10624dd3 	.word	0x10624dd3

08002250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e041      	b.n	80022e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002268:	b2db      	uxtb	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7fe fe48 	bl	8000f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2202      	movs	r2, #2
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3304      	adds	r3, #4
 800228c:	4619      	mov	r1, r3
 800228e:	4610      	mov	r0, r2
 8002290:	f000 fc80 	bl	8002b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2b01      	cmp	r3, #1
 8002302:	d001      	beq.n	8002308 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e035      	b.n	8002374 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2202      	movs	r2, #2
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a16      	ldr	r2, [pc, #88]	; (8002380 <HAL_TIM_Base_Start_IT+0x90>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d009      	beq.n	800233e <HAL_TIM_Base_Start_IT+0x4e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002332:	d004      	beq.n	800233e <HAL_TIM_Base_Start_IT+0x4e>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a12      	ldr	r2, [pc, #72]	; (8002384 <HAL_TIM_Base_Start_IT+0x94>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d111      	bne.n	8002362 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2b06      	cmp	r3, #6
 800234e:	d010      	beq.n	8002372 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0201 	orr.w	r2, r2, #1
 800235e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002360:	e007      	b.n	8002372 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f042 0201 	orr.w	r2, r2, #1
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40012c00 	.word	0x40012c00
 8002384:	40000400 	.word	0x40000400

08002388 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e041      	b.n	800241e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d106      	bne.n	80023b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f839 	bl	8002426 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2202      	movs	r2, #2
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3304      	adds	r3, #4
 80023c4:	4619      	mov	r1, r3
 80023c6:	4610      	mov	r0, r2
 80023c8:	f000 fbe4 	bl	8002b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	bc80      	pop	{r7}
 8002436:	4770      	bx	lr

08002438 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d109      	bne.n	800245c <HAL_TIM_PWM_Start+0x24>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b01      	cmp	r3, #1
 8002452:	bf14      	ite	ne
 8002454:	2301      	movne	r3, #1
 8002456:	2300      	moveq	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	e022      	b.n	80024a2 <HAL_TIM_PWM_Start+0x6a>
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	2b04      	cmp	r3, #4
 8002460:	d109      	bne.n	8002476 <HAL_TIM_PWM_Start+0x3e>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b01      	cmp	r3, #1
 800246c:	bf14      	ite	ne
 800246e:	2301      	movne	r3, #1
 8002470:	2300      	moveq	r3, #0
 8002472:	b2db      	uxtb	r3, r3
 8002474:	e015      	b.n	80024a2 <HAL_TIM_PWM_Start+0x6a>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	2b08      	cmp	r3, #8
 800247a:	d109      	bne.n	8002490 <HAL_TIM_PWM_Start+0x58>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b01      	cmp	r3, #1
 8002486:	bf14      	ite	ne
 8002488:	2301      	movne	r3, #1
 800248a:	2300      	moveq	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	e008      	b.n	80024a2 <HAL_TIM_PWM_Start+0x6a>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002496:	b2db      	uxtb	r3, r3
 8002498:	2b01      	cmp	r3, #1
 800249a:	bf14      	ite	ne
 800249c:	2301      	movne	r3, #1
 800249e:	2300      	moveq	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e059      	b.n	800255e <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d104      	bne.n	80024ba <HAL_TIM_PWM_Start+0x82>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2202      	movs	r2, #2
 80024b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024b8:	e013      	b.n	80024e2 <HAL_TIM_PWM_Start+0xaa>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d104      	bne.n	80024ca <HAL_TIM_PWM_Start+0x92>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2202      	movs	r2, #2
 80024c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024c8:	e00b      	b.n	80024e2 <HAL_TIM_PWM_Start+0xaa>
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d104      	bne.n	80024da <HAL_TIM_PWM_Start+0xa2>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024d8:	e003      	b.n	80024e2 <HAL_TIM_PWM_Start+0xaa>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2202      	movs	r2, #2
 80024de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2201      	movs	r2, #1
 80024e8:	6839      	ldr	r1, [r7, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f000 fdc8 	bl	8003080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a1c      	ldr	r2, [pc, #112]	; (8002568 <HAL_TIM_PWM_Start+0x130>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d107      	bne.n	800250a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002508:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a16      	ldr	r2, [pc, #88]	; (8002568 <HAL_TIM_PWM_Start+0x130>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d009      	beq.n	8002528 <HAL_TIM_PWM_Start+0xf0>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800251c:	d004      	beq.n	8002528 <HAL_TIM_PWM_Start+0xf0>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a12      	ldr	r2, [pc, #72]	; (800256c <HAL_TIM_PWM_Start+0x134>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d111      	bne.n	800254c <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2b06      	cmp	r3, #6
 8002538:	d010      	beq.n	800255c <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f042 0201 	orr.w	r2, r2, #1
 8002548:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800254a:	e007      	b.n	800255c <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 0201 	orr.w	r2, r2, #1
 800255a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40012c00 	.word	0x40012c00
 800256c:	40000400 	.word	0x40000400

08002570 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2200      	movs	r2, #0
 8002580:	6839      	ldr	r1, [r7, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f000 fd7c 	bl	8003080 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a29      	ldr	r2, [pc, #164]	; (8002634 <HAL_TIM_PWM_Stop+0xc4>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d117      	bne.n	80025c2 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	6a1a      	ldr	r2, [r3, #32]
 8002598:	f241 1311 	movw	r3, #4369	; 0x1111
 800259c:	4013      	ands	r3, r2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10f      	bne.n	80025c2 <HAL_TIM_PWM_Stop+0x52>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6a1a      	ldr	r2, [r3, #32]
 80025a8:	f240 4344 	movw	r3, #1092	; 0x444
 80025ac:	4013      	ands	r3, r2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d107      	bne.n	80025c2 <HAL_TIM_PWM_Stop+0x52>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6a1a      	ldr	r2, [r3, #32]
 80025c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80025cc:	4013      	ands	r3, r2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d10f      	bne.n	80025f2 <HAL_TIM_PWM_Stop+0x82>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6a1a      	ldr	r2, [r3, #32]
 80025d8:	f240 4344 	movw	r3, #1092	; 0x444
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d107      	bne.n	80025f2 <HAL_TIM_PWM_Stop+0x82>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f022 0201 	bic.w	r2, r2, #1
 80025f0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d104      	bne.n	8002602 <HAL_TIM_PWM_Stop+0x92>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002600:	e013      	b.n	800262a <HAL_TIM_PWM_Stop+0xba>
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	2b04      	cmp	r3, #4
 8002606:	d104      	bne.n	8002612 <HAL_TIM_PWM_Stop+0xa2>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002610:	e00b      	b.n	800262a <HAL_TIM_PWM_Stop+0xba>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	2b08      	cmp	r3, #8
 8002616:	d104      	bne.n	8002622 <HAL_TIM_PWM_Stop+0xb2>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002620:	e003      	b.n	800262a <HAL_TIM_PWM_Stop+0xba>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	40012c00 	.word	0x40012c00

08002638 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b02      	cmp	r3, #2
 800264c:	d122      	bne.n	8002694 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b02      	cmp	r3, #2
 800265a:	d11b      	bne.n	8002694 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f06f 0202 	mvn.w	r2, #2
 8002664:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fa6f 	bl	8002b5e <HAL_TIM_IC_CaptureCallback>
 8002680:	e005      	b.n	800268e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 fa62 	bl	8002b4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 fa71 	bl	8002b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	2b04      	cmp	r3, #4
 80026a0:	d122      	bne.n	80026e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d11b      	bne.n	80026e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f06f 0204 	mvn.w	r2, #4
 80026b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2202      	movs	r2, #2
 80026be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 fa45 	bl	8002b5e <HAL_TIM_IC_CaptureCallback>
 80026d4:	e005      	b.n	80026e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 fa38 	bl	8002b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f000 fa47 	bl	8002b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	d122      	bne.n	800273c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b08      	cmp	r3, #8
 8002702:	d11b      	bne.n	800273c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f06f 0208 	mvn.w	r2, #8
 800270c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2204      	movs	r2, #4
 8002712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fa1b 	bl	8002b5e <HAL_TIM_IC_CaptureCallback>
 8002728:	e005      	b.n	8002736 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 fa0e 	bl	8002b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 fa1d 	bl	8002b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f003 0310 	and.w	r3, r3, #16
 8002746:	2b10      	cmp	r3, #16
 8002748:	d122      	bne.n	8002790 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f003 0310 	and.w	r3, r3, #16
 8002754:	2b10      	cmp	r3, #16
 8002756:	d11b      	bne.n	8002790 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0210 	mvn.w	r2, #16
 8002760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2208      	movs	r2, #8
 8002766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f9f1 	bl	8002b5e <HAL_TIM_IC_CaptureCallback>
 800277c:	e005      	b.n	800278a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f9e4 	bl	8002b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 f9f3 	bl	8002b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b01      	cmp	r3, #1
 800279c:	d10e      	bne.n	80027bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d107      	bne.n	80027bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f06f 0201 	mvn.w	r2, #1
 80027b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7fe f8cc 	bl	8000954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027c6:	2b80      	cmp	r3, #128	; 0x80
 80027c8:	d10e      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d4:	2b80      	cmp	r3, #128	; 0x80
 80027d6:	d107      	bne.n	80027e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 fcd1 	bl	800318a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f2:	2b40      	cmp	r3, #64	; 0x40
 80027f4:	d10e      	bne.n	8002814 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002800:	2b40      	cmp	r3, #64	; 0x40
 8002802:	d107      	bne.n	8002814 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800280c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f9b7 	bl	8002b82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b20      	cmp	r3, #32
 8002820:	d10e      	bne.n	8002840 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b20      	cmp	r3, #32
 800282e:	d107      	bne.n	8002840 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0220 	mvn.w	r2, #32
 8002838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 fc9c 	bl	8003178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002840:	bf00      	nop
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800285a:	2b01      	cmp	r3, #1
 800285c:	d101      	bne.n	8002862 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800285e:	2302      	movs	r3, #2
 8002860:	e0ac      	b.n	80029bc <HAL_TIM_PWM_ConfigChannel+0x174>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b0c      	cmp	r3, #12
 800286e:	f200 809f 	bhi.w	80029b0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002872:	a201      	add	r2, pc, #4	; (adr r2, 8002878 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002878:	080028ad 	.word	0x080028ad
 800287c:	080029b1 	.word	0x080029b1
 8002880:	080029b1 	.word	0x080029b1
 8002884:	080029b1 	.word	0x080029b1
 8002888:	080028ed 	.word	0x080028ed
 800288c:	080029b1 	.word	0x080029b1
 8002890:	080029b1 	.word	0x080029b1
 8002894:	080029b1 	.word	0x080029b1
 8002898:	0800292f 	.word	0x0800292f
 800289c:	080029b1 	.word	0x080029b1
 80028a0:	080029b1 	.word	0x080029b1
 80028a4:	080029b1 	.word	0x080029b1
 80028a8:	0800296f 	.word	0x0800296f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68b9      	ldr	r1, [r7, #8]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f9c6 	bl	8002c44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	699a      	ldr	r2, [r3, #24]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 0208 	orr.w	r2, r2, #8
 80028c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0204 	bic.w	r2, r2, #4
 80028d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6999      	ldr	r1, [r3, #24]
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	691a      	ldr	r2, [r3, #16]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	619a      	str	r2, [r3, #24]
      break;
 80028ea:	e062      	b.n	80029b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68b9      	ldr	r1, [r7, #8]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 fa0c 	bl	8002d10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	699a      	ldr	r2, [r3, #24]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002906:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	699a      	ldr	r2, [r3, #24]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002916:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6999      	ldr	r1, [r3, #24]
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	021a      	lsls	r2, r3, #8
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	430a      	orrs	r2, r1
 800292a:	619a      	str	r2, [r3, #24]
      break;
 800292c:	e041      	b.n	80029b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68b9      	ldr	r1, [r7, #8]
 8002934:	4618      	mov	r0, r3
 8002936:	f000 fa55 	bl	8002de4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	69da      	ldr	r2, [r3, #28]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f042 0208 	orr.w	r2, r2, #8
 8002948:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	69da      	ldr	r2, [r3, #28]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0204 	bic.w	r2, r2, #4
 8002958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	69d9      	ldr	r1, [r3, #28]
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	691a      	ldr	r2, [r3, #16]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	61da      	str	r2, [r3, #28]
      break;
 800296c:	e021      	b.n	80029b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68b9      	ldr	r1, [r7, #8]
 8002974:	4618      	mov	r0, r3
 8002976:	f000 fa9f 	bl	8002eb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	69da      	ldr	r2, [r3, #28]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002988:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	69da      	ldr	r2, [r3, #28]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002998:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	69d9      	ldr	r1, [r3, #28]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	021a      	lsls	r2, r3, #8
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	61da      	str	r2, [r3, #28]
      break;
 80029ae:	e000      	b.n	80029b2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80029b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_TIM_ConfigClockSource+0x18>
 80029d8:	2302      	movs	r3, #2
 80029da:	e0b3      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x180>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a02:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a14:	d03e      	beq.n	8002a94 <HAL_TIM_ConfigClockSource+0xd0>
 8002a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a1a:	f200 8087 	bhi.w	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a22:	f000 8085 	beq.w	8002b30 <HAL_TIM_ConfigClockSource+0x16c>
 8002a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2a:	d87f      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a2c:	2b70      	cmp	r3, #112	; 0x70
 8002a2e:	d01a      	beq.n	8002a66 <HAL_TIM_ConfigClockSource+0xa2>
 8002a30:	2b70      	cmp	r3, #112	; 0x70
 8002a32:	d87b      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a34:	2b60      	cmp	r3, #96	; 0x60
 8002a36:	d050      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x116>
 8002a38:	2b60      	cmp	r3, #96	; 0x60
 8002a3a:	d877      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a3c:	2b50      	cmp	r3, #80	; 0x50
 8002a3e:	d03c      	beq.n	8002aba <HAL_TIM_ConfigClockSource+0xf6>
 8002a40:	2b50      	cmp	r3, #80	; 0x50
 8002a42:	d873      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a44:	2b40      	cmp	r3, #64	; 0x40
 8002a46:	d058      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x136>
 8002a48:	2b40      	cmp	r3, #64	; 0x40
 8002a4a:	d86f      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a4c:	2b30      	cmp	r3, #48	; 0x30
 8002a4e:	d064      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x156>
 8002a50:	2b30      	cmp	r3, #48	; 0x30
 8002a52:	d86b      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a54:	2b20      	cmp	r3, #32
 8002a56:	d060      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x156>
 8002a58:	2b20      	cmp	r3, #32
 8002a5a:	d867      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d05c      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x156>
 8002a60:	2b10      	cmp	r3, #16
 8002a62:	d05a      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002a64:	e062      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6818      	ldr	r0, [r3, #0]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	6899      	ldr	r1, [r3, #8]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f000 fae4 	bl	8003042 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a88:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	609a      	str	r2, [r3, #8]
      break;
 8002a92:	e04e      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	6899      	ldr	r1, [r3, #8]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f000 facd 	bl	8003042 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ab6:	609a      	str	r2, [r3, #8]
      break;
 8002ab8:	e03b      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	6859      	ldr	r1, [r3, #4]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f000 fa44 	bl	8002f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2150      	movs	r1, #80	; 0x50
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 fa9b 	bl	800300e <TIM_ITRx_SetConfig>
      break;
 8002ad8:	e02b      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6818      	ldr	r0, [r3, #0]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	6859      	ldr	r1, [r3, #4]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	f000 fa62 	bl	8002fb0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2160      	movs	r1, #96	; 0x60
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fa8b 	bl	800300e <TIM_ITRx_SetConfig>
      break;
 8002af8:	e01b      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6818      	ldr	r0, [r3, #0]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	6859      	ldr	r1, [r3, #4]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	461a      	mov	r2, r3
 8002b08:	f000 fa24 	bl	8002f54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2140      	movs	r1, #64	; 0x40
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 fa7b 	bl	800300e <TIM_ITRx_SetConfig>
      break;
 8002b18:	e00b      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4619      	mov	r1, r3
 8002b24:	4610      	mov	r0, r2
 8002b26:	f000 fa72 	bl	800300e <TIM_ITRx_SetConfig>
        break;
 8002b2a:	e002      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b2c:	bf00      	nop
 8002b2e:	e000      	b.n	8002b32 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b30:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3710      	adds	r7, #16
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr

08002b70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr

08002b82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr

08002b94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a25      	ldr	r2, [pc, #148]	; (8002c3c <TIM_Base_SetConfig+0xa8>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d007      	beq.n	8002bbc <TIM_Base_SetConfig+0x28>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb2:	d003      	beq.n	8002bbc <TIM_Base_SetConfig+0x28>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a22      	ldr	r2, [pc, #136]	; (8002c40 <TIM_Base_SetConfig+0xac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d108      	bne.n	8002bce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a1a      	ldr	r2, [pc, #104]	; (8002c3c <TIM_Base_SetConfig+0xa8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d007      	beq.n	8002be6 <TIM_Base_SetConfig+0x52>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bdc:	d003      	beq.n	8002be6 <TIM_Base_SetConfig+0x52>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a17      	ldr	r2, [pc, #92]	; (8002c40 <TIM_Base_SetConfig+0xac>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d108      	bne.n	8002bf8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a07      	ldr	r2, [pc, #28]	; (8002c3c <TIM_Base_SetConfig+0xa8>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d103      	bne.n	8002c2c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	691a      	ldr	r2, [r3, #16]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	615a      	str	r2, [r3, #20]
}
 8002c32:	bf00      	nop
 8002c34:	3714      	adds	r7, #20
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	40012c00 	.word	0x40012c00
 8002c40:	40000400 	.word	0x40000400

08002c44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b087      	sub	sp, #28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	f023 0201 	bic.w	r2, r3, #1
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f023 0303 	bic.w	r3, r3, #3
 8002c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f023 0302 	bic.w	r3, r3, #2
 8002c8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a1c      	ldr	r2, [pc, #112]	; (8002d0c <TIM_OC1_SetConfig+0xc8>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d10c      	bne.n	8002cba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	f023 0308 	bic.w	r3, r3, #8
 8002ca6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f023 0304 	bic.w	r3, r3, #4
 8002cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a13      	ldr	r2, [pc, #76]	; (8002d0c <TIM_OC1_SetConfig+0xc8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d111      	bne.n	8002ce6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	693a      	ldr	r2, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	621a      	str	r2, [r3, #32]
}
 8002d00:	bf00      	nop
 8002d02:	371c      	adds	r7, #28
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40012c00 	.word	0x40012c00

08002d10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b087      	sub	sp, #28
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	f023 0210 	bic.w	r2, r3, #16
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	f023 0320 	bic.w	r3, r3, #32
 8002d5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4a1d      	ldr	r2, [pc, #116]	; (8002de0 <TIM_OC2_SetConfig+0xd0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d10d      	bne.n	8002d8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a14      	ldr	r2, [pc, #80]	; (8002de0 <TIM_OC2_SetConfig+0xd0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d113      	bne.n	8002dbc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002da2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	621a      	str	r2, [r3, #32]
}
 8002dd6:	bf00      	nop
 8002dd8:	371c      	adds	r7, #28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	40012c00 	.word	0x40012c00

08002de4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b087      	sub	sp, #28
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f023 0303 	bic.w	r3, r3, #3
 8002e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	021b      	lsls	r3, r3, #8
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a1d      	ldr	r2, [pc, #116]	; (8002eb4 <TIM_OC3_SetConfig+0xd0>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d10d      	bne.n	8002e5e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	021b      	lsls	r3, r3, #8
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a14      	ldr	r2, [pc, #80]	; (8002eb4 <TIM_OC3_SetConfig+0xd0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d113      	bne.n	8002e8e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	621a      	str	r2, [r3, #32]
}
 8002ea8:	bf00      	nop
 8002eaa:	371c      	adds	r7, #28
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	40012c00 	.word	0x40012c00

08002eb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	021b      	lsls	r3, r3, #8
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	031b      	lsls	r3, r3, #12
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a0f      	ldr	r2, [pc, #60]	; (8002f50 <TIM_OC4_SetConfig+0x98>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d109      	bne.n	8002f2c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	019b      	lsls	r3, r3, #6
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	621a      	str	r2, [r3, #32]
}
 8002f46:	bf00      	nop
 8002f48:	371c      	adds	r7, #28
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr
 8002f50:	40012c00 	.word	0x40012c00

08002f54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	f023 0201 	bic.w	r2, r3, #1
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f023 030a 	bic.w	r3, r3, #10
 8002f90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	621a      	str	r2, [r3, #32]
}
 8002fa6:	bf00      	nop
 8002fa8:	371c      	adds	r7, #28
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr

08002fb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	f023 0210 	bic.w	r2, r3, #16
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fda:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	031b      	lsls	r3, r3, #12
 8002fe0:	697a      	ldr	r2, [r7, #20]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002fec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	621a      	str	r2, [r3, #32]
}
 8003004:	bf00      	nop
 8003006:	371c      	adds	r7, #28
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr

0800300e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800300e:	b480      	push	{r7}
 8003010:	b085      	sub	sp, #20
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
 8003016:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003024:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	f043 0307 	orr.w	r3, r3, #7
 8003030:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	609a      	str	r2, [r3, #8]
}
 8003038:	bf00      	nop
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr

08003042 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003042:	b480      	push	{r7}
 8003044:	b087      	sub	sp, #28
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	607a      	str	r2, [r7, #4]
 800304e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800305c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	021a      	lsls	r2, r3, #8
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	431a      	orrs	r2, r3
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	4313      	orrs	r3, r2
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	609a      	str	r2, [r3, #8]
}
 8003076:	bf00      	nop
 8003078:	371c      	adds	r7, #28
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr

08003080 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	f003 031f 	and.w	r3, r3, #31
 8003092:	2201      	movs	r2, #1
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a1a      	ldr	r2, [r3, #32]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	43db      	mvns	r3, r3
 80030a2:	401a      	ands	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a1a      	ldr	r2, [r3, #32]
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f003 031f 	and.w	r3, r3, #31
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	621a      	str	r2, [r3, #32]
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr

080030c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030dc:	2302      	movs	r3, #2
 80030de:	e041      	b.n	8003164 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003106:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	4313      	orrs	r3, r2
 8003110:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a14      	ldr	r2, [pc, #80]	; (8003170 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d009      	beq.n	8003138 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312c:	d004      	beq.n	8003138 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a10      	ldr	r2, [pc, #64]	; (8003174 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d10c      	bne.n	8003152 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800313e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	68ba      	ldr	r2, [r7, #8]
 8003146:	4313      	orrs	r3, r2
 8003148:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40012c00 	.word	0x40012c00
 8003174:	40000400 	.word	0x40000400

08003178 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr

0800318a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr

0800319c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e03f      	b.n	800322e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fd ff0c 	bl	8000fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2224      	movs	r2, #36	; 0x24
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fbed 	bl	80039c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	691a      	ldr	r2, [r3, #16]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695a      	ldr	r2, [r3, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003204:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003214:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003236:	b480      	push	{r7}
 8003238:	b085      	sub	sp, #20
 800323a:	af00      	add	r7, sp, #0
 800323c:	60f8      	str	r0, [r7, #12]
 800323e:	60b9      	str	r1, [r7, #8]
 8003240:	4613      	mov	r3, r2
 8003242:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b20      	cmp	r3, #32
 800324e:	d130      	bne.n	80032b2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d002      	beq.n	800325c <HAL_UART_Transmit_IT+0x26>
 8003256:	88fb      	ldrh	r3, [r7, #6]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e029      	b.n	80032b4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_UART_Transmit_IT+0x38>
 800326a:	2302      	movs	r3, #2
 800326c:	e022      	b.n	80032b4 <HAL_UART_Transmit_IT+0x7e>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	88fa      	ldrh	r2, [r7, #6]
 8003280:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	88fa      	ldrh	r2, [r7, #6]
 8003286:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2221      	movs	r2, #33	; 0x21
 8003292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032ac:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80032ae:	2300      	movs	r3, #0
 80032b0:	e000      	b.n	80032b4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80032b2:	2302      	movs	r3, #2
  }
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bc80      	pop	{r7}
 80032bc:	4770      	bx	lr

080032be <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b084      	sub	sp, #16
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	4613      	mov	r3, r2
 80032ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b20      	cmp	r3, #32
 80032d6:	d11d      	bne.n	8003314 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d002      	beq.n	80032e4 <HAL_UART_Receive_IT+0x26>
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e016      	b.n	8003316 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_UART_Receive_IT+0x38>
 80032f2:	2302      	movs	r3, #2
 80032f4:	e00f      	b.n	8003316 <HAL_UART_Receive_IT+0x58>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003304:	88fb      	ldrh	r3, [r7, #6]
 8003306:	461a      	mov	r2, r3
 8003308:	68b9      	ldr	r1, [r7, #8]
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f9cf 	bl	80036ae <UART_Start_Receive_IT>
 8003310:	4603      	mov	r3, r0
 8003312:	e000      	b.n	8003316 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003314:	2302      	movs	r3, #2
  }
}
 8003316:	4618      	mov	r0, r3
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
	...

08003320 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08a      	sub	sp, #40	; 0x28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003340:	2300      	movs	r3, #0
 8003342:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003344:	2300      	movs	r3, #0
 8003346:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	f003 030f 	and.w	r3, r3, #15
 800334e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10d      	bne.n	8003372 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	f003 0320 	and.w	r3, r3, #32
 800335c:	2b00      	cmp	r3, #0
 800335e:	d008      	beq.n	8003372 <HAL_UART_IRQHandler+0x52>
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	f003 0320 	and.w	r3, r3, #32
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa7f 	bl	800386e <UART_Receive_IT>
      return;
 8003370:	e17b      	b.n	800366a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80b1 	beq.w	80034dc <HAL_UART_IRQHandler+0x1bc>
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	2b00      	cmp	r3, #0
 8003382:	d105      	bne.n	8003390 <HAL_UART_IRQHandler+0x70>
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 80a6 	beq.w	80034dc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00a      	beq.n	80033b0 <HAL_UART_IRQHandler+0x90>
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d005      	beq.n	80033b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a8:	f043 0201 	orr.w	r2, r3, #1
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b2:	f003 0304 	and.w	r3, r3, #4
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_UART_IRQHandler+0xb0>
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	f043 0202 	orr.w	r2, r3, #2
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <HAL_UART_IRQHandler+0xd0>
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d005      	beq.n	80033f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e8:	f043 0204 	orr.w	r2, r3, #4
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80033f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f2:	f003 0308 	and.w	r3, r3, #8
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00f      	beq.n	800341a <HAL_UART_IRQHandler+0xfa>
 80033fa:	6a3b      	ldr	r3, [r7, #32]
 80033fc:	f003 0320 	and.w	r3, r3, #32
 8003400:	2b00      	cmp	r3, #0
 8003402:	d104      	bne.n	800340e <HAL_UART_IRQHandler+0xee>
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d005      	beq.n	800341a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f043 0208 	orr.w	r2, r3, #8
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 811e 	beq.w	8003660 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003426:	f003 0320 	and.w	r3, r3, #32
 800342a:	2b00      	cmp	r3, #0
 800342c:	d007      	beq.n	800343e <HAL_UART_IRQHandler+0x11e>
 800342e:	6a3b      	ldr	r3, [r7, #32]
 8003430:	f003 0320 	and.w	r3, r3, #32
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 fa18 	bl	800386e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	f003 0308 	and.w	r3, r3, #8
 800345c:	2b00      	cmp	r3, #0
 800345e:	d102      	bne.n	8003466 <HAL_UART_IRQHandler+0x146>
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d031      	beq.n	80034ca <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f95a 	bl	8003720 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003476:	2b00      	cmp	r3, #0
 8003478:	d023      	beq.n	80034c2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695a      	ldr	r2, [r3, #20]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003488:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348e:	2b00      	cmp	r3, #0
 8003490:	d013      	beq.n	80034ba <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003496:	4a76      	ldr	r2, [pc, #472]	; (8003670 <HAL_UART_IRQHandler+0x350>)
 8003498:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe f884 	bl	80015ac <HAL_DMA_Abort_IT>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d016      	beq.n	80034d8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034b4:	4610      	mov	r0, r2
 80034b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b8:	e00e      	b.n	80034d8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f8e3 	bl	8003686 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c0:	e00a      	b.n	80034d8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f8df 	bl	8003686 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034c8:	e006      	b.n	80034d8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f8db 	bl	8003686 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80034d6:	e0c3      	b.n	8003660 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034d8:	bf00      	nop
    return;
 80034da:	e0c1      	b.n	8003660 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	f040 80a1 	bne.w	8003628 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80034e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e8:	f003 0310 	and.w	r3, r3, #16
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f000 809b 	beq.w	8003628 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	f003 0310 	and.w	r3, r3, #16
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 8095 	beq.w	8003628 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80034fe:	2300      	movs	r3, #0
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	60fb      	str	r3, [r7, #12]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800351e:	2b00      	cmp	r3, #0
 8003520:	d04e      	beq.n	80035c0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800352c:	8a3b      	ldrh	r3, [r7, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 8098 	beq.w	8003664 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003538:	8a3a      	ldrh	r2, [r7, #16]
 800353a:	429a      	cmp	r2, r3
 800353c:	f080 8092 	bcs.w	8003664 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	8a3a      	ldrh	r2, [r7, #16]
 8003544:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	2b20      	cmp	r3, #32
 800354e:	d02b      	beq.n	80035a8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800355e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695a      	ldr	r2, [r3, #20]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0201 	bic.w	r2, r2, #1
 800356e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695a      	ldr	r2, [r3, #20]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800357e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0210 	bic.w	r2, r2, #16
 800359c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fd ffc7 	bl	8001536 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	4619      	mov	r1, r3
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f86d 	bl	8003698 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80035be:	e051      	b.n	8003664 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d047      	beq.n	8003668 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80035d8:	8a7b      	ldrh	r3, [r7, #18]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d044      	beq.n	8003668 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80035ec:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695a      	ldr	r2, [r3, #20]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0201 	bic.w	r2, r2, #1
 80035fc:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2220      	movs	r2, #32
 8003602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68da      	ldr	r2, [r3, #12]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0210 	bic.w	r2, r2, #16
 800361a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800361c:	8a7b      	ldrh	r3, [r7, #18]
 800361e:	4619      	mov	r1, r3
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f839 	bl	8003698 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003626:	e01f      	b.n	8003668 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362e:	2b00      	cmp	r3, #0
 8003630:	d008      	beq.n	8003644 <HAL_UART_IRQHandler+0x324>
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f8af 	bl	80037a0 <UART_Transmit_IT>
    return;
 8003642:	e012      	b.n	800366a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00d      	beq.n	800366a <HAL_UART_IRQHandler+0x34a>
 800364e:	6a3b      	ldr	r3, [r7, #32]
 8003650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003654:	2b00      	cmp	r3, #0
 8003656:	d008      	beq.n	800366a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f000 f8f0 	bl	800383e <UART_EndTransmit_IT>
    return;
 800365e:	e004      	b.n	800366a <HAL_UART_IRQHandler+0x34a>
    return;
 8003660:	bf00      	nop
 8003662:	e002      	b.n	800366a <HAL_UART_IRQHandler+0x34a>
      return;
 8003664:	bf00      	nop
 8003666:	e000      	b.n	800366a <HAL_UART_IRQHandler+0x34a>
      return;
 8003668:	bf00      	nop
  }
}
 800366a:	3728      	adds	r7, #40	; 0x28
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	08003779 	.word	0x08003779

08003674 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	bc80      	pop	{r7}
 8003684:	4770      	bx	lr

08003686 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr

080036ae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b085      	sub	sp, #20
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	4613      	mov	r3, r2
 80036ba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	88fa      	ldrh	r2, [r7, #6]
 80036c6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	88fa      	ldrh	r2, [r7, #6]
 80036cc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2222      	movs	r2, #34	; 0x22
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036f2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f042 0201 	orr.w	r2, r2, #1
 8003702:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0220 	orr.w	r2, r2, #32
 8003712:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003736:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f022 0201 	bic.w	r2, r2, #1
 8003746:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374c:	2b01      	cmp	r3, #1
 800374e:	d107      	bne.n	8003760 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 0210 	bic.w	r2, r2, #16
 800375e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr

08003778 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003784:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f7ff ff77 	bl	8003686 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003798:	bf00      	nop
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b21      	cmp	r3, #33	; 0x21
 80037b2:	d13e      	bne.n	8003832 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037bc:	d114      	bne.n	80037e8 <UART_Transmit_IT+0x48>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d110      	bne.n	80037e8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	881b      	ldrh	r3, [r3, #0]
 80037d0:	461a      	mov	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037da:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	1c9a      	adds	r2, r3, #2
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	621a      	str	r2, [r3, #32]
 80037e6:	e008      	b.n	80037fa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	1c59      	adds	r1, r3, #1
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6211      	str	r1, [r2, #32]
 80037f2:	781a      	ldrb	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037fe:	b29b      	uxth	r3, r3
 8003800:	3b01      	subs	r3, #1
 8003802:	b29b      	uxth	r3, r3
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	4619      	mov	r1, r3
 8003808:	84d1      	strh	r1, [r2, #38]	; 0x26
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10f      	bne.n	800382e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68da      	ldr	r2, [r3, #12]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800381c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68da      	ldr	r2, [r3, #12]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800382c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	e000      	b.n	8003834 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003832:	2302      	movs	r3, #2
  }
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b082      	sub	sp, #8
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003854:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ff08 	bl	8003674 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b086      	sub	sp, #24
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b22      	cmp	r3, #34	; 0x22
 8003880:	f040 8099 	bne.w	80039b6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800388c:	d117      	bne.n	80038be <UART_Receive_IT+0x50>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	691b      	ldr	r3, [r3, #16]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d113      	bne.n	80038be <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b6:	1c9a      	adds	r2, r3, #2
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	629a      	str	r2, [r3, #40]	; 0x28
 80038bc:	e026      	b.n	800390c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80038c4:	2300      	movs	r3, #0
 80038c6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038d0:	d007      	beq.n	80038e2 <UART_Receive_IT+0x74>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10a      	bne.n	80038f0 <UART_Receive_IT+0x82>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	701a      	strb	r2, [r3, #0]
 80038ee:	e008      	b.n	8003902 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038fc:	b2da      	uxtb	r2, r3
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003910:	b29b      	uxth	r3, r3
 8003912:	3b01      	subs	r3, #1
 8003914:	b29b      	uxth	r3, r3
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	4619      	mov	r1, r3
 800391a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800391c:	2b00      	cmp	r3, #0
 800391e:	d148      	bne.n	80039b2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68da      	ldr	r2, [r3, #12]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0220 	bic.w	r2, r2, #32
 800392e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68da      	ldr	r2, [r3, #12]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800393e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695a      	ldr	r2, [r3, #20]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0201 	bic.w	r2, r2, #1
 800394e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2220      	movs	r2, #32
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395c:	2b01      	cmp	r3, #1
 800395e:	d123      	bne.n	80039a8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68da      	ldr	r2, [r3, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 0210 	bic.w	r2, r2, #16
 8003974:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0310 	and.w	r3, r3, #16
 8003980:	2b10      	cmp	r3, #16
 8003982:	d10a      	bne.n	800399a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003984:	2300      	movs	r3, #0
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	60fb      	str	r3, [r7, #12]
 8003998:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800399e:	4619      	mov	r1, r3
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff fe79 	bl	8003698 <HAL_UARTEx_RxEventCallback>
 80039a6:	e002      	b.n	80039ae <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f7fc ff77 	bl	800089c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e002      	b.n	80039b8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	e000      	b.n	80039b8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80039b6:	2302      	movs	r3, #2
  }
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3718      	adds	r7, #24
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	431a      	orrs	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80039fa:	f023 030c 	bic.w	r3, r3, #12
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6812      	ldr	r2, [r2, #0]
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	430b      	orrs	r3, r1
 8003a06:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a2c      	ldr	r2, [pc, #176]	; (8003ad4 <UART_SetConfig+0x114>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d103      	bne.n	8003a30 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a28:	f7fe fbe0 	bl	80021ec <HAL_RCC_GetPCLK2Freq>
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	e002      	b.n	8003a36 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a30:	f7fe fbc8 	bl	80021c4 <HAL_RCC_GetPCLK1Freq>
 8003a34:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009a      	lsls	r2, r3, #2
 8003a40:	441a      	add	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	4a22      	ldr	r2, [pc, #136]	; (8003ad8 <UART_SetConfig+0x118>)
 8003a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	0119      	lsls	r1, r3, #4
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	009a      	lsls	r2, r3, #2
 8003a60:	441a      	add	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ad8 <UART_SetConfig+0x118>)
 8003a6e:	fba3 0302 	umull	r0, r3, r3, r2
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	2064      	movs	r0, #100	; 0x64
 8003a76:	fb00 f303 	mul.w	r3, r0, r3
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	3332      	adds	r3, #50	; 0x32
 8003a80:	4a15      	ldr	r2, [pc, #84]	; (8003ad8 <UART_SetConfig+0x118>)
 8003a82:	fba2 2303 	umull	r2, r3, r2, r3
 8003a86:	095b      	lsrs	r3, r3, #5
 8003a88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a8c:	4419      	add	r1, r3
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4613      	mov	r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	009a      	lsls	r2, r3, #2
 8003a98:	441a      	add	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <UART_SetConfig+0x118>)
 8003aa6:	fba3 0302 	umull	r0, r3, r3, r2
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	2064      	movs	r0, #100	; 0x64
 8003aae:	fb00 f303 	mul.w	r3, r0, r3
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	3332      	adds	r3, #50	; 0x32
 8003ab8:	4a07      	ldr	r2, [pc, #28]	; (8003ad8 <UART_SetConfig+0x118>)
 8003aba:	fba2 2303 	umull	r2, r3, r2, r3
 8003abe:	095b      	lsrs	r3, r3, #5
 8003ac0:	f003 020f 	and.w	r2, r3, #15
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	440a      	add	r2, r1
 8003aca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003acc:	bf00      	nop
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40013800 	.word	0x40013800
 8003ad8:	51eb851f 	.word	0x51eb851f

08003adc <__errno>:
 8003adc:	4b01      	ldr	r3, [pc, #4]	; (8003ae4 <__errno+0x8>)
 8003ade:	6818      	ldr	r0, [r3, #0]
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	2000000c 	.word	0x2000000c

08003ae8 <__libc_init_array>:
 8003ae8:	b570      	push	{r4, r5, r6, lr}
 8003aea:	2600      	movs	r6, #0
 8003aec:	4d0c      	ldr	r5, [pc, #48]	; (8003b20 <__libc_init_array+0x38>)
 8003aee:	4c0d      	ldr	r4, [pc, #52]	; (8003b24 <__libc_init_array+0x3c>)
 8003af0:	1b64      	subs	r4, r4, r5
 8003af2:	10a4      	asrs	r4, r4, #2
 8003af4:	42a6      	cmp	r6, r4
 8003af6:	d109      	bne.n	8003b0c <__libc_init_array+0x24>
 8003af8:	f000 fc70 	bl	80043dc <_init>
 8003afc:	2600      	movs	r6, #0
 8003afe:	4d0a      	ldr	r5, [pc, #40]	; (8003b28 <__libc_init_array+0x40>)
 8003b00:	4c0a      	ldr	r4, [pc, #40]	; (8003b2c <__libc_init_array+0x44>)
 8003b02:	1b64      	subs	r4, r4, r5
 8003b04:	10a4      	asrs	r4, r4, #2
 8003b06:	42a6      	cmp	r6, r4
 8003b08:	d105      	bne.n	8003b16 <__libc_init_array+0x2e>
 8003b0a:	bd70      	pop	{r4, r5, r6, pc}
 8003b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b10:	4798      	blx	r3
 8003b12:	3601      	adds	r6, #1
 8003b14:	e7ee      	b.n	8003af4 <__libc_init_array+0xc>
 8003b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b1a:	4798      	blx	r3
 8003b1c:	3601      	adds	r6, #1
 8003b1e:	e7f2      	b.n	8003b06 <__libc_init_array+0x1e>
 8003b20:	080044e4 	.word	0x080044e4
 8003b24:	080044e4 	.word	0x080044e4
 8003b28:	080044e4 	.word	0x080044e4
 8003b2c:	080044e8 	.word	0x080044e8

08003b30 <memset>:
 8003b30:	4603      	mov	r3, r0
 8003b32:	4402      	add	r2, r0
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d100      	bne.n	8003b3a <memset+0xa>
 8003b38:	4770      	bx	lr
 8003b3a:	f803 1b01 	strb.w	r1, [r3], #1
 8003b3e:	e7f9      	b.n	8003b34 <memset+0x4>

08003b40 <sniprintf>:
 8003b40:	b40c      	push	{r2, r3}
 8003b42:	b530      	push	{r4, r5, lr}
 8003b44:	4b17      	ldr	r3, [pc, #92]	; (8003ba4 <sniprintf+0x64>)
 8003b46:	1e0c      	subs	r4, r1, #0
 8003b48:	681d      	ldr	r5, [r3, #0]
 8003b4a:	b09d      	sub	sp, #116	; 0x74
 8003b4c:	da08      	bge.n	8003b60 <sniprintf+0x20>
 8003b4e:	238b      	movs	r3, #139	; 0x8b
 8003b50:	f04f 30ff 	mov.w	r0, #4294967295
 8003b54:	602b      	str	r3, [r5, #0]
 8003b56:	b01d      	add	sp, #116	; 0x74
 8003b58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b5c:	b002      	add	sp, #8
 8003b5e:	4770      	bx	lr
 8003b60:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003b64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003b68:	bf0c      	ite	eq
 8003b6a:	4623      	moveq	r3, r4
 8003b6c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003b70:	9304      	str	r3, [sp, #16]
 8003b72:	9307      	str	r3, [sp, #28]
 8003b74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b78:	9002      	str	r0, [sp, #8]
 8003b7a:	9006      	str	r0, [sp, #24]
 8003b7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003b80:	4628      	mov	r0, r5
 8003b82:	ab21      	add	r3, sp, #132	; 0x84
 8003b84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003b86:	a902      	add	r1, sp, #8
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	f000 f869 	bl	8003c60 <_svfiprintf_r>
 8003b8e:	1c43      	adds	r3, r0, #1
 8003b90:	bfbc      	itt	lt
 8003b92:	238b      	movlt	r3, #139	; 0x8b
 8003b94:	602b      	strlt	r3, [r5, #0]
 8003b96:	2c00      	cmp	r4, #0
 8003b98:	d0dd      	beq.n	8003b56 <sniprintf+0x16>
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	9b02      	ldr	r3, [sp, #8]
 8003b9e:	701a      	strb	r2, [r3, #0]
 8003ba0:	e7d9      	b.n	8003b56 <sniprintf+0x16>
 8003ba2:	bf00      	nop
 8003ba4:	2000000c 	.word	0x2000000c

08003ba8 <__ssputs_r>:
 8003ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bac:	688e      	ldr	r6, [r1, #8]
 8003bae:	4682      	mov	sl, r0
 8003bb0:	429e      	cmp	r6, r3
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	4690      	mov	r8, r2
 8003bb6:	461f      	mov	r7, r3
 8003bb8:	d838      	bhi.n	8003c2c <__ssputs_r+0x84>
 8003bba:	898a      	ldrh	r2, [r1, #12]
 8003bbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003bc0:	d032      	beq.n	8003c28 <__ssputs_r+0x80>
 8003bc2:	6825      	ldr	r5, [r4, #0]
 8003bc4:	6909      	ldr	r1, [r1, #16]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	eba5 0901 	sub.w	r9, r5, r1
 8003bcc:	6965      	ldr	r5, [r4, #20]
 8003bce:	444b      	add	r3, r9
 8003bd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003bd8:	106d      	asrs	r5, r5, #1
 8003bda:	429d      	cmp	r5, r3
 8003bdc:	bf38      	it	cc
 8003bde:	461d      	movcc	r5, r3
 8003be0:	0553      	lsls	r3, r2, #21
 8003be2:	d531      	bpl.n	8003c48 <__ssputs_r+0xa0>
 8003be4:	4629      	mov	r1, r5
 8003be6:	f000 fb53 	bl	8004290 <_malloc_r>
 8003bea:	4606      	mov	r6, r0
 8003bec:	b950      	cbnz	r0, 8003c04 <__ssputs_r+0x5c>
 8003bee:	230c      	movs	r3, #12
 8003bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf4:	f8ca 3000 	str.w	r3, [sl]
 8003bf8:	89a3      	ldrh	r3, [r4, #12]
 8003bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bfe:	81a3      	strh	r3, [r4, #12]
 8003c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c04:	464a      	mov	r2, r9
 8003c06:	6921      	ldr	r1, [r4, #16]
 8003c08:	f000 face 	bl	80041a8 <memcpy>
 8003c0c:	89a3      	ldrh	r3, [r4, #12]
 8003c0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003c12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c16:	81a3      	strh	r3, [r4, #12]
 8003c18:	6126      	str	r6, [r4, #16]
 8003c1a:	444e      	add	r6, r9
 8003c1c:	6026      	str	r6, [r4, #0]
 8003c1e:	463e      	mov	r6, r7
 8003c20:	6165      	str	r5, [r4, #20]
 8003c22:	eba5 0509 	sub.w	r5, r5, r9
 8003c26:	60a5      	str	r5, [r4, #8]
 8003c28:	42be      	cmp	r6, r7
 8003c2a:	d900      	bls.n	8003c2e <__ssputs_r+0x86>
 8003c2c:	463e      	mov	r6, r7
 8003c2e:	4632      	mov	r2, r6
 8003c30:	4641      	mov	r1, r8
 8003c32:	6820      	ldr	r0, [r4, #0]
 8003c34:	f000 fac6 	bl	80041c4 <memmove>
 8003c38:	68a3      	ldr	r3, [r4, #8]
 8003c3a:	6822      	ldr	r2, [r4, #0]
 8003c3c:	1b9b      	subs	r3, r3, r6
 8003c3e:	4432      	add	r2, r6
 8003c40:	2000      	movs	r0, #0
 8003c42:	60a3      	str	r3, [r4, #8]
 8003c44:	6022      	str	r2, [r4, #0]
 8003c46:	e7db      	b.n	8003c00 <__ssputs_r+0x58>
 8003c48:	462a      	mov	r2, r5
 8003c4a:	f000 fb7b 	bl	8004344 <_realloc_r>
 8003c4e:	4606      	mov	r6, r0
 8003c50:	2800      	cmp	r0, #0
 8003c52:	d1e1      	bne.n	8003c18 <__ssputs_r+0x70>
 8003c54:	4650      	mov	r0, sl
 8003c56:	6921      	ldr	r1, [r4, #16]
 8003c58:	f000 face 	bl	80041f8 <_free_r>
 8003c5c:	e7c7      	b.n	8003bee <__ssputs_r+0x46>
	...

08003c60 <_svfiprintf_r>:
 8003c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c64:	4698      	mov	r8, r3
 8003c66:	898b      	ldrh	r3, [r1, #12]
 8003c68:	4607      	mov	r7, r0
 8003c6a:	061b      	lsls	r3, r3, #24
 8003c6c:	460d      	mov	r5, r1
 8003c6e:	4614      	mov	r4, r2
 8003c70:	b09d      	sub	sp, #116	; 0x74
 8003c72:	d50e      	bpl.n	8003c92 <_svfiprintf_r+0x32>
 8003c74:	690b      	ldr	r3, [r1, #16]
 8003c76:	b963      	cbnz	r3, 8003c92 <_svfiprintf_r+0x32>
 8003c78:	2140      	movs	r1, #64	; 0x40
 8003c7a:	f000 fb09 	bl	8004290 <_malloc_r>
 8003c7e:	6028      	str	r0, [r5, #0]
 8003c80:	6128      	str	r0, [r5, #16]
 8003c82:	b920      	cbnz	r0, 8003c8e <_svfiprintf_r+0x2e>
 8003c84:	230c      	movs	r3, #12
 8003c86:	603b      	str	r3, [r7, #0]
 8003c88:	f04f 30ff 	mov.w	r0, #4294967295
 8003c8c:	e0d1      	b.n	8003e32 <_svfiprintf_r+0x1d2>
 8003c8e:	2340      	movs	r3, #64	; 0x40
 8003c90:	616b      	str	r3, [r5, #20]
 8003c92:	2300      	movs	r3, #0
 8003c94:	9309      	str	r3, [sp, #36]	; 0x24
 8003c96:	2320      	movs	r3, #32
 8003c98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c9c:	2330      	movs	r3, #48	; 0x30
 8003c9e:	f04f 0901 	mov.w	r9, #1
 8003ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ca6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003e4c <_svfiprintf_r+0x1ec>
 8003caa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cae:	4623      	mov	r3, r4
 8003cb0:	469a      	mov	sl, r3
 8003cb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cb6:	b10a      	cbz	r2, 8003cbc <_svfiprintf_r+0x5c>
 8003cb8:	2a25      	cmp	r2, #37	; 0x25
 8003cba:	d1f9      	bne.n	8003cb0 <_svfiprintf_r+0x50>
 8003cbc:	ebba 0b04 	subs.w	fp, sl, r4
 8003cc0:	d00b      	beq.n	8003cda <_svfiprintf_r+0x7a>
 8003cc2:	465b      	mov	r3, fp
 8003cc4:	4622      	mov	r2, r4
 8003cc6:	4629      	mov	r1, r5
 8003cc8:	4638      	mov	r0, r7
 8003cca:	f7ff ff6d 	bl	8003ba8 <__ssputs_r>
 8003cce:	3001      	adds	r0, #1
 8003cd0:	f000 80aa 	beq.w	8003e28 <_svfiprintf_r+0x1c8>
 8003cd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cd6:	445a      	add	r2, fp
 8003cd8:	9209      	str	r2, [sp, #36]	; 0x24
 8003cda:	f89a 3000 	ldrb.w	r3, [sl]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 80a2 	beq.w	8003e28 <_svfiprintf_r+0x1c8>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8003cea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cee:	f10a 0a01 	add.w	sl, sl, #1
 8003cf2:	9304      	str	r3, [sp, #16]
 8003cf4:	9307      	str	r3, [sp, #28]
 8003cf6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003cfa:	931a      	str	r3, [sp, #104]	; 0x68
 8003cfc:	4654      	mov	r4, sl
 8003cfe:	2205      	movs	r2, #5
 8003d00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d04:	4851      	ldr	r0, [pc, #324]	; (8003e4c <_svfiprintf_r+0x1ec>)
 8003d06:	f000 fa41 	bl	800418c <memchr>
 8003d0a:	9a04      	ldr	r2, [sp, #16]
 8003d0c:	b9d8      	cbnz	r0, 8003d46 <_svfiprintf_r+0xe6>
 8003d0e:	06d0      	lsls	r0, r2, #27
 8003d10:	bf44      	itt	mi
 8003d12:	2320      	movmi	r3, #32
 8003d14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d18:	0711      	lsls	r1, r2, #28
 8003d1a:	bf44      	itt	mi
 8003d1c:	232b      	movmi	r3, #43	; 0x2b
 8003d1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d22:	f89a 3000 	ldrb.w	r3, [sl]
 8003d26:	2b2a      	cmp	r3, #42	; 0x2a
 8003d28:	d015      	beq.n	8003d56 <_svfiprintf_r+0xf6>
 8003d2a:	4654      	mov	r4, sl
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	f04f 0c0a 	mov.w	ip, #10
 8003d32:	9a07      	ldr	r2, [sp, #28]
 8003d34:	4621      	mov	r1, r4
 8003d36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d3a:	3b30      	subs	r3, #48	; 0x30
 8003d3c:	2b09      	cmp	r3, #9
 8003d3e:	d94e      	bls.n	8003dde <_svfiprintf_r+0x17e>
 8003d40:	b1b0      	cbz	r0, 8003d70 <_svfiprintf_r+0x110>
 8003d42:	9207      	str	r2, [sp, #28]
 8003d44:	e014      	b.n	8003d70 <_svfiprintf_r+0x110>
 8003d46:	eba0 0308 	sub.w	r3, r0, r8
 8003d4a:	fa09 f303 	lsl.w	r3, r9, r3
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	46a2      	mov	sl, r4
 8003d52:	9304      	str	r3, [sp, #16]
 8003d54:	e7d2      	b.n	8003cfc <_svfiprintf_r+0x9c>
 8003d56:	9b03      	ldr	r3, [sp, #12]
 8003d58:	1d19      	adds	r1, r3, #4
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	9103      	str	r1, [sp, #12]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	bfbb      	ittet	lt
 8003d62:	425b      	neglt	r3, r3
 8003d64:	f042 0202 	orrlt.w	r2, r2, #2
 8003d68:	9307      	strge	r3, [sp, #28]
 8003d6a:	9307      	strlt	r3, [sp, #28]
 8003d6c:	bfb8      	it	lt
 8003d6e:	9204      	strlt	r2, [sp, #16]
 8003d70:	7823      	ldrb	r3, [r4, #0]
 8003d72:	2b2e      	cmp	r3, #46	; 0x2e
 8003d74:	d10c      	bne.n	8003d90 <_svfiprintf_r+0x130>
 8003d76:	7863      	ldrb	r3, [r4, #1]
 8003d78:	2b2a      	cmp	r3, #42	; 0x2a
 8003d7a:	d135      	bne.n	8003de8 <_svfiprintf_r+0x188>
 8003d7c:	9b03      	ldr	r3, [sp, #12]
 8003d7e:	3402      	adds	r4, #2
 8003d80:	1d1a      	adds	r2, r3, #4
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	9203      	str	r2, [sp, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	bfb8      	it	lt
 8003d8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d8e:	9305      	str	r3, [sp, #20]
 8003d90:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003e5c <_svfiprintf_r+0x1fc>
 8003d94:	2203      	movs	r2, #3
 8003d96:	4650      	mov	r0, sl
 8003d98:	7821      	ldrb	r1, [r4, #0]
 8003d9a:	f000 f9f7 	bl	800418c <memchr>
 8003d9e:	b140      	cbz	r0, 8003db2 <_svfiprintf_r+0x152>
 8003da0:	2340      	movs	r3, #64	; 0x40
 8003da2:	eba0 000a 	sub.w	r0, r0, sl
 8003da6:	fa03 f000 	lsl.w	r0, r3, r0
 8003daa:	9b04      	ldr	r3, [sp, #16]
 8003dac:	3401      	adds	r4, #1
 8003dae:	4303      	orrs	r3, r0
 8003db0:	9304      	str	r3, [sp, #16]
 8003db2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003db6:	2206      	movs	r2, #6
 8003db8:	4825      	ldr	r0, [pc, #148]	; (8003e50 <_svfiprintf_r+0x1f0>)
 8003dba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dbe:	f000 f9e5 	bl	800418c <memchr>
 8003dc2:	2800      	cmp	r0, #0
 8003dc4:	d038      	beq.n	8003e38 <_svfiprintf_r+0x1d8>
 8003dc6:	4b23      	ldr	r3, [pc, #140]	; (8003e54 <_svfiprintf_r+0x1f4>)
 8003dc8:	bb1b      	cbnz	r3, 8003e12 <_svfiprintf_r+0x1b2>
 8003dca:	9b03      	ldr	r3, [sp, #12]
 8003dcc:	3307      	adds	r3, #7
 8003dce:	f023 0307 	bic.w	r3, r3, #7
 8003dd2:	3308      	adds	r3, #8
 8003dd4:	9303      	str	r3, [sp, #12]
 8003dd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dd8:	4433      	add	r3, r6
 8003dda:	9309      	str	r3, [sp, #36]	; 0x24
 8003ddc:	e767      	b.n	8003cae <_svfiprintf_r+0x4e>
 8003dde:	460c      	mov	r4, r1
 8003de0:	2001      	movs	r0, #1
 8003de2:	fb0c 3202 	mla	r2, ip, r2, r3
 8003de6:	e7a5      	b.n	8003d34 <_svfiprintf_r+0xd4>
 8003de8:	2300      	movs	r3, #0
 8003dea:	f04f 0c0a 	mov.w	ip, #10
 8003dee:	4619      	mov	r1, r3
 8003df0:	3401      	adds	r4, #1
 8003df2:	9305      	str	r3, [sp, #20]
 8003df4:	4620      	mov	r0, r4
 8003df6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dfa:	3a30      	subs	r2, #48	; 0x30
 8003dfc:	2a09      	cmp	r2, #9
 8003dfe:	d903      	bls.n	8003e08 <_svfiprintf_r+0x1a8>
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0c5      	beq.n	8003d90 <_svfiprintf_r+0x130>
 8003e04:	9105      	str	r1, [sp, #20]
 8003e06:	e7c3      	b.n	8003d90 <_svfiprintf_r+0x130>
 8003e08:	4604      	mov	r4, r0
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e10:	e7f0      	b.n	8003df4 <_svfiprintf_r+0x194>
 8003e12:	ab03      	add	r3, sp, #12
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	462a      	mov	r2, r5
 8003e18:	4638      	mov	r0, r7
 8003e1a:	4b0f      	ldr	r3, [pc, #60]	; (8003e58 <_svfiprintf_r+0x1f8>)
 8003e1c:	a904      	add	r1, sp, #16
 8003e1e:	f3af 8000 	nop.w
 8003e22:	1c42      	adds	r2, r0, #1
 8003e24:	4606      	mov	r6, r0
 8003e26:	d1d6      	bne.n	8003dd6 <_svfiprintf_r+0x176>
 8003e28:	89ab      	ldrh	r3, [r5, #12]
 8003e2a:	065b      	lsls	r3, r3, #25
 8003e2c:	f53f af2c 	bmi.w	8003c88 <_svfiprintf_r+0x28>
 8003e30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e32:	b01d      	add	sp, #116	; 0x74
 8003e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e38:	ab03      	add	r3, sp, #12
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	462a      	mov	r2, r5
 8003e3e:	4638      	mov	r0, r7
 8003e40:	4b05      	ldr	r3, [pc, #20]	; (8003e58 <_svfiprintf_r+0x1f8>)
 8003e42:	a904      	add	r1, sp, #16
 8003e44:	f000 f87c 	bl	8003f40 <_printf_i>
 8003e48:	e7eb      	b.n	8003e22 <_svfiprintf_r+0x1c2>
 8003e4a:	bf00      	nop
 8003e4c:	080044b0 	.word	0x080044b0
 8003e50:	080044ba 	.word	0x080044ba
 8003e54:	00000000 	.word	0x00000000
 8003e58:	08003ba9 	.word	0x08003ba9
 8003e5c:	080044b6 	.word	0x080044b6

08003e60 <_printf_common>:
 8003e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e64:	4616      	mov	r6, r2
 8003e66:	4699      	mov	r9, r3
 8003e68:	688a      	ldr	r2, [r1, #8]
 8003e6a:	690b      	ldr	r3, [r1, #16]
 8003e6c:	4607      	mov	r7, r0
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	bfb8      	it	lt
 8003e72:	4613      	movlt	r3, r2
 8003e74:	6033      	str	r3, [r6, #0]
 8003e76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e80:	b10a      	cbz	r2, 8003e86 <_printf_common+0x26>
 8003e82:	3301      	adds	r3, #1
 8003e84:	6033      	str	r3, [r6, #0]
 8003e86:	6823      	ldr	r3, [r4, #0]
 8003e88:	0699      	lsls	r1, r3, #26
 8003e8a:	bf42      	ittt	mi
 8003e8c:	6833      	ldrmi	r3, [r6, #0]
 8003e8e:	3302      	addmi	r3, #2
 8003e90:	6033      	strmi	r3, [r6, #0]
 8003e92:	6825      	ldr	r5, [r4, #0]
 8003e94:	f015 0506 	ands.w	r5, r5, #6
 8003e98:	d106      	bne.n	8003ea8 <_printf_common+0x48>
 8003e9a:	f104 0a19 	add.w	sl, r4, #25
 8003e9e:	68e3      	ldr	r3, [r4, #12]
 8003ea0:	6832      	ldr	r2, [r6, #0]
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	42ab      	cmp	r3, r5
 8003ea6:	dc28      	bgt.n	8003efa <_printf_common+0x9a>
 8003ea8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003eac:	1e13      	subs	r3, r2, #0
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	bf18      	it	ne
 8003eb2:	2301      	movne	r3, #1
 8003eb4:	0692      	lsls	r2, r2, #26
 8003eb6:	d42d      	bmi.n	8003f14 <_printf_common+0xb4>
 8003eb8:	4649      	mov	r1, r9
 8003eba:	4638      	mov	r0, r7
 8003ebc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ec0:	47c0      	blx	r8
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d020      	beq.n	8003f08 <_printf_common+0xa8>
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	68e5      	ldr	r5, [r4, #12]
 8003eca:	f003 0306 	and.w	r3, r3, #6
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	bf18      	it	ne
 8003ed2:	2500      	movne	r5, #0
 8003ed4:	6832      	ldr	r2, [r6, #0]
 8003ed6:	f04f 0600 	mov.w	r6, #0
 8003eda:	68a3      	ldr	r3, [r4, #8]
 8003edc:	bf08      	it	eq
 8003ede:	1aad      	subeq	r5, r5, r2
 8003ee0:	6922      	ldr	r2, [r4, #16]
 8003ee2:	bf08      	it	eq
 8003ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	bfc4      	itt	gt
 8003eec:	1a9b      	subgt	r3, r3, r2
 8003eee:	18ed      	addgt	r5, r5, r3
 8003ef0:	341a      	adds	r4, #26
 8003ef2:	42b5      	cmp	r5, r6
 8003ef4:	d11a      	bne.n	8003f2c <_printf_common+0xcc>
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	e008      	b.n	8003f0c <_printf_common+0xac>
 8003efa:	2301      	movs	r3, #1
 8003efc:	4652      	mov	r2, sl
 8003efe:	4649      	mov	r1, r9
 8003f00:	4638      	mov	r0, r7
 8003f02:	47c0      	blx	r8
 8003f04:	3001      	adds	r0, #1
 8003f06:	d103      	bne.n	8003f10 <_printf_common+0xb0>
 8003f08:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f10:	3501      	adds	r5, #1
 8003f12:	e7c4      	b.n	8003e9e <_printf_common+0x3e>
 8003f14:	2030      	movs	r0, #48	; 0x30
 8003f16:	18e1      	adds	r1, r4, r3
 8003f18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f22:	4422      	add	r2, r4
 8003f24:	3302      	adds	r3, #2
 8003f26:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f2a:	e7c5      	b.n	8003eb8 <_printf_common+0x58>
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	4622      	mov	r2, r4
 8003f30:	4649      	mov	r1, r9
 8003f32:	4638      	mov	r0, r7
 8003f34:	47c0      	blx	r8
 8003f36:	3001      	adds	r0, #1
 8003f38:	d0e6      	beq.n	8003f08 <_printf_common+0xa8>
 8003f3a:	3601      	adds	r6, #1
 8003f3c:	e7d9      	b.n	8003ef2 <_printf_common+0x92>
	...

08003f40 <_printf_i>:
 8003f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f44:	460c      	mov	r4, r1
 8003f46:	7e27      	ldrb	r7, [r4, #24]
 8003f48:	4691      	mov	r9, r2
 8003f4a:	2f78      	cmp	r7, #120	; 0x78
 8003f4c:	4680      	mov	r8, r0
 8003f4e:	469a      	mov	sl, r3
 8003f50:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003f52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f56:	d807      	bhi.n	8003f68 <_printf_i+0x28>
 8003f58:	2f62      	cmp	r7, #98	; 0x62
 8003f5a:	d80a      	bhi.n	8003f72 <_printf_i+0x32>
 8003f5c:	2f00      	cmp	r7, #0
 8003f5e:	f000 80d9 	beq.w	8004114 <_printf_i+0x1d4>
 8003f62:	2f58      	cmp	r7, #88	; 0x58
 8003f64:	f000 80a4 	beq.w	80040b0 <_printf_i+0x170>
 8003f68:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f70:	e03a      	b.n	8003fe8 <_printf_i+0xa8>
 8003f72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f76:	2b15      	cmp	r3, #21
 8003f78:	d8f6      	bhi.n	8003f68 <_printf_i+0x28>
 8003f7a:	a001      	add	r0, pc, #4	; (adr r0, 8003f80 <_printf_i+0x40>)
 8003f7c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003f80:	08003fd9 	.word	0x08003fd9
 8003f84:	08003fed 	.word	0x08003fed
 8003f88:	08003f69 	.word	0x08003f69
 8003f8c:	08003f69 	.word	0x08003f69
 8003f90:	08003f69 	.word	0x08003f69
 8003f94:	08003f69 	.word	0x08003f69
 8003f98:	08003fed 	.word	0x08003fed
 8003f9c:	08003f69 	.word	0x08003f69
 8003fa0:	08003f69 	.word	0x08003f69
 8003fa4:	08003f69 	.word	0x08003f69
 8003fa8:	08003f69 	.word	0x08003f69
 8003fac:	080040fb 	.word	0x080040fb
 8003fb0:	0800401d 	.word	0x0800401d
 8003fb4:	080040dd 	.word	0x080040dd
 8003fb8:	08003f69 	.word	0x08003f69
 8003fbc:	08003f69 	.word	0x08003f69
 8003fc0:	0800411d 	.word	0x0800411d
 8003fc4:	08003f69 	.word	0x08003f69
 8003fc8:	0800401d 	.word	0x0800401d
 8003fcc:	08003f69 	.word	0x08003f69
 8003fd0:	08003f69 	.word	0x08003f69
 8003fd4:	080040e5 	.word	0x080040e5
 8003fd8:	680b      	ldr	r3, [r1, #0]
 8003fda:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003fde:	1d1a      	adds	r2, r3, #4
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	600a      	str	r2, [r1, #0]
 8003fe4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e0a4      	b.n	8004136 <_printf_i+0x1f6>
 8003fec:	6825      	ldr	r5, [r4, #0]
 8003fee:	6808      	ldr	r0, [r1, #0]
 8003ff0:	062e      	lsls	r6, r5, #24
 8003ff2:	f100 0304 	add.w	r3, r0, #4
 8003ff6:	d50a      	bpl.n	800400e <_printf_i+0xce>
 8003ff8:	6805      	ldr	r5, [r0, #0]
 8003ffa:	600b      	str	r3, [r1, #0]
 8003ffc:	2d00      	cmp	r5, #0
 8003ffe:	da03      	bge.n	8004008 <_printf_i+0xc8>
 8004000:	232d      	movs	r3, #45	; 0x2d
 8004002:	426d      	negs	r5, r5
 8004004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004008:	230a      	movs	r3, #10
 800400a:	485e      	ldr	r0, [pc, #376]	; (8004184 <_printf_i+0x244>)
 800400c:	e019      	b.n	8004042 <_printf_i+0x102>
 800400e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004012:	6805      	ldr	r5, [r0, #0]
 8004014:	600b      	str	r3, [r1, #0]
 8004016:	bf18      	it	ne
 8004018:	b22d      	sxthne	r5, r5
 800401a:	e7ef      	b.n	8003ffc <_printf_i+0xbc>
 800401c:	680b      	ldr	r3, [r1, #0]
 800401e:	6825      	ldr	r5, [r4, #0]
 8004020:	1d18      	adds	r0, r3, #4
 8004022:	6008      	str	r0, [r1, #0]
 8004024:	0628      	lsls	r0, r5, #24
 8004026:	d501      	bpl.n	800402c <_printf_i+0xec>
 8004028:	681d      	ldr	r5, [r3, #0]
 800402a:	e002      	b.n	8004032 <_printf_i+0xf2>
 800402c:	0669      	lsls	r1, r5, #25
 800402e:	d5fb      	bpl.n	8004028 <_printf_i+0xe8>
 8004030:	881d      	ldrh	r5, [r3, #0]
 8004032:	2f6f      	cmp	r7, #111	; 0x6f
 8004034:	bf0c      	ite	eq
 8004036:	2308      	moveq	r3, #8
 8004038:	230a      	movne	r3, #10
 800403a:	4852      	ldr	r0, [pc, #328]	; (8004184 <_printf_i+0x244>)
 800403c:	2100      	movs	r1, #0
 800403e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004042:	6866      	ldr	r6, [r4, #4]
 8004044:	2e00      	cmp	r6, #0
 8004046:	bfa8      	it	ge
 8004048:	6821      	ldrge	r1, [r4, #0]
 800404a:	60a6      	str	r6, [r4, #8]
 800404c:	bfa4      	itt	ge
 800404e:	f021 0104 	bicge.w	r1, r1, #4
 8004052:	6021      	strge	r1, [r4, #0]
 8004054:	b90d      	cbnz	r5, 800405a <_printf_i+0x11a>
 8004056:	2e00      	cmp	r6, #0
 8004058:	d04d      	beq.n	80040f6 <_printf_i+0x1b6>
 800405a:	4616      	mov	r6, r2
 800405c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004060:	fb03 5711 	mls	r7, r3, r1, r5
 8004064:	5dc7      	ldrb	r7, [r0, r7]
 8004066:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800406a:	462f      	mov	r7, r5
 800406c:	42bb      	cmp	r3, r7
 800406e:	460d      	mov	r5, r1
 8004070:	d9f4      	bls.n	800405c <_printf_i+0x11c>
 8004072:	2b08      	cmp	r3, #8
 8004074:	d10b      	bne.n	800408e <_printf_i+0x14e>
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	07df      	lsls	r7, r3, #31
 800407a:	d508      	bpl.n	800408e <_printf_i+0x14e>
 800407c:	6923      	ldr	r3, [r4, #16]
 800407e:	6861      	ldr	r1, [r4, #4]
 8004080:	4299      	cmp	r1, r3
 8004082:	bfde      	ittt	le
 8004084:	2330      	movle	r3, #48	; 0x30
 8004086:	f806 3c01 	strble.w	r3, [r6, #-1]
 800408a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800408e:	1b92      	subs	r2, r2, r6
 8004090:	6122      	str	r2, [r4, #16]
 8004092:	464b      	mov	r3, r9
 8004094:	4621      	mov	r1, r4
 8004096:	4640      	mov	r0, r8
 8004098:	f8cd a000 	str.w	sl, [sp]
 800409c:	aa03      	add	r2, sp, #12
 800409e:	f7ff fedf 	bl	8003e60 <_printf_common>
 80040a2:	3001      	adds	r0, #1
 80040a4:	d14c      	bne.n	8004140 <_printf_i+0x200>
 80040a6:	f04f 30ff 	mov.w	r0, #4294967295
 80040aa:	b004      	add	sp, #16
 80040ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040b0:	4834      	ldr	r0, [pc, #208]	; (8004184 <_printf_i+0x244>)
 80040b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80040b6:	680e      	ldr	r6, [r1, #0]
 80040b8:	6823      	ldr	r3, [r4, #0]
 80040ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80040be:	061f      	lsls	r7, r3, #24
 80040c0:	600e      	str	r6, [r1, #0]
 80040c2:	d514      	bpl.n	80040ee <_printf_i+0x1ae>
 80040c4:	07d9      	lsls	r1, r3, #31
 80040c6:	bf44      	itt	mi
 80040c8:	f043 0320 	orrmi.w	r3, r3, #32
 80040cc:	6023      	strmi	r3, [r4, #0]
 80040ce:	b91d      	cbnz	r5, 80040d8 <_printf_i+0x198>
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	f023 0320 	bic.w	r3, r3, #32
 80040d6:	6023      	str	r3, [r4, #0]
 80040d8:	2310      	movs	r3, #16
 80040da:	e7af      	b.n	800403c <_printf_i+0xfc>
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f043 0320 	orr.w	r3, r3, #32
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	2378      	movs	r3, #120	; 0x78
 80040e6:	4828      	ldr	r0, [pc, #160]	; (8004188 <_printf_i+0x248>)
 80040e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80040ec:	e7e3      	b.n	80040b6 <_printf_i+0x176>
 80040ee:	065e      	lsls	r6, r3, #25
 80040f0:	bf48      	it	mi
 80040f2:	b2ad      	uxthmi	r5, r5
 80040f4:	e7e6      	b.n	80040c4 <_printf_i+0x184>
 80040f6:	4616      	mov	r6, r2
 80040f8:	e7bb      	b.n	8004072 <_printf_i+0x132>
 80040fa:	680b      	ldr	r3, [r1, #0]
 80040fc:	6826      	ldr	r6, [r4, #0]
 80040fe:	1d1d      	adds	r5, r3, #4
 8004100:	6960      	ldr	r0, [r4, #20]
 8004102:	600d      	str	r5, [r1, #0]
 8004104:	0635      	lsls	r5, r6, #24
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	d501      	bpl.n	800410e <_printf_i+0x1ce>
 800410a:	6018      	str	r0, [r3, #0]
 800410c:	e002      	b.n	8004114 <_printf_i+0x1d4>
 800410e:	0671      	lsls	r1, r6, #25
 8004110:	d5fb      	bpl.n	800410a <_printf_i+0x1ca>
 8004112:	8018      	strh	r0, [r3, #0]
 8004114:	2300      	movs	r3, #0
 8004116:	4616      	mov	r6, r2
 8004118:	6123      	str	r3, [r4, #16]
 800411a:	e7ba      	b.n	8004092 <_printf_i+0x152>
 800411c:	680b      	ldr	r3, [r1, #0]
 800411e:	1d1a      	adds	r2, r3, #4
 8004120:	600a      	str	r2, [r1, #0]
 8004122:	681e      	ldr	r6, [r3, #0]
 8004124:	2100      	movs	r1, #0
 8004126:	4630      	mov	r0, r6
 8004128:	6862      	ldr	r2, [r4, #4]
 800412a:	f000 f82f 	bl	800418c <memchr>
 800412e:	b108      	cbz	r0, 8004134 <_printf_i+0x1f4>
 8004130:	1b80      	subs	r0, r0, r6
 8004132:	6060      	str	r0, [r4, #4]
 8004134:	6863      	ldr	r3, [r4, #4]
 8004136:	6123      	str	r3, [r4, #16]
 8004138:	2300      	movs	r3, #0
 800413a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800413e:	e7a8      	b.n	8004092 <_printf_i+0x152>
 8004140:	4632      	mov	r2, r6
 8004142:	4649      	mov	r1, r9
 8004144:	4640      	mov	r0, r8
 8004146:	6923      	ldr	r3, [r4, #16]
 8004148:	47d0      	blx	sl
 800414a:	3001      	adds	r0, #1
 800414c:	d0ab      	beq.n	80040a6 <_printf_i+0x166>
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	079b      	lsls	r3, r3, #30
 8004152:	d413      	bmi.n	800417c <_printf_i+0x23c>
 8004154:	68e0      	ldr	r0, [r4, #12]
 8004156:	9b03      	ldr	r3, [sp, #12]
 8004158:	4298      	cmp	r0, r3
 800415a:	bfb8      	it	lt
 800415c:	4618      	movlt	r0, r3
 800415e:	e7a4      	b.n	80040aa <_printf_i+0x16a>
 8004160:	2301      	movs	r3, #1
 8004162:	4632      	mov	r2, r6
 8004164:	4649      	mov	r1, r9
 8004166:	4640      	mov	r0, r8
 8004168:	47d0      	blx	sl
 800416a:	3001      	adds	r0, #1
 800416c:	d09b      	beq.n	80040a6 <_printf_i+0x166>
 800416e:	3501      	adds	r5, #1
 8004170:	68e3      	ldr	r3, [r4, #12]
 8004172:	9903      	ldr	r1, [sp, #12]
 8004174:	1a5b      	subs	r3, r3, r1
 8004176:	42ab      	cmp	r3, r5
 8004178:	dcf2      	bgt.n	8004160 <_printf_i+0x220>
 800417a:	e7eb      	b.n	8004154 <_printf_i+0x214>
 800417c:	2500      	movs	r5, #0
 800417e:	f104 0619 	add.w	r6, r4, #25
 8004182:	e7f5      	b.n	8004170 <_printf_i+0x230>
 8004184:	080044c1 	.word	0x080044c1
 8004188:	080044d2 	.word	0x080044d2

0800418c <memchr>:
 800418c:	4603      	mov	r3, r0
 800418e:	b510      	push	{r4, lr}
 8004190:	b2c9      	uxtb	r1, r1
 8004192:	4402      	add	r2, r0
 8004194:	4293      	cmp	r3, r2
 8004196:	4618      	mov	r0, r3
 8004198:	d101      	bne.n	800419e <memchr+0x12>
 800419a:	2000      	movs	r0, #0
 800419c:	e003      	b.n	80041a6 <memchr+0x1a>
 800419e:	7804      	ldrb	r4, [r0, #0]
 80041a0:	3301      	adds	r3, #1
 80041a2:	428c      	cmp	r4, r1
 80041a4:	d1f6      	bne.n	8004194 <memchr+0x8>
 80041a6:	bd10      	pop	{r4, pc}

080041a8 <memcpy>:
 80041a8:	440a      	add	r2, r1
 80041aa:	4291      	cmp	r1, r2
 80041ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80041b0:	d100      	bne.n	80041b4 <memcpy+0xc>
 80041b2:	4770      	bx	lr
 80041b4:	b510      	push	{r4, lr}
 80041b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041ba:	4291      	cmp	r1, r2
 80041bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041c0:	d1f9      	bne.n	80041b6 <memcpy+0xe>
 80041c2:	bd10      	pop	{r4, pc}

080041c4 <memmove>:
 80041c4:	4288      	cmp	r0, r1
 80041c6:	b510      	push	{r4, lr}
 80041c8:	eb01 0402 	add.w	r4, r1, r2
 80041cc:	d902      	bls.n	80041d4 <memmove+0x10>
 80041ce:	4284      	cmp	r4, r0
 80041d0:	4623      	mov	r3, r4
 80041d2:	d807      	bhi.n	80041e4 <memmove+0x20>
 80041d4:	1e43      	subs	r3, r0, #1
 80041d6:	42a1      	cmp	r1, r4
 80041d8:	d008      	beq.n	80041ec <memmove+0x28>
 80041da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80041e2:	e7f8      	b.n	80041d6 <memmove+0x12>
 80041e4:	4601      	mov	r1, r0
 80041e6:	4402      	add	r2, r0
 80041e8:	428a      	cmp	r2, r1
 80041ea:	d100      	bne.n	80041ee <memmove+0x2a>
 80041ec:	bd10      	pop	{r4, pc}
 80041ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80041f6:	e7f7      	b.n	80041e8 <memmove+0x24>

080041f8 <_free_r>:
 80041f8:	b538      	push	{r3, r4, r5, lr}
 80041fa:	4605      	mov	r5, r0
 80041fc:	2900      	cmp	r1, #0
 80041fe:	d043      	beq.n	8004288 <_free_r+0x90>
 8004200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004204:	1f0c      	subs	r4, r1, #4
 8004206:	2b00      	cmp	r3, #0
 8004208:	bfb8      	it	lt
 800420a:	18e4      	addlt	r4, r4, r3
 800420c:	f000 f8d0 	bl	80043b0 <__malloc_lock>
 8004210:	4a1e      	ldr	r2, [pc, #120]	; (800428c <_free_r+0x94>)
 8004212:	6813      	ldr	r3, [r2, #0]
 8004214:	4610      	mov	r0, r2
 8004216:	b933      	cbnz	r3, 8004226 <_free_r+0x2e>
 8004218:	6063      	str	r3, [r4, #4]
 800421a:	6014      	str	r4, [r2, #0]
 800421c:	4628      	mov	r0, r5
 800421e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004222:	f000 b8cb 	b.w	80043bc <__malloc_unlock>
 8004226:	42a3      	cmp	r3, r4
 8004228:	d90a      	bls.n	8004240 <_free_r+0x48>
 800422a:	6821      	ldr	r1, [r4, #0]
 800422c:	1862      	adds	r2, r4, r1
 800422e:	4293      	cmp	r3, r2
 8004230:	bf01      	itttt	eq
 8004232:	681a      	ldreq	r2, [r3, #0]
 8004234:	685b      	ldreq	r3, [r3, #4]
 8004236:	1852      	addeq	r2, r2, r1
 8004238:	6022      	streq	r2, [r4, #0]
 800423a:	6063      	str	r3, [r4, #4]
 800423c:	6004      	str	r4, [r0, #0]
 800423e:	e7ed      	b.n	800421c <_free_r+0x24>
 8004240:	461a      	mov	r2, r3
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	b10b      	cbz	r3, 800424a <_free_r+0x52>
 8004246:	42a3      	cmp	r3, r4
 8004248:	d9fa      	bls.n	8004240 <_free_r+0x48>
 800424a:	6811      	ldr	r1, [r2, #0]
 800424c:	1850      	adds	r0, r2, r1
 800424e:	42a0      	cmp	r0, r4
 8004250:	d10b      	bne.n	800426a <_free_r+0x72>
 8004252:	6820      	ldr	r0, [r4, #0]
 8004254:	4401      	add	r1, r0
 8004256:	1850      	adds	r0, r2, r1
 8004258:	4283      	cmp	r3, r0
 800425a:	6011      	str	r1, [r2, #0]
 800425c:	d1de      	bne.n	800421c <_free_r+0x24>
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	4401      	add	r1, r0
 8004264:	6011      	str	r1, [r2, #0]
 8004266:	6053      	str	r3, [r2, #4]
 8004268:	e7d8      	b.n	800421c <_free_r+0x24>
 800426a:	d902      	bls.n	8004272 <_free_r+0x7a>
 800426c:	230c      	movs	r3, #12
 800426e:	602b      	str	r3, [r5, #0]
 8004270:	e7d4      	b.n	800421c <_free_r+0x24>
 8004272:	6820      	ldr	r0, [r4, #0]
 8004274:	1821      	adds	r1, r4, r0
 8004276:	428b      	cmp	r3, r1
 8004278:	bf01      	itttt	eq
 800427a:	6819      	ldreq	r1, [r3, #0]
 800427c:	685b      	ldreq	r3, [r3, #4]
 800427e:	1809      	addeq	r1, r1, r0
 8004280:	6021      	streq	r1, [r4, #0]
 8004282:	6063      	str	r3, [r4, #4]
 8004284:	6054      	str	r4, [r2, #4]
 8004286:	e7c9      	b.n	800421c <_free_r+0x24>
 8004288:	bd38      	pop	{r3, r4, r5, pc}
 800428a:	bf00      	nop
 800428c:	20000094 	.word	0x20000094

08004290 <_malloc_r>:
 8004290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004292:	1ccd      	adds	r5, r1, #3
 8004294:	f025 0503 	bic.w	r5, r5, #3
 8004298:	3508      	adds	r5, #8
 800429a:	2d0c      	cmp	r5, #12
 800429c:	bf38      	it	cc
 800429e:	250c      	movcc	r5, #12
 80042a0:	2d00      	cmp	r5, #0
 80042a2:	4606      	mov	r6, r0
 80042a4:	db01      	blt.n	80042aa <_malloc_r+0x1a>
 80042a6:	42a9      	cmp	r1, r5
 80042a8:	d903      	bls.n	80042b2 <_malloc_r+0x22>
 80042aa:	230c      	movs	r3, #12
 80042ac:	6033      	str	r3, [r6, #0]
 80042ae:	2000      	movs	r0, #0
 80042b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042b2:	f000 f87d 	bl	80043b0 <__malloc_lock>
 80042b6:	4921      	ldr	r1, [pc, #132]	; (800433c <_malloc_r+0xac>)
 80042b8:	680a      	ldr	r2, [r1, #0]
 80042ba:	4614      	mov	r4, r2
 80042bc:	b99c      	cbnz	r4, 80042e6 <_malloc_r+0x56>
 80042be:	4f20      	ldr	r7, [pc, #128]	; (8004340 <_malloc_r+0xb0>)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	b923      	cbnz	r3, 80042ce <_malloc_r+0x3e>
 80042c4:	4621      	mov	r1, r4
 80042c6:	4630      	mov	r0, r6
 80042c8:	f000 f862 	bl	8004390 <_sbrk_r>
 80042cc:	6038      	str	r0, [r7, #0]
 80042ce:	4629      	mov	r1, r5
 80042d0:	4630      	mov	r0, r6
 80042d2:	f000 f85d 	bl	8004390 <_sbrk_r>
 80042d6:	1c43      	adds	r3, r0, #1
 80042d8:	d123      	bne.n	8004322 <_malloc_r+0x92>
 80042da:	230c      	movs	r3, #12
 80042dc:	4630      	mov	r0, r6
 80042de:	6033      	str	r3, [r6, #0]
 80042e0:	f000 f86c 	bl	80043bc <__malloc_unlock>
 80042e4:	e7e3      	b.n	80042ae <_malloc_r+0x1e>
 80042e6:	6823      	ldr	r3, [r4, #0]
 80042e8:	1b5b      	subs	r3, r3, r5
 80042ea:	d417      	bmi.n	800431c <_malloc_r+0x8c>
 80042ec:	2b0b      	cmp	r3, #11
 80042ee:	d903      	bls.n	80042f8 <_malloc_r+0x68>
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	441c      	add	r4, r3
 80042f4:	6025      	str	r5, [r4, #0]
 80042f6:	e004      	b.n	8004302 <_malloc_r+0x72>
 80042f8:	6863      	ldr	r3, [r4, #4]
 80042fa:	42a2      	cmp	r2, r4
 80042fc:	bf0c      	ite	eq
 80042fe:	600b      	streq	r3, [r1, #0]
 8004300:	6053      	strne	r3, [r2, #4]
 8004302:	4630      	mov	r0, r6
 8004304:	f000 f85a 	bl	80043bc <__malloc_unlock>
 8004308:	f104 000b 	add.w	r0, r4, #11
 800430c:	1d23      	adds	r3, r4, #4
 800430e:	f020 0007 	bic.w	r0, r0, #7
 8004312:	1ac2      	subs	r2, r0, r3
 8004314:	d0cc      	beq.n	80042b0 <_malloc_r+0x20>
 8004316:	1a1b      	subs	r3, r3, r0
 8004318:	50a3      	str	r3, [r4, r2]
 800431a:	e7c9      	b.n	80042b0 <_malloc_r+0x20>
 800431c:	4622      	mov	r2, r4
 800431e:	6864      	ldr	r4, [r4, #4]
 8004320:	e7cc      	b.n	80042bc <_malloc_r+0x2c>
 8004322:	1cc4      	adds	r4, r0, #3
 8004324:	f024 0403 	bic.w	r4, r4, #3
 8004328:	42a0      	cmp	r0, r4
 800432a:	d0e3      	beq.n	80042f4 <_malloc_r+0x64>
 800432c:	1a21      	subs	r1, r4, r0
 800432e:	4630      	mov	r0, r6
 8004330:	f000 f82e 	bl	8004390 <_sbrk_r>
 8004334:	3001      	adds	r0, #1
 8004336:	d1dd      	bne.n	80042f4 <_malloc_r+0x64>
 8004338:	e7cf      	b.n	80042da <_malloc_r+0x4a>
 800433a:	bf00      	nop
 800433c:	20000094 	.word	0x20000094
 8004340:	20000098 	.word	0x20000098

08004344 <_realloc_r>:
 8004344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004346:	4607      	mov	r7, r0
 8004348:	4614      	mov	r4, r2
 800434a:	460e      	mov	r6, r1
 800434c:	b921      	cbnz	r1, 8004358 <_realloc_r+0x14>
 800434e:	4611      	mov	r1, r2
 8004350:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004354:	f7ff bf9c 	b.w	8004290 <_malloc_r>
 8004358:	b922      	cbnz	r2, 8004364 <_realloc_r+0x20>
 800435a:	f7ff ff4d 	bl	80041f8 <_free_r>
 800435e:	4625      	mov	r5, r4
 8004360:	4628      	mov	r0, r5
 8004362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004364:	f000 f830 	bl	80043c8 <_malloc_usable_size_r>
 8004368:	42a0      	cmp	r0, r4
 800436a:	d20f      	bcs.n	800438c <_realloc_r+0x48>
 800436c:	4621      	mov	r1, r4
 800436e:	4638      	mov	r0, r7
 8004370:	f7ff ff8e 	bl	8004290 <_malloc_r>
 8004374:	4605      	mov	r5, r0
 8004376:	2800      	cmp	r0, #0
 8004378:	d0f2      	beq.n	8004360 <_realloc_r+0x1c>
 800437a:	4631      	mov	r1, r6
 800437c:	4622      	mov	r2, r4
 800437e:	f7ff ff13 	bl	80041a8 <memcpy>
 8004382:	4631      	mov	r1, r6
 8004384:	4638      	mov	r0, r7
 8004386:	f7ff ff37 	bl	80041f8 <_free_r>
 800438a:	e7e9      	b.n	8004360 <_realloc_r+0x1c>
 800438c:	4635      	mov	r5, r6
 800438e:	e7e7      	b.n	8004360 <_realloc_r+0x1c>

08004390 <_sbrk_r>:
 8004390:	b538      	push	{r3, r4, r5, lr}
 8004392:	2300      	movs	r3, #0
 8004394:	4d05      	ldr	r5, [pc, #20]	; (80043ac <_sbrk_r+0x1c>)
 8004396:	4604      	mov	r4, r0
 8004398:	4608      	mov	r0, r1
 800439a:	602b      	str	r3, [r5, #0]
 800439c:	f7fc fefa 	bl	8001194 <_sbrk>
 80043a0:	1c43      	adds	r3, r0, #1
 80043a2:	d102      	bne.n	80043aa <_sbrk_r+0x1a>
 80043a4:	682b      	ldr	r3, [r5, #0]
 80043a6:	b103      	cbz	r3, 80043aa <_sbrk_r+0x1a>
 80043a8:	6023      	str	r3, [r4, #0]
 80043aa:	bd38      	pop	{r3, r4, r5, pc}
 80043ac:	200002c4 	.word	0x200002c4

080043b0 <__malloc_lock>:
 80043b0:	4801      	ldr	r0, [pc, #4]	; (80043b8 <__malloc_lock+0x8>)
 80043b2:	f000 b811 	b.w	80043d8 <__retarget_lock_acquire_recursive>
 80043b6:	bf00      	nop
 80043b8:	200002cc 	.word	0x200002cc

080043bc <__malloc_unlock>:
 80043bc:	4801      	ldr	r0, [pc, #4]	; (80043c4 <__malloc_unlock+0x8>)
 80043be:	f000 b80c 	b.w	80043da <__retarget_lock_release_recursive>
 80043c2:	bf00      	nop
 80043c4:	200002cc 	.word	0x200002cc

080043c8 <_malloc_usable_size_r>:
 80043c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043cc:	1f18      	subs	r0, r3, #4
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	bfbc      	itt	lt
 80043d2:	580b      	ldrlt	r3, [r1, r0]
 80043d4:	18c0      	addlt	r0, r0, r3
 80043d6:	4770      	bx	lr

080043d8 <__retarget_lock_acquire_recursive>:
 80043d8:	4770      	bx	lr

080043da <__retarget_lock_release_recursive>:
 80043da:	4770      	bx	lr

080043dc <_init>:
 80043dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043de:	bf00      	nop
 80043e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043e2:	bc08      	pop	{r3}
 80043e4:	469e      	mov	lr, r3
 80043e6:	4770      	bx	lr

080043e8 <_fini>:
 80043e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ea:	bf00      	nop
 80043ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ee:	bc08      	pop	{r3}
 80043f0:	469e      	mov	lr, r3
 80043f2:	4770      	bx	lr
