# ğŸ“˜ Week 2 â€“ RISC-V Reference SoC Tapeout Program  

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-RTL%20Synthesis-blue?style=for-the-badge&logo=riscv)
![EDA](https://img.shields.io/badge/EDA-OpenSource-orange?style=for-the-badge&logo=opensourceinitiative)
![Week 2](https://img.shields.io/badge/Week-2-green?style=for-the-badge)
![Learning](https://img.shields.io/badge/Learning-Hands%20On-success?style=for-the-badge)

</div>

---

## ğŸ“„ **Description**
Week 2 dives deep into **Verilog RTL design, synthesis, and optimizations**.  
This stage introduces timing libraries, design hierarchy, efficient coding practices, and synthesis strategies.  
By the end of this week, participants gain practical experience with **RTL-to-gates flow** and debugging using **GLS**.  

---

## ğŸ“… **Topics Covered**

| Day | Focus Area | Key Concepts |
|-----|------------|--------------|
| **Day 1** | Verilog RTL Design & Synthesis | RTL basics, synthesis intro |
| **Day 2** | Timing Libraries, Hierarchical vs Flat Synthesis | `.lib` usage, hierarchy impact, flop styles |
| **Day 3** | Combinational & Sequential Optimizations | Resource sharing, timing improvements |
| **Day 4** | Gate-Level Simulation (GLS) | Blocking vs Non-blocking, mismatches |
| **Day 5** | Optimization in Synthesis | Advanced synthesis tuning |

---

## ğŸ¯ **Learning Outcomes**

âœ… Understand **RTL â†’ Gates** synthesis flow  
âœ… Work with **timing `.lib` files** for constraints  
âœ… Apply **efficient flop coding styles**  
âœ… Perform **combinational & sequential optimizations**  
âœ… Debug **synthesis-simulation mismatches** using GLS  

---

## ğŸ“‚ **Repository Content**

- ğŸ“ Notes & Summaries  
- ğŸ’» Lab Codes & Examples  
- ğŸ“¸ Tool Run Screenshots  

---

<div align="center">

## ğŸŒŸ Week 2 Highlights




</div>

---

<div align="center">

**ğŸ‘¨â€ğŸ’» Participant:** Sankararayanan V  
ğŸ“§ sanka.naren2005@gmail.com  

[![GitHub](https://img.shields.io/badge/GitHub-TheVoltageVikingRam-black?style=for-the-badge&logo=github)](https://github.com/TheVoltageVikingRam)  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Sankararayanan%20V-blue?style=for-the-badge&logo=linkedin)](https://linkedin.com/in/)  

</div>
