$date
	Sun Oct 23 02:24:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#390999
b11010 !
1"
#391002
b11010 &
b11010 %
1$
#391003
0"
#391006
b1101 &
b1101 %
#391010
b101000 &
b101000 %
#391014
b10100 &
b10100 %
#391018
b1010 &
b1010 %
#391022
b101 &
b101 %
#391026
b10000 &
b10000 %
#391030
b1000 &
b1000 %
#391034
b100 &
b100 %
#391038
b10 &
b10 %
#391042
b1 &
b1 %
1#
#391046
b0 &
0#
b0 %
0$
#1323809
b1 !
1"
#1323810
b1 &
b1 %
1$
#1323811
0"
#1323814
1#
#1323818
b0 &
b0 %
0#
0$
#2301368
b1110 !
1"
#2301370
b1110 &
b1110 %
1$
#2301371
0"
#2301374
b111 &
b111 %
#2301378
b10110 &
b10110 %
#2301382
b1011 &
b1011 %
#2301386
b100010 &
b100010 %
#2301390
b10001 &
b10001 %
#2301394
b110100 &
b110100 %
#2301398
b11010 &
b11010 %
#2301402
b1101 &
b1101 %
#2301406
b101000 &
b101000 %
#2301410
b10100 &
b10100 %
#2301414
b1010 &
b1010 %
#2301418
b101 &
b101 %
#2301422
b10000 &
b10000 %
#2301426
b1000 &
b1000 %
#2301430
b100 &
b100 %
#2301434
b10 &
b10 %
#2301438
b1 &
1#
b1 %
#2301442
b0 &
b0 %
0#
0$
#4500012
