$date
	Sat Oct 22 20:27:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#949499
b10000 !
1"
#949502
b10000 &
b10000 %
1$
#949503
0"
#949506
b1000 &
b1000 %
#949510
b100 &
b100 %
#949514
b10 &
b10 %
#949518
b1 &
1#
b1 %
#949522
b0 &
b0 %
0#
0$
#1933359
b1101 !
1"
#1933362
b1101 &
b1101 %
1$
#1933363
0"
#1933366
b101000 &
b101000 %
#1933370
b10100 &
b10100 %
#1933374
b1010 &
b1010 %
#1933378
b101 &
b101 %
#1933382
b10000 &
b10000 %
#1933386
b1000 &
b1000 %
#1933390
b100 &
b100 %
#1933394
b10 &
b10 %
#1933398
b1 &
1#
b1 %
#1933402
b0 &
b0 %
0#
0$
#2952140
b111 !
1"
#2952142
b111 &
b111 %
1$
#2952143
0"
#2952146
b10110 &
b10110 %
#2952150
b1011 &
b1011 %
#2952154
b100010 &
b100010 %
#2952158
b10001 &
b10001 %
#2952162
b110100 &
b110100 %
#2952166
b11010 &
b11010 %
#2952170
b1101 &
b1101 %
#2952174
b101000 &
b101000 %
#2952178
b10100 &
b10100 %
#2952182
b1010 &
b1010 %
#2952186
b101 &
b101 %
#2952190
b10000 &
b10000 %
#2952194
b1000 &
b1000 %
#2952198
b100 &
b100 %
#2952202
b10 &
b10 %
#2952206
b1 &
1#
b1 %
#2952210
b0 &
b0 %
0#
0$
#4500012
